# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(205): (vlog-2623) Undefined variable: pix_seq_bram_rdend.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(206): (vlog-2623) Undefined variable: pix_seq_bram_dout_valid.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(207): 'i1_SRL_bit' already declared in this scope.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc1.do line 24
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_LOG2_SEQ_DATA_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_NUM_CE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/clk
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/convolution_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_size
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_empty
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_dout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_r
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/wave.do
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
do startsim_sc1.dot
# Cannot open macro file: startsim_sc1.dot
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Error: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(751): near ")": syntax error, unexpected ')'
# ** Error: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(756): near "else": syntax error, unexpected else
# ** Error: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(761): near "end": syntax error, unexpected end
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(818): (vlog-2623) Undefined variable: state_s.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc1.do line 21
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Error: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(765): Illegal concatenation of an unsized constant.
# ** Error: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(767): Illegal concatenation of an unsized constant.
# ** Error: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(797): Illegal concatenation of an unsized constant.
# ** Error: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(799): Illegal concatenation of an unsized constant.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc1.do line 21
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/clk
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/clk
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state_s
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc1_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.prefetch_buffer_fifo
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# Loading work.fifo_generator_vlog_beh
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# Break key hit 
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(395): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(365): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(478): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vsim-3906) ../../hardware/verilog/cnn_layer_accel_quad.v(481): Connection type 'reg$[3:0]' is incompatible with 'reg' for  port (rst_addr):  Can't mix packed and unpacked types.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 42
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_MODE_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_NUM_CE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PACKET_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_RELU_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_carryout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_carryout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_data
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_data
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/clk_core
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/clk_if
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_accept
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_data
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_data_arr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_mode
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/convolution_stride_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/gray_code_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/idx
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept_r
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept_w
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_complete
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_complete_ack
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_request
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_parameters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_start
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/kernel_full_count_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/kernel_group_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/kernel_size_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/next_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_kernel_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_output_cols_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_output_rows_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/output_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/output_depth
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/output_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/output_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/padding_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_empty
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_data_full_count_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_data
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_data_arr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_ready
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/relu_cfg
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/relu_out
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_accept
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_data
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/rst_addr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_data
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_data_arr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_ready
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_config_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_sequence_selector
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/clk
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/clk
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/clk
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state_s
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/wave.do
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_LOG2_SEQ_DATA_DEPTH
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_NUM_CE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_IDLE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/clk
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/convolution_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_size
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_empty
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_dout_valid
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d1
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_r
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state_s
add wave -position end  sim:/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/wave.do
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
run -all
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size              72
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size              72
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
run -all
run -all
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size              72
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               20
# // Num Input Cols:               20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3200
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     20
# // Num Cols:                     20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
run -all
run -all
run -all
run -all
run -all
run -all
# // Finished Test ---------------------------------------------
# // Num Input Rows:               20
# // Num Input Cols:               20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3200
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     20
# // Num Cols:                     20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               20
# // Num Input Cols:               20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            3200
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     20
# // Num Cols:                     20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            21
# // Num Cols:            21
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               21
# // Num Input Cols:               21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            3528
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     21
# // Num Cols:                     21
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            30
# // Num Cols:            30
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            30
# // Num Cols:            30
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               30
# // Num Input Cols:               30
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            7200
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     30
# // Num Cols:                     30
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
quit -sim
cd ../scenario0
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc0_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc0_testbench/cnl_sc0_environment::run at cnl_sc0_environment.sv line 195
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0
do startsim_sc0.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
quit -sim
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0
cd ../../
pwd
# C:/IkennaWorkSpace/cnn_layer_accel
cd ../verif_lib
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "C:/IkennaWorkSpace//simulation//verif_lib".
# 
# Modifying C:\Modelsim10.1c\win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: ./scoreboard.sv(54): near "sol": syntax error, unexpected IDENTIFIER, expecting ')'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./sim_compile.do line 6
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv -work verif_lib +incdir+C:/IkennaWorkSpace/verif_lib/ ./scoreboard.sv"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "C:/IkennaWorkSpace//simulation//verif_lib".
# 
# Modifying C:\Modelsim10.1c\win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
cd ../cnn_layer_accel/verification/
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification
ls
# clock_gen.v  cnn_layer_accel_awe_rowbuffers_intf.sv  cnn_layer_accel_quad_intf.sv  cnn_layer_accel_verif_defs.sv  scenario0  scenario1                
cd scenario0
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0
do startsim_sc0.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc0_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc0_testbench/cnl_sc0_environment::run at cnl_sc0_environment.sv line 195
quit -sim
cd ../scenario1
do startsim_sc1.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
cd ../
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
cd ../
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
cd ../
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification
cd scenario0
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc0.do PAUSED at line 43
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc0.do PAUSED at line 43
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# ** Error: (vsim-3033) ../../hardware/ip/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc0.do PAUSED at line 44
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
quit -sim
do startsim_sc0.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# ** Error: (vsim-3033) ../../hardware/verilog/cnn_layer_accel_quad.v(256): Instantiation of 'pixel_sequence_data_bram' failed. The design unit was not found.
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc0.do PAUSED at line 44
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc0_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	cnl_sc0_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc0_monitor_sv_unit
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.cnl_sc0_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench
# Loading work.cnl_sc0_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc0_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc0_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Finished Test ----------------------------------------------
# // Num Input Rows:      25
# // Num Input Cols:      25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Finished Test ----------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ----------------------------------------------
# // Num Rows:            25
# // Num Cols:            25
# // Num Depth:           8
# // Num kernels:         5
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Checking Test ----------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc0_testbench/cnl_sc0_environment::run at cnl_sc0_environment.sv line 195
quit -sim
cd ../scenario1
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(48): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(48): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(61): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(61): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(61): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(61): Integer overflow in left bound in range
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 45
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/SRL_bus.v(73): (vopt-2576) [BSOB] - Bit-select into 'shift_reg' is out of bounds.
# 
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 45
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 45
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 45
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Bounds of part-select into 'shift_reg' are reversed.
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 45
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(50): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bus.v(70): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 45
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(49): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Error: ../../hardware/verilog/SRL_bit.v(62): Integer overflow in left bound in range
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc1.do PAUSED at line 45
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -vopt work.glbl work.cnl_sc1_testbench 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(481): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(397): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(367): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vopt-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vopt-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vopt-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vopt-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vopt-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vopt-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vopt-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vopt-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vopt-2623) Undefined variable: rd_rst_busy_rdch.
# 
# ** Warning: [8] nofile(55): in protected region.
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vopt-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vopt-2623) Undefined variable: MULTSIGNIN.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vopt-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vopt-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vopt-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vopt-2605) empty port name in port list.
# 
# Loading sv_std.std
# Loading work.glbl(fast)
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit(fast)
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit(fast)
# Loading work.cnl_sc1_testbench(fast)
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading work.cnn_layer_accel_ce_dsps(fast)
# Loading work.cnn_layer_accel_ce_macc_0(fast)
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2(fast)
# Loading work.cnn_layer_accel_ce_macc_1(fast)
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2(fast__1)
# Loading work.prefetch_buffer_fifo(fast)
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_LOG2_BRAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 19
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_MODE_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 21
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_NUM_CE'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PACKET_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 35
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 37
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_RELU_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 39
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 41
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 43
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 45
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 47
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE'.
# Executing ONERROR command at macro ./wave.do line 49
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER'.
# Executing ONERROR command at macro ./wave.do line 51
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_IDLE'.
# Executing ONERROR command at macro ./wave.do line 53
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE'.
# Executing ONERROR command at macro ./wave.do line 55
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE'.
# Executing ONERROR command at macro ./wave.do line 57
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD'.
# Executing ONERROR command at macro ./wave.do line 59
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_carryout'.
# Executing ONERROR command at macro ./wave.do line 61
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_carryout'.
# Executing ONERROR command at macro ./wave.do line 63
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout'.
# Executing ONERROR command at macro ./wave.do line 65
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 67
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_dataout'.
# Executing ONERROR command at macro ./wave.do line 69
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 71
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_data'.
# Executing ONERROR command at macro ./wave.do line 73
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_ready'.
# Executing ONERROR command at macro ./wave.do line 75
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_valid'.
# Executing ONERROR command at macro ./wave.do line 77
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_data'.
# Executing ONERROR command at macro ./wave.do line 79
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_ready'.
# Executing ONERROR command at macro ./wave.do line 81
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_valid'.
# Executing ONERROR command at macro ./wave.do line 83
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_datain'.
# Executing ONERROR command at macro ./wave.do line 85
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout'.
# Executing ONERROR command at macro ./wave.do line 87
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 89
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_datain'.
# Executing ONERROR command at macro ./wave.do line 91
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout'.
# Executing ONERROR command at macro ./wave.do line 93
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 95
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_cycle_counter'.
# Executing ONERROR command at macro ./wave.do line 97
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid'.
# Executing ONERROR command at macro ./wave.do line 101
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_accept'.
# Executing ONERROR command at macro ./wave.do line 105
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_data'.
# Executing ONERROR command at macro ./wave.do line 106
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_data_arr'.
# Executing ONERROR command at macro ./wave.do line 108
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/gray_code_d'.
# Executing ONERROR command at macro ./wave.do line 115
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/idx'.
# Executing ONERROR command at macro ./wave.do line 116
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept'.
# Executing ONERROR command at macro ./wave.do line 120
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept_r'.
# Executing ONERROR command at macro ./wave.do line 121
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_complete'.
# Executing ONERROR command at macro ./wave.do line 124
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_in_progress'.
# Executing ONERROR command at macro ./wave.do line 128
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_request'.
# Executing ONERROR command at macro ./wave.do line 129
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_parameters'.
# Executing ONERROR command at macro ./wave.do line 131
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/kernel_config_valid'.
# Executing ONERROR command at macro ./wave.do line 134
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/next_kernel'.
# Executing ONERROR command at macro ./wave.do line 140
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_count'.
# Executing ONERROR command at macro ./wave.do line 151
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_wren'.
# Executing ONERROR command at macro ./wave.do line 156
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 159
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rden'.
# Executing ONERROR command at macro ./wave.do line 160
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 162
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_data'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_data_arr'.
# Executing ONERROR command at macro ./wave.do line 166
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_ready'.
# Executing ONERROR command at macro ./wave.do line 168
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_valid'.
# Executing ONERROR command at macro ./wave.do line 170
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/quad_wht_ctrl_state'.
# Executing ONERROR command at macro ./wave.do line 172
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/relu_cfg'.
# Executing ONERROR command at macro ./wave.do line 174
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/relu_out'.
# Executing ONERROR command at macro ./wave.do line 176
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_accept'.
# Executing ONERROR command at macro ./wave.do line 178
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_data'.
# Executing ONERROR command at macro ./wave.do line 180
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_valid'.
# Executing ONERROR command at macro ./wave.do line 182
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/row_matric_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 184
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/state_s'.
# Executing ONERROR command at macro ./wave.do line 189
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_data'.
# Executing ONERROR command at macro ./wave.do line 190
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_data_arr'.
# Executing ONERROR command at macro ./wave.do line 192
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_ready'.
# Executing ONERROR command at macro ./wave.do line 194
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_valid'.
# Executing ONERROR command at macro ./wave.do line 196
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_LOG2_BRAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 202
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_NUM_CE'.
# Executing ONERROR command at macro ./wave.do line 204
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_ACTIVE'.
# Executing ONERROR command at macro ./wave.do line 205
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_PRIM_BUFFER'.
# Executing ONERROR command at macro ./wave.do line 207
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_IDLE'.
# Executing ONERROR command at macro ./wave.do line 209
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_SEND_COMPLETE'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_JOB_DONE'.
# Executing ONERROR command at macro ./wave.do line 213
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_PFB_LOAD'.
# Executing ONERROR command at macro ./wave.do line 215
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w'.
# Executing ONERROR command at macro ./wave.do line 219
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down_d'.
# Executing ONERROR command at macro ./wave.do line 222
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/convolution_stride'.
# Executing ONERROR command at macro ./wave.do line 224
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter'.
# Executing ONERROR command at macro ./wave.do line 225
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code'.
# Executing ONERROR command at macro ./wave.do line 227
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r'.
# Executing ONERROR command at macro ./wave.do line 229
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx'.
# Executing ONERROR command at macro ./wave.do line 231
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col'.
# Executing ONERROR command at macro ./wave.do line 233
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row'.
# Executing ONERROR command at macro ./wave.do line 235
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept'.
# Executing ONERROR command at macro ./wave.do line 237
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete'.
# Executing ONERROR command at macro ./wave.do line 239
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack'.
# Executing ONERROR command at macro ./wave.do line 241
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked'.
# Executing ONERROR command at macro ./wave.do line 243
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack'.
# Executing ONERROR command at macro ./wave.do line 245
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked'.
# Executing ONERROR command at macro ./wave.do line 247
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete'.
# Executing ONERROR command at macro ./wave.do line 249
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress'.
# Executing ONERROR command at macro ./wave.do line 251
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request'.
# Executing ONERROR command at macro ./wave.do line 253
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start'.
# Executing ONERROR command at macro ./wave.do line 255
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_size'.
# Executing ONERROR command at macro ./wave.do line 257
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter'.
# Executing ONERROR command at macro ./wave.do line 259
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel'.
# Executing ONERROR command at macro ./wave.do line 261
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down'.
# Executing ONERROR command at macro ./wave.do line 263
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel'.
# Executing ONERROR command at macro ./wave.do line 265
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state'.
# Executing ONERROR command at macro ./wave.do line 267
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_s'.
# Executing ONERROR command at macro ./wave.do line 269
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 271
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 273
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols'.
# Executing ONERROR command at macro ./wave.do line 275
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows'.
# Executing ONERROR command at macro ./wave.do line 277
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col'.
# Executing ONERROR command at macro ./wave.do line 279
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row'.
# Executing ONERROR command at macro ./wave.do line 281
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride'.
# Executing ONERROR command at macro ./wave.do line 283
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count'.
# Executing ONERROR command at macro ./wave.do line 285
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_empty'.
# Executing ONERROR command at macro ./wave.do line 287
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count'.
# Executing ONERROR command at macro ./wave.do line 289
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden'.
# Executing ONERROR command at macro ./wave.do line 291
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed'.
# Executing ONERROR command at macro ./wave.do line 293
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_dout_valid'.
# Executing ONERROR command at macro ./wave.do line 295
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 297
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d1'.
# Executing ONERROR command at macro ./wave.do line 301
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count'.
# Executing ONERROR command at macro ./wave.do line 303
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count'.
# Executing ONERROR command at macro ./wave.do line 304
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state'.
# Executing ONERROR command at macro ./wave.do line 306
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric'.
# Executing ONERROR command at macro ./wave.do line 308
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 310
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 313
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r'.
# Executing ONERROR command at macro ./wave.do line 314
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state'.
# Executing ONERROR command at macro ./wave.do line 316
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state_s'.
# Executing ONERROR command at macro ./wave.do line 318
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector'.
# Executing ONERROR command at macro ./wave.do line 320
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY'.
# Executing ONERROR command at macro ./wave.do line 322
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY'.
# Executing ONERROR command at macro ./wave.do line 324
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY'.
# Executing ONERROR command at macro ./wave.do line 326
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY'.
# Executing ONERROR command at macro ./wave.do line 328
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY'.
# Executing ONERROR command at macro ./wave.do line 330
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY'.
# Executing ONERROR command at macro ./wave.do line 332
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 334
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_LOG2_BRAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 336
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 338
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY'.
# Executing ONERROR command at macro ./wave.do line 340
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE'.
# Executing ONERROR command at macro ./wave.do line 342
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER'.
# Executing ONERROR command at macro ./wave.do line 344
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE'.
# Executing ONERROR command at macro ./wave.do line 346
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE'.
# Executing ONERROR command at macro ./wave.do line 348
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE'.
# Executing ONERROR command at macro ./wave.do line 350
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD'.
# Executing ONERROR command at macro ./wave.do line 352
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain'.
# Executing ONERROR command at macro ./wave.do line 354
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout'.
# Executing ONERROR command at macro ./wave.do line 356
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 358
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden'.
# Executing ONERROR command at macro ./wave.do line 360
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 362
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren'.
# Executing ONERROR command at macro ./wave.do line 364
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain'.
# Executing ONERROR command at macro ./wave.do line 366
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout'.
# Executing ONERROR command at macro ./wave.do line 368
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 370
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden'.
# Executing ONERROR command at macro ./wave.do line 372
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 374
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren'.
# Executing ONERROR command at macro ./wave.do line 376
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain'.
# Executing ONERROR command at macro ./wave.do line 378
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout'.
# Executing ONERROR command at macro ./wave.do line 380
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 382
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden'.
# Executing ONERROR command at macro ./wave.do line 384
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 386
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren'.
# Executing ONERROR command at macro ./wave.do line 388
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain'.
# Executing ONERROR command at macro ./wave.do line 390
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout'.
# Executing ONERROR command at macro ./wave.do line 392
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 394
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden'.
# Executing ONERROR command at macro ./wave.do line 396
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 398
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren'.
# Executing ONERROR command at macro ./wave.do line 400
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter'.
# Executing ONERROR command at macro ./wave.do line 402
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr'.
# Executing ONERROR command at macro ./wave.do line 404
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d'.
# Executing ONERROR command at macro ./wave.do line 407
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel'.
# Executing ONERROR command at macro ./wave.do line 408
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down'.
# Executing ONERROR command at macro ./wave.do line 410
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d'.
# Executing ONERROR command at macro ./wave.do line 413
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout'.
# Executing ONERROR command at macro ./wave.do line 414
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 416
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition'.
# Executing ONERROR command at macro ./wave.do line 418
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters'.
# Executing ONERROR command at macro ./wave.do line 420
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric'.
# Executing ONERROR command at macro ./wave.do line 422
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d'.
# Executing ONERROR command at macro ./wave.do line 425
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter'.
# Executing ONERROR command at macro ./wave.do line 426
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr'.
# Executing ONERROR command at macro ./wave.do line 428
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d'.
# Executing ONERROR command at macro ./wave.do line 431
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel'.
# Executing ONERROR command at macro ./wave.do line 432
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down'.
# Executing ONERROR command at macro ./wave.do line 434
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d'.
# Executing ONERROR command at macro ./wave.do line 437
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout'.
# Executing ONERROR command at macro ./wave.do line 438
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 440
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition'.
# Executing ONERROR command at macro ./wave.do line 442
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters'.
# Executing ONERROR command at macro ./wave.do line 444
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric'.
# Executing ONERROR command at macro ./wave.do line 446
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d'.
# Executing ONERROR command at macro ./wave.do line 449
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride'.
# Executing ONERROR command at macro ./wave.do line 451
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code'.
# Executing ONERROR command at macro ./wave.do line 452
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col'.
# Executing ONERROR command at macro ./wave.do line 454
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row'.
# Executing ONERROR command at macro ./wave.do line 456
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel'.
# Executing ONERROR command at macro ./wave.do line 458
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 460
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0'.
# Executing ONERROR command at macro ./wave.do line 462
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1'.
# Executing ONERROR command at macro ./wave.do line 464
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0'.
# Executing ONERROR command at macro ./wave.do line 466
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1'.
# Executing ONERROR command at macro ./wave.do line 468
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden'.
# Executing ONERROR command at macro ./wave.do line 470
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d'.
# Executing ONERROR command at macro ./wave.do line 473
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d'.
# Executing ONERROR command at macro ./wave.do line 475
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0'.
# Executing ONERROR command at macro ./wave.do line 476
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d'.
# Executing ONERROR command at macro ./wave.do line 479
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0'.
# Executing ONERROR command at macro ./wave.do line 480
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1'.
# Executing ONERROR command at macro ./wave.do line 482
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 485
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 486
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 490
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 491
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 494
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state'.
# Executing ONERROR command at macro ./wave.do line 495
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state_s'.
# Executing ONERROR command at macro ./wave.do line 497
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY'.
# Executing ONERROR command at macro ./wave.do line 499
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY'.
# Executing ONERROR command at macro ./wave.do line 501
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY'.
# Executing ONERROR command at macro ./wave.do line 503
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY'.
# Executing ONERROR command at macro ./wave.do line 505
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY'.
# Executing ONERROR command at macro ./wave.do line 507
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY'.
# Executing ONERROR command at macro ./wave.do line 509
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 511
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_LOG2_BRAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 513
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 515
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY'.
# Executing ONERROR command at macro ./wave.do line 517
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE'.
# Executing ONERROR command at macro ./wave.do line 519
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER'.
# Executing ONERROR command at macro ./wave.do line 521
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE'.
# Executing ONERROR command at macro ./wave.do line 523
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE'.
# Executing ONERROR command at macro ./wave.do line 525
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE'.
# Executing ONERROR command at macro ./wave.do line 527
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD'.
# Executing ONERROR command at macro ./wave.do line 529
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain'.
# Executing ONERROR command at macro ./wave.do line 531
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout'.
# Executing ONERROR command at macro ./wave.do line 533
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 535
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden'.
# Executing ONERROR command at macro ./wave.do line 537
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 539
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren'.
# Executing ONERROR command at macro ./wave.do line 541
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain'.
# Executing ONERROR command at macro ./wave.do line 543
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout'.
# Executing ONERROR command at macro ./wave.do line 545
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 547
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden'.
# Executing ONERROR command at macro ./wave.do line 549
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 551
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren'.
# Executing ONERROR command at macro ./wave.do line 553
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain'.
# Executing ONERROR command at macro ./wave.do line 555
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout'.
# Executing ONERROR command at macro ./wave.do line 557
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 559
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden'.
# Executing ONERROR command at macro ./wave.do line 561
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 563
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren'.
# Executing ONERROR command at macro ./wave.do line 565
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain'.
# Executing ONERROR command at macro ./wave.do line 567
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout'.
# Executing ONERROR command at macro ./wave.do line 569
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 571
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden'.
# Executing ONERROR command at macro ./wave.do line 573
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 575
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren'.
# Executing ONERROR command at macro ./wave.do line 577
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter'.
# Executing ONERROR command at macro ./wave.do line 579
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr'.
# Executing ONERROR command at macro ./wave.do line 581
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d'.
# Executing ONERROR command at macro ./wave.do line 584
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel'.
# Executing ONERROR command at macro ./wave.do line 585
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down'.
# Executing ONERROR command at macro ./wave.do line 587
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d'.
# Executing ONERROR command at macro ./wave.do line 590
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout'.
# Executing ONERROR command at macro ./wave.do line 591
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 593
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition'.
# Executing ONERROR command at macro ./wave.do line 595
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters'.
# Executing ONERROR command at macro ./wave.do line 597
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric'.
# Executing ONERROR command at macro ./wave.do line 599
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d'.
# Executing ONERROR command at macro ./wave.do line 602
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter'.
# Executing ONERROR command at macro ./wave.do line 603
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr'.
# Executing ONERROR command at macro ./wave.do line 605
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d'.
# Executing ONERROR command at macro ./wave.do line 608
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel'.
# Executing ONERROR command at macro ./wave.do line 609
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down'.
# Executing ONERROR command at macro ./wave.do line 611
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d'.
# Executing ONERROR command at macro ./wave.do line 614
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout'.
# Executing ONERROR command at macro ./wave.do line 615
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid'.
# Executing ONERROR command at macro ./wave.do line 617
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition'.
# Executing ONERROR command at macro ./wave.do line 619
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters'.
# Executing ONERROR command at macro ./wave.do line 621
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric'.
# Executing ONERROR command at macro ./wave.do line 623
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d'.
# Executing ONERROR command at macro ./wave.do line 626
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride'.
# Executing ONERROR command at macro ./wave.do line 628
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/gray_code'.
# Executing ONERROR command at macro ./wave.do line 629
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_col'.
# Executing ONERROR command at macro ./wave.do line 631
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/input_row'.
# Executing ONERROR command at macro ./wave.do line 633
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel'.
# Executing ONERROR command at macro ./wave.do line 635
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 637
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0'.
# Executing ONERROR command at macro ./wave.do line 639
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1'.
# Executing ONERROR command at macro ./wave.do line 641
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0'.
# Executing ONERROR command at macro ./wave.do line 643
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1'.
# Executing ONERROR command at macro ./wave.do line 645
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden'.
# Executing ONERROR command at macro ./wave.do line 647
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d'.
# Executing ONERROR command at macro ./wave.do line 650
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d'.
# Executing ONERROR command at macro ./wave.do line 652
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0'.
# Executing ONERROR command at macro ./wave.do line 653
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d'.
# Executing ONERROR command at macro ./wave.do line 656
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0'.
# Executing ONERROR command at macro ./wave.do line 657
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1'.
# Executing ONERROR command at macro ./wave.do line 659
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 662
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 663
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 667
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 668
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 671
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state'.
# Executing ONERROR command at macro ./wave.do line 672
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers/state_s'.
# Executing ONERROR command at macro ./wave.do line 674
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/clk'.
# Executing ONERROR command at macro ./wave.do line 677
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/gray_code'.
# Executing ONERROR command at macro ./wave.do line 678
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/rst'.
# Executing ONERROR command at macro ./wave.do line 680
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/seq_data_addr'.
# Executing ONERROR command at macro ./wave.do line 682
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data0'.
# Executing ONERROR command at macro ./wave.do line 684
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data1'.
# Executing ONERROR command at macro ./wave.do line 686
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data2'.
# Executing ONERROR command at macro ./wave.do line 688
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data3'.
# Executing ONERROR command at macro ./wave.do line 690
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_selector'.
# Executing ONERROR command at macro ./wave.do line 692
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/wht_data_addr'.
# Executing ONERROR command at macro ./wave.do line 694
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/clk'.
# Executing ONERROR command at macro ./wave.do line 697
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/gray_code'.
# Executing ONERROR command at macro ./wave.do line 698
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/rst'.
# Executing ONERROR command at macro ./wave.do line 700
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/seq_data_addr'.
# Executing ONERROR command at macro ./wave.do line 702
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data0'.
# Executing ONERROR command at macro ./wave.do line 704
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data1'.
# Executing ONERROR command at macro ./wave.do line 706
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data2'.
# Executing ONERROR command at macro ./wave.do line 708
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data3'.
# Executing ONERROR command at macro ./wave.do line 710
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_selector'.
# Executing ONERROR command at macro ./wave.do line 712
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/wht_data_addr'.
# Executing ONERROR command at macro ./wave.do line 714
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CE_WHT_SEQ_ADDR_DELAY'.
# Executing ONERROR command at macro ./wave.do line 716
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_A_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 718
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_B_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 720
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_WHT_DOUT_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 722
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/ce_cycle_counter'.
# Executing ONERROR command at macro ./wave.do line 724
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/ce_execute'.
# Executing ONERROR command at macro ./wave.do line 726
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/config_mode'.
# Executing ONERROR command at macro ./wave.do line 729
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/job_accept'.
# Executing ONERROR command at macro ./wave.do line 730
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_config_valid'.
# Executing ONERROR command at macro ./wave.do line 732
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_count'.
# Executing ONERROR command at macro ./wave.do line 734
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 736
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 738
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_group'.
# Executing ONERROR command at macro ./wave.do line 740
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/last_kernel'.
# Executing ONERROR command at macro ./wave.do line 742
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/next_kernel_d'.
# Executing ONERROR command at macro ./wave.do line 745
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/output_stride'.
# Executing ONERROR command at macro ./wave.do line 746
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_data'.
# Executing ONERROR command at macro ./wave.do line 749
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_wren'.
# Executing ONERROR command at macro ./wave.do line 750
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr0'.
# Executing ONERROR command at macro ./wave.do line 752
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr1'.
# Executing ONERROR command at macro ./wave.do line 754
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0'.
# Executing ONERROR command at macro ./wave.do line 756
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1'.
# Executing ONERROR command at macro ./wave.do line 759
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA'.
# Executing ONERROR command at macro ./wave.do line 761
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA_cfg'.
# Executing ONERROR command at macro ./wave.do line 762
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout'.
# Executing ONERROR command at macro ./wave.do line 764
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout0'.
# Executing ONERROR command at macro ./wave.do line 766
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout1'.
# Executing ONERROR command at macro ./wave.do line 768
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout_valid'.
# Executing ONERROR command at macro ./wave.do line 770
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/BRAM'.
# Executing ONERROR command at macro ./wave.do line 773
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/C_CLG2_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 774
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/C_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 776
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/C_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 778
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/C_RAM_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 780
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/clk'.
# Executing ONERROR command at macro ./wave.do line 782
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/datain'.
# Executing ONERROR command at macro ./wave.do line 784
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/dataout'.
# Executing ONERROR command at macro ./wave.do line 786
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/rdAddr'.
# Executing ONERROR command at macro ./wave.do line 788
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/rden'.
# Executing ONERROR command at macro ./wave.do line 790
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/wrAddr'.
# Executing ONERROR command at macro ./wave.do line 792
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i0_xilinx_simple_dual_port_no_change_ram/wren'.
# Executing ONERROR command at macro ./wave.do line 794
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/BRAM'.
# Executing ONERROR command at macro ./wave.do line 796
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/C_CLG2_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 798
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/C_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 800
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/C_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 802
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/C_RAM_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 804
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/clk'.
# Executing ONERROR command at macro ./wave.do line 806
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/datain'.
# Executing ONERROR command at macro ./wave.do line 808
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/dataout'.
# Executing ONERROR command at macro ./wave.do line 810
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/rdAddr'.
# Executing ONERROR command at macro ./wave.do line 812
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/rden'.
# Executing ONERROR command at macro ./wave.do line 814
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/wrAddr'.
# Executing ONERROR command at macro ./wave.do line 816
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i1_xilinx_simple_dual_port_no_change_ram/wren'.
# Executing ONERROR command at macro ./wave.do line 818
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/BRAM'.
# Executing ONERROR command at macro ./wave.do line 820
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/C_CLG2_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 822
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/C_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 824
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/C_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 826
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/C_RAM_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 828
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/clk'.
# Executing ONERROR command at macro ./wave.do line 830
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/datain'.
# Executing ONERROR command at macro ./wave.do line 832
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/dataout'.
# Executing ONERROR command at macro ./wave.do line 834
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/rdAddr'.
# Executing ONERROR command at macro ./wave.do line 836
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/rden'.
# Executing ONERROR command at macro ./wave.do line 838
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/wrAddr'.
# Executing ONERROR command at macro ./wave.do line 840
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i2_xilinx_simple_dual_port_no_change_ram/wren'.
# Executing ONERROR command at macro ./wave.do line 842
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/BRAM'.
# Executing ONERROR command at macro ./wave.do line 844
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/C_CLG2_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 846
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/C_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 848
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/C_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 850
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/C_RAM_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 852
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/clk'.
# Executing ONERROR command at macro ./wave.do line 854
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/datain'.
# Executing ONERROR command at macro ./wave.do line 856
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/dataout'.
# Executing ONERROR command at macro ./wave.do line 858
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/rdAddr'.
# Executing ONERROR command at macro ./wave.do line 860
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/rden'.
# Executing ONERROR command at macro ./wave.do line 862
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/wrAddr'.
# Executing ONERROR command at macro ./wave.do line 864
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/i3_xilinx_simple_dual_port_no_change_ram/wren'.
# Executing ONERROR command at macro ./wave.do line 866
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 4  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            30
# // Num Cols:            30
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            30
# // Num Cols:            30
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            30
# // Num Cols:            30
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            31
# // Num Cols:            31
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               31
# // Num Input Cols:               31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Pixel data size:            7688
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     31
# // Num Cols:                     31
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            30
# // Num Cols:            30
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# // Finished Test ---------------------------------------------
# // Num Input Rows:               30
# // Num Input Cols:               30
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Pixel data size:            7200
# // Kernel data size             144
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     30
# // Num Cols:                     30
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
