#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fd78b14a490 .scope module, "testbench" "testbench" 2 3;
 .timescale -6 -9;
P_0x5fd78b14b6b0 .param/l "TEST_DURATION" 0 2 4, +C4<00000000000011110100001001000000>;
v0x5fd78b1a4130_0 .var "clk50M", 0 0;
v0x5fd78b1a41d0_0 .net "signal_out_2", 0 0, L_0x5fd78b1786c0;  1 drivers
v0x5fd78b1a4290_0 .net "signal_out_3", 0 0, L_0x5fd78b178bb0;  1 drivers
v0x5fd78b1a4390_0 .net "signal_out_4", 0 0, L_0x5fd78b1764d0;  1 drivers
S_0x5fd78b14a670 .scope module, "frqdivmod_2" "frqdivmod" 2 16, 3 1 0, S_0x5fd78b14a490;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x5fd78b1770a0 .param/l "DIV" 0 3 2, +C4<00000000000000000000000000000010>;
P_0x5fd78b1770e0 .param/l "WITH" 0 3 4, +C4<00000000000000000000000000000010>;
L_0x5fd78b1786c0 .functor BUFZ 1, v0x5fd78b178d10_0, C4<0>, C4<0>, C4<0>;
v0x5fd78b178820_0 .net "clk", 0 0, v0x5fd78b1a4130_0;  1 drivers
v0x5fd78b178d10_0 .var "clk_n", 0 0;
L_0x7b5a7f69d018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd78b176630_0 .net "div_value", 1 0, L_0x7b5a7f69d018;  1 drivers
v0x5fd78b176b20_0 .var "neg_cnt", 1 0;
v0x5fd78b1a2d30_0 .var "pos_cnt", 1 0;
v0x5fd78b1a2e60_0 .net "signal_out", 0 0, L_0x5fd78b1786c0;  alias, 1 drivers
E_0x5fd78b186a90 .event anyedge, v0x5fd78b176b20_0, v0x5fd78b1a2d30_0, v0x5fd78b178820_0;
E_0x5fd78b186640 .event negedge, v0x5fd78b178820_0;
E_0x5fd78b186030 .event posedge, v0x5fd78b178820_0;
S_0x5fd78b1a2f80 .scope module, "frqdivmod_3" "frqdivmod" 2 21, 3 1 0, S_0x5fd78b14a490;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x5fd78b178f80 .param/l "DIV" 0 3 2, +C4<00000000000000000000000000000011>;
P_0x5fd78b178fc0 .param/l "WITH" 0 3 4, +C4<00000000000000000000000000000010>;
L_0x5fd78b178bb0 .functor BUFZ 1, v0x5fd78b1a3330_0, C4<0>, C4<0>, C4<0>;
v0x5fd78b1a3240_0 .net "clk", 0 0, v0x5fd78b1a4130_0;  alias, 1 drivers
v0x5fd78b1a3330_0 .var "clk_n", 0 0;
L_0x7b5a7f69d060 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5fd78b1a33d0_0 .net "div_value", 1 0, L_0x7b5a7f69d060;  1 drivers
v0x5fd78b1a34c0_0 .var "neg_cnt", 1 0;
v0x5fd78b1a35a0_0 .var "pos_cnt", 1 0;
v0x5fd78b1a36d0_0 .net "signal_out", 0 0, L_0x5fd78b178bb0;  alias, 1 drivers
E_0x5fd78b17a070 .event anyedge, v0x5fd78b1a34c0_0, v0x5fd78b1a35a0_0, v0x5fd78b178820_0;
S_0x5fd78b1a37f0 .scope module, "frqdivmod_4" "frqdivmod" 2 26, 3 1 0, S_0x5fd78b14a490;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x5fd78b176d90 .param/l "DIV" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x5fd78b176dd0 .param/l "WITH" 0 3 4, +C4<00000000000000000000000000000011>;
L_0x5fd78b1764d0 .functor BUFZ 1, v0x5fd78b1a3c80_0, C4<0>, C4<0>, C4<0>;
v0x5fd78b1a3b70_0 .net "clk", 0 0, v0x5fd78b1a4130_0;  alias, 1 drivers
v0x5fd78b1a3c80_0 .var "clk_n", 0 0;
L_0x7b5a7f69d0a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5fd78b1a3d40_0 .net "div_value", 2 0, L_0x7b5a7f69d0a8;  1 drivers
v0x5fd78b1a3e00_0 .var "neg_cnt", 2 0;
v0x5fd78b1a3ee0_0 .var "pos_cnt", 2 0;
v0x5fd78b1a4010_0 .net "signal_out", 0 0, L_0x5fd78b1764d0;  alias, 1 drivers
E_0x5fd78b1a3b10 .event anyedge, v0x5fd78b1a3e00_0, v0x5fd78b1a3ee0_0, v0x5fd78b178820_0;
    .scope S_0x5fd78b14a670;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd78b178d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fd78b1a2d30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fd78b176b20_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5fd78b14a670;
T_1 ;
    %wait E_0x5fd78b186030;
    %load/vec4 v0x5fd78b1a2d30_0;
    %addi 1, 0, 2;
    %load/vec4 v0x5fd78b176630_0;
    %mod;
    %assign/vec4 v0x5fd78b1a2d30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5fd78b14a670;
T_2 ;
    %wait E_0x5fd78b186640;
    %load/vec4 v0x5fd78b176b20_0;
    %addi 1, 0, 2;
    %load/vec4 v0x5fd78b176630_0;
    %mod;
    %assign/vec4 v0x5fd78b176b20_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fd78b14a670;
T_3 ;
    %wait E_0x5fd78b186a90;
    %load/vec4 v0x5fd78b1a2d30_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x5fd78b178d10_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5fd78b1a2f80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd78b1a3330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fd78b1a35a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fd78b1a34c0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5fd78b1a2f80;
T_5 ;
    %wait E_0x5fd78b186030;
    %load/vec4 v0x5fd78b1a35a0_0;
    %addi 1, 0, 2;
    %load/vec4 v0x5fd78b1a33d0_0;
    %mod;
    %assign/vec4 v0x5fd78b1a35a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5fd78b1a2f80;
T_6 ;
    %wait E_0x5fd78b186640;
    %load/vec4 v0x5fd78b1a34c0_0;
    %addi 1, 0, 2;
    %load/vec4 v0x5fd78b1a33d0_0;
    %mod;
    %assign/vec4 v0x5fd78b1a34c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5fd78b1a2f80;
T_7 ;
    %wait E_0x5fd78b17a070;
    %load/vec4 v0x5fd78b1a35a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_7.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x5fd78b1a34c0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_7.2;
    %flag_mov 8, 5;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x5fd78b1a3330_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5fd78b1a37f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd78b1a3c80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fd78b1a3ee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fd78b1a3e00_0, 0;
    %end;
    .thread T_8;
    .scope S_0x5fd78b1a37f0;
T_9 ;
    %wait E_0x5fd78b186030;
    %load/vec4 v0x5fd78b1a3ee0_0;
    %addi 1, 0, 3;
    %load/vec4 v0x5fd78b1a3d40_0;
    %mod;
    %assign/vec4 v0x5fd78b1a3ee0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5fd78b1a37f0;
T_10 ;
    %wait E_0x5fd78b186640;
    %load/vec4 v0x5fd78b1a3e00_0;
    %addi 1, 0, 3;
    %load/vec4 v0x5fd78b1a3d40_0;
    %mod;
    %assign/vec4 v0x5fd78b1a3e00_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5fd78b1a37f0;
T_11 ;
    %wait E_0x5fd78b1a3b10;
    %load/vec4 v0x5fd78b1a3ee0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x5fd78b1a3c80_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5fd78b14a490;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd78b1a4130_0, 0;
    %end;
    .thread T_12;
    .scope S_0x5fd78b14a490;
T_13 ;
    %delay 10000, 0;
    %load/vec4 v0x5fd78b1a4130_0;
    %inv;
    %assign/vec4 v0x5fd78b1a4130_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5fd78b14a490;
T_14 ;
    %vpi_call 2 33 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fd78b14a490 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 37 "$display", "test completed." {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../frqdivmod.v";
