# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831209

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 9560  
				add                 sp, sp, t1
i0000000000:	li                  x20, 10   
				la                  sp, begin_signature
				li                  t1, 3584  
				add                 sp, sp, t1
i0000000001:	sw                  t4, 124(sp)         
i0000000002:	sb                  zero, -1328(sp)     
i0000000003:	xor                 a3, tp, s5
i0000000004:	srli                s0, s0, 15
i0000000005:	srli                s0, s0, 12
i0000000006:	mulhu               zero, t2, a7
i0000000007:	andi                a0, a0, 16
				la                  sp, begin_signature
				li                  t1, 5496  
				add                 sp, sp, t1
i0000000008:	sd                  a3, 16(sp)          
i0000000009:	sd                  zero, -864(sp)      
i000000000a:	sw                  a4, 48(sp)          
i000000000b:	sraiw               a4, s2, 12
i000000000c:	srai                a3, a0, 9 
i000000000d:	addi                sp, sp, 224
i000000000e:	fence.i                       
i000000000f:	divuw               zero, a0, s0
i0000000010:	srai                s0, s0, 10
i0000000011:	srlw                zero, a4, s3
i0000000012:	srli                s1, s1, 4 
i0000000013:	addi                a5, sp, 168
				la                  sp, begin_signature
				li                  t1, 2240  
				add                 sp, sp, t1
i0000000014:	lw                  s6, 292(sp)         
i0000000015:	fsrmi               x0, 5     
i0000000016:	ld                  a3, 0(sp)           
i0000000017:	addi                sp, sp, -80
i0000000018:	srai                a5, a5, 16
i0000000019:	lwu                 s8, 864(sp)         
i000000001a:	srai                a5, a5, 3 
i000000001b:	mulw                a4, zero, a3
i000000001c:	sd                  a1, 152(sp)         
i000000001d:	srliw               s0, zero, 23
i000000001e:	srli                a1, a1, 9 
i000000001f:	sltu                a4, s8, s11
i0000000020:	divu                s9, a4, zero
i0000000021:	addw                s0, s0, s1
i0000000022:	srli                s0, s0, 16
i0000000023:	addi                a0, sp, 500
i0000000024:	lw                  a0, -1864(sp)       
i0000000025:	ld                  s7, 184(sp)         
i0000000026:	addw                a4, a4, a1
i0000000027:	srai                s0, s0, 12
i0000000028:	rem                 s5, a0, a5
i0000000029:	srai                a4, a4, 28
				sw                  t6, 76(sp)          
				ori                 a4, zero, -1379
				fence                         
				srai                s0, s0, 3 
				srai                a5, a5, 22
				srliw               gp, gp, 7 
				sub                 zero, s0, a4
	
b000000002a:
				jal                 x1, i0000000033     
	
				subw                s2, s2, s5
				srl                 s1, a7, a6
				fence.i                       
				sub                 s1, s1, s1
				divu                s0, zero, s0
				lw                  a4, 64(sp)          
				lw                  a4, 24(sp)          
i000000002a:	ld                  zero, -384(sp)      
i000000002b:	addi                a3, sp, 208
i000000002c:	lwu                 zero, -136(sp)      
i000000002d:	lw                  a5, 20(sp)          
i000000002e:	lwu                 zero, -288(sp)      
i000000002f:	srai                a4, a4, 1 
i0000000030:	sll                 a4, s0, zero
i0000000031:	srli                a2, a2, 7 
i0000000032:	lb                  zero, -1031(sp)     
i0000000033:	addi                sp, sp, 80
i0000000034:	srli                a4, a4, 4 
i0000000035:	lwu                 s3, 132(sp)         
i0000000036:	addi                sp, sp, -32
i0000000037:	lwu                 t1, -296(sp)        
i0000000038:	addi                sp, sp, 80
i0000000039:	mulw                zero, s0, zero
i000000003a:	addi                sp, sp, 80
i000000003b:	ld                  a4, 256(sp)         
i000000003c:	mulw                a2, s2, a5
i000000003d:	srai                a4, a4, 16
i000000003e:	divuw               zero, t2, s5
i000000003f:	sub                 a4, s1, s6
i0000000040:	sd                  a0, 80(sp)          
i0000000041:	srli                a1, a1, 13
i0000000042:	srli                s1, s1, 26
i0000000043:	divw                a2, a4, a4
i0000000044:	subw                a4, a4, a4
i0000000045:	addi                sp, sp, -304
i0000000046:	sw                  tp, 1952(sp)        
				la                  sp, begin_signature
				li                  t1, 5200  
				add                 sp, sp, t1
i0000000047:	lwu                 t3, -752(sp)        
				la                  sp, begin_signature
				li                  t1, 12192 
				add                 sp, sp, t1
i0000000048:	lw                  t2, 1448(sp)        
i0000000049:	addi                sp, sp, 192
i000000004a:	subw                a4, a4, a3
i000000004b:	addi                sp, sp, -256
i000000004c:	addiw               s0, s0, -19
i000000004d:	sd                  t4, 184(sp)         
i000000004e:	addw                a4, a4, a3
i000000004f:	sd                  a5, 32(sp)          
i0000000050:	sltu                t5, s0, a4
i0000000051:	sub                 t1, s8, s1
				li                  x23, 10   
				li                  x20, 10   
				add                 zero, a4, zero
				fence.i                       
				add                 s5, zero, s10
				srli                a4, a4, 23
				srai                s1, s1, 3 
				mulw                s0, zero, s0
				slt                 a4, zero, s0
	
b0000000052:
				pre_branch_macro                        
				bne                 x20, x23, i000000005e
				post_branch_macro                       
	
				sw                  zero, 48(sp)        
				srai                a5, a5, 6 
				remw                s11, a7, t6
				ld                  zero, 200(sp)       
				or                  s1, s1, a5
				srai                a4, a4, 29
				fence                         
				li                  x20, 10   
i0000000052:	ld                  s0, 0(sp)           
i0000000053:	addw                a4, zero, a4
i0000000054:	mulw                a4, t4, s3
i0000000055:	addi                sp, sp, -96
i0000000056:	srai                a1, a1, 11
i0000000057:	subw                s0, s0, s0
i0000000058:	srliw               s3, a4, 23
i0000000059:	fence.i                       
i000000005a:	divuw               s0, a4, s0
i000000005b:	lw                  s10, 32(sp)         
i000000005c:	sub                 zero, s0, s0
i000000005d:	remw                s0, a4, a4
i000000005e:	lw                  s2, -936(sp)        
i000000005f:	ld                  s0, 24(sp)          
i0000000060:	remuw               t4, t2, s5
i0000000061:	fence.i                       
i0000000062:	lb                  t3, 130(sp)         
i0000000063:	subw                s1, s1, a5
i0000000064:	fsrmi               x0, 2     
				la                  sp, begin_signature
				li                  t1, 4672  
				add                 sp, sp, t1
i0000000065:	ld                  s1, 72(sp)          
i0000000066:	remuw               a4, s2, s9
i0000000067:	and                 s1, s1, a4
i0000000068:	div                 s9, zero, zero
				la                  sp, begin_signature
				li                  t1, 6496  
				add                 sp, sp, t1
i0000000069:	lwu                 a4, 1948(sp)        
i000000006a:	fence.i                       
i000000006b:	sllw                t0, zero, a4
i000000006c:	remw                a4, a3, s9
i000000006d:	sd                  a4, 1440(sp)        
i000000006e:	sw                  s1, 4(sp)           
i000000006f:	lw                  a0, 44(sp)          
i0000000070:	divuw               zero, s11, a0
i0000000071:	lhu                 t0, -1702(sp)       
i0000000072:	lhu                 a4, -1536(sp)       
i0000000073:	fence.i                       
i0000000074:	srai                s0, s0, 24
i0000000075:	addi                s1, sp, 224
i0000000076:	lh                  s0, -1390(sp)       
i0000000077:	xori                zero, a4, 476
i0000000078:	sw                  s0, 16(sp)          
i0000000079:	fence                         
i000000007a:	sw                  s2, 32(sp)          
				li                  x31, 9    
				la                  sp, begin_signature
				li                  t1, 7000  
				add                 sp, sp, t1
				lw                  a4, 96(sp)          
				addi                sp, sp, -96
				srli                a5, a5, 8 
				lwu                 zero, 1420(sp)      
				sw                  s1, 44(sp)          
				sraiw               s7, s0, 12
				remw                a4, s6, a6
	
b000000007b:
				pre_branch_macro                        
				blt                 x20, x31, i0000000065
				post_branch_macro                       
	
				srai                a4, a4, 6 
				fence.i                       
				ld                  s10, 1648(sp)       
				sh                  s9, 1118(sp)        
				slli                s0, s0, 22
				lw                  zero, 12(sp)        
				sltiu               t3, s11, -92
				li                  x20, 10   
i000000007b:	srli                s1, s1, 8 
i000000007c:	fence.i                       
i000000007d:	addi                a0, sp, 44
i000000007e:	ld                  s0, -24(sp)         
i000000007f:	or                  a4, a4, s0
i0000000080:	auipc               zero, 350338
i0000000081:	remw                s10, zero, zero
i0000000082:	srai                a1, a1, 8 
i0000000083:	add                 a4, a4, a4
i0000000084:	remuw               a7, s0, s0
i0000000085:	sw                  a1, 40(sp)          
i0000000086:	addi                sp, sp, -512
i0000000087:	addiw               a0, a0, 10
i0000000088:	addi                a1, zero, -1708
i0000000089:	divuw               a1, s1, a0
i000000008a:	divw                a4, s0, s0
i000000008b:	srai                s0, s0, 16
i000000008c:	srai                a4, a4, 6 
i000000008d:	add                 zero, zero, s0
i000000008e:	srliw               zero, s0, 1
i000000008f:	lb                  t6, 72(sp)          
i0000000090:	srai                a5, a5, 7 
i0000000091:	lwu                 s0, 1908(sp)        
i0000000092:	fence                         
i0000000093:	lwu                 t2, 732(sp)         
i0000000094:	srli                a4, a4, 3 
				la                  sp, begin_signature
				li                  t1, 3552  
				add                 sp, sp, t1
i0000000095:	ld                  a4, 24(sp)          
i0000000096:	srai                a2, a2, 5 
i0000000097:	fence.i                       
i0000000098:	srai                a3, a3, 8 
i0000000099:	divuw               zero, a5, t5
i000000009a:	srai                a0, a0, 10
i000000009b:	sd                  t1, -1688(sp)       
i000000009c:	mulhsu              a7, a4, zero
i000000009d:	fence                         
i000000009e:	addi                s0, sp, 36
i000000009f:	srai                a1, a1, 5 
i00000000a0:	xor                 a2, a2, s0
i00000000a1:	and                 s3, zero, a4
i00000000a2:	remw                s7, s5, t4
				li                  x25, 10   
				sw                  s0, 64(sp)          
				addi                s1, s1, -22
				sltiu               a7, t4, 2029
				subw                s1, s1, a4
				srai                a4, a4, 31
				rem                 s0, s2, s7
				add                 s0, s8, a7
	
b00000000a3:
				beq                 x20, x25, 1f        
				la                  x25, i0000000091    
				jalr                x0, x25, 0          
				1: li x20, 10                           
	
				mul                 a4, s1, t4
				divu                zero, s1, tp
				sd                  gp, 104(sp)         
				or                  s1, s1, a5
				sw                  a4, 8(sp)           
				divu                tp, t2, t4
				remu                gp, zero, zero
i00000000a3:	addw                a4, a4, s0
i00000000a4:	sw                  a3, 112(sp)         
i00000000a5:	addi                s5, zero, -22
i00000000a6:	addi                sp, sp, -512
i00000000a7:	divw                a4, zero, a4
i00000000a8:	subw                s0, s0, a0
i00000000a9:	remw                t2, t5, s10
i00000000aa:	sd                  s8, 1704(sp)        
i00000000ab:	mulw                s0, s0, zero
i00000000ac:	mulhsu              s1, t4, s10
i00000000ad:	lw                  s9, 908(sp)         
				la                  sp, begin_signature
				li                  t1, 11912 
				add                 sp, sp, t1
i00000000ae:	sh                  a3, -1092(sp)       
i00000000af:	mulhsu              t6, a4, zero
i00000000b0:	andi                s0, s0, 16
i00000000b1:	remuw               s0, t1, a0
i00000000b2:	addi                s1, sp, 416
i00000000b3:	srai                a3, a3, 19
i00000000b4:	lwu                 t3, 616(sp)         
i00000000b5:	srai                a1, a1, 16
i00000000b6:	lw                  a4, 44(sp)          
i00000000b7:	srai                s1, s1, 9 
i00000000b8:	srai                a2, a2, 15
i00000000b9:	fence.i                       
i00000000ba:	srli                a4, a4, 6 
				la                  sp, begin_signature
				li                  t1, 13112 
				add                 sp, sp, t1
i00000000bb:	lwu                 s0, -148(sp)        
i00000000bc:	addw                s2, a4, a4
i00000000bd:	fence                         
i00000000be:	srli                a2, a2, 2 
i00000000bf:	srai                a2, a2, 12
i00000000c0:	sw                  zero, 1548(sp)      
i00000000c1:	addi                sp, sp, 208
i00000000c2:	srli                s1, s1, 3 
i00000000c3:	lw                  s0, 692(sp)         
i00000000c4:	sltiu               a7, s0, 1119
i00000000c5:	addi                s0, sp, 32
i00000000c6:	srli                a4, a4, 11
i00000000c7:	sraiw               s9, a6, 23
i00000000c8:	fence.i                       
i00000000c9:	subw                s1, s1, a1
i00000000ca:	fence                         
				li                  x17, 10   
				xor                 a5, a5, s1
				lw                  a4, 108(sp)         
				slli                a5, a5, 12
				srlw                s1, s0, a4
				lw                  a5, 12(sp)          
				rem                 s7, tp, s11
				mulhsu              s2, s8, t3
	
b00000000cb:
				beq                 x20, x17, 1f        
				la                  x17, i00000000af    
				jalr                x0, x17, 0          
				1: li x20, 10                           
	
				ori                 s5, zero, -447
				remuw               zero, s5, tp
				addw                tp, s0, zero
				srai                s0, s0, 1 
				sub                 a5, a5, s1
				ori                 a4, s0, 222
				sw                  a5, 44(sp)          
i00000000cb:	addw                a0, a0, a1
i00000000cc:	ld                  a3, 1160(sp)        
i00000000cd:	mulh                t6, s2, s6
i00000000ce:	subw                a0, a0, a1
i00000000cf:	srai                a2, a2, 12
i00000000d0:	div                 zero, s0, s0
i00000000d1:	lhu                 s7, 378(sp)         
i00000000d2:	sub                 a3, a3, a4
i00000000d3:	srli                a1, a1, 1 
				la                  sp, begin_signature
				li                  t1, 5216  
				add                 sp, sp, t1
i00000000d4:	lw                  t3, 96(sp)          
i00000000d5:	slti                a4, s0, -1816
i00000000d6:	divu                tp, a7, s6
i00000000d7:	remuw               a3, s7, a5
i00000000d8:	ld                  a4, 48(sp)          
i00000000d9:	andi                a5, a5, -28
i00000000da:	fence                         
i00000000db:	sh                  s0, 348(sp)         
i00000000dc:	mulw                zero, zero, a4
i00000000dd:	ld                  a5, 56(sp)          
i00000000de:	addi                a4, sp, 188
i00000000df:	sh                  zero, -504(sp)      
i00000000e0:	fence                         
i00000000e1:	addiw               a4, a4, -18
i00000000e2:	mulh                a4, a4, a4
i00000000e3:	srai                a3, a3, 25
i00000000e4:	addw                t5, zero, a4
i00000000e5:	addw                s0, a4, zero
i00000000e6:	divu                s11, t4, s6
i00000000e7:	sd                  a2, 40(sp)          
i00000000e8:	andi                a4, a4, -23
i00000000e9:	addi                s0, sp, 292
i00000000ea:	srli                a4, a4, 15
i00000000eb:	lw                  a2, 4(sp)           
				la                  sp, begin_signature
				li                  t1, 12272 
				add                 sp, sp, t1
i00000000ec:	sh                  s5, 1106(sp)        
i00000000ed:	remuw               zero, s3, t4
i00000000ee:	sw                  s7, 104(sp)         
i00000000ef:	sd                  a4, 104(sp)         
i00000000f0:	addi                s1, sp, 272
i00000000f1:	mul                 a4, s0, a4
i00000000f2:	or                  s1, s1, a4
				li                  x25, 9    
				li                  x20, 10   
				addiw               a5, a5, 9 
				lwu                 zero, -828(sp)      
				sd                  gp, 184(sp)         
				remu                a4, a4, zero
				srai                s1, s1, 15
				ld                  s0, -1640(sp)       
				addi                a4, sp, 84
	
b00000000f3:
				pre_branch_macro                        
				blt                 x20, x25, i0000000115
				post_branch_macro                       
	
				srli                a5, a5, 28
				rem                 s0, s3, a7
				fence.i                       
				divuw               tp, a5, tp
				srai                s0, s0, 30
				sd                  s0, 80(sp)          
				addi                a5, sp, 164
				li                  x20, 10   
i00000000f3:	xori                s0, zero, 532
				la                  sp, begin_signature
				li                  t1, 3224  
				add                 sp, sp, t1
i00000000f4:	sw                  s1, 48(sp)          
i00000000f5:	srli                a0, a0, 5 
i00000000f6:	ld                  a1, 40(sp)          
i00000000f7:	fence.i                       
i00000000f8:	ld                  a4, 920(sp)         
i00000000f9:	addw                t6, a4, zero
i00000000fa:	sw                  zero, 112(sp)       
i00000000fb:	rem                 a5, s8, s1
i00000000fc:	fence                         
i00000000fd:	addi                a4, sp, 112
i00000000fe:	remw                a4, t2, t4
i00000000ff:	sllw                s0, a4, zero
i0000000100:	srai                a1, a1, 20
i0000000101:	lw                  a4, -1840(sp)       
i0000000102:	addi                zero, zero, 0
i0000000103:	addi                s0, sp, 236
i0000000104:	sra                 s1, zero, s0
i0000000105:	ld                  s11, 1016(sp)       
i0000000106:	addi                sp, sp, 112
i0000000107:	xor                 a5, a5, a4
i0000000108:	subw                s0, s0, a4
i0000000109:	fence.i                       
i000000010a:	slli                a4, a4, 13
i000000010b:	srli                s11, a6, 12
i000000010c:	mulh                s7, zero, a4
i000000010d:	rem                 s2, zero, s0
i000000010e:	sd                  zero, 256(sp)       
i000000010f:	fence.i                       
i0000000110:	divuw               s11, zero, a4
i0000000111:	lui                 a3, 21    
i0000000112:	srli                a2, a2, 9 
i0000000113:	srai                a4, a4, 2 
i0000000114:	addi                sp, sp, -496
i0000000115:	add                 s1, s1, s7
i0000000116:	sh                  s7, -846(sp)        
				la                  sp, begin_signature
				li                  t1, 5112  
				add                 sp, sp, t1
i0000000117:	ld                  a5, -400(sp)        
i0000000118:	addw                a4, a4, a4
i0000000119:	sd                  s5, 1912(sp)        
i000000011a:	lw                  s0, 4(sp)           
				srai                a5, a5, 6 
				subw                a4, zero, a4
				sd                  s0, 344(sp)         
				srai                s1, s1, 5 
				fence.i                       
				divw                gp, gp, gp
				srli                s0, s0, 4 
	
b000000011b:
				jal                 x1, i0000000127     
	
				srli                a4, a4, 15
				fence                         
				srli                a4, a4, 5 
				addi                sp, sp, 160
				addi                sp, sp, 96
				rem                 t3, s1, a5
				divuw               s5, zero, a4
i000000011b:	remw                s3, s10, a5
i000000011c:	divuw               zero, zero, a4
i000000011d:	fence.i                       
i000000011e:	sd                  a0, 128(sp)         
i000000011f:	srli                s0, s0, 11
i0000000120:	lw                  a5, 64(sp)          
i0000000121:	ld                  a4, 144(sp)         
i0000000122:	remw                zero, s0, a4
i0000000123:	addw                a4, s5, s1
i0000000124:	auipc               t5, 474006
i0000000125:	divuw               t0, s0, a4
i0000000126:	addi                a4, sp, 380
i0000000127:	and                 a1, a1, a2
i0000000128:	srai                a4, a4, 19
i0000000129:	srai                a3, a3, 19
i000000012a:	subw                s1, s1, a1
i000000012b:	addi                a0, sp, 388
				la                  sp, begin_signature
				li                  t1, 3432  
				add                 sp, sp, t1
i000000012c:	sd                  s1, 1704(sp)        
i000000012d:	ld                  zero, 200(sp)       
i000000012e:	slt                 t5, a4, a4
i000000012f:	fence.i                       
i0000000130:	divw                a4, zero, zero
i0000000131:	sw                  a4, 4(sp)           
i0000000132:	fence                         
i0000000133:	sd                  a1, 80(sp)          
i0000000134:	addi                sp, sp, 144
i0000000135:	sra                 t2, t4, gp
i0000000136:	lwu                 s0, 720(sp)         
i0000000137:	addi                a4, sp, 468
i0000000138:	fence                         
i0000000139:	ld                  s0, 40(sp)          
i000000013a:	addi                sp, sp, -144
i000000013b:	sd                  t4, 80(sp)          
i000000013c:	and                 a4, a4, a4
i000000013d:	addi                a0, s0, -1643
i000000013e:	remuw               s0, zero, s0
i000000013f:	lw                  tp, 48(sp)          
i0000000140:	add                 s0, s0, gp
i0000000141:	sd                  zero, 104(sp)       
i0000000142:	srlw                gp, a4, a4
				li                  x21, 10   
				la                  sp, begin_signature
				li                  t1, 9904  
				add                 sp, sp, t1
				ld                  zero, 1840(sp)      
				srli                a5, a5, 1 
				ld                  a6, 1048(sp)        
