{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735262271003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735262271003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 20:17:50 2024 " "Processing started: Thu Dec 26 20:17:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735262271003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735262271003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735262271003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735262271276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735262271277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735262277781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735262277781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up_down_counter " "Elaborating entity \"up_down_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735262277796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_down_counter.v(65) " "Verilog HDL assignment warning at up_down_counter.v(65): truncated value with size 32 to match size of target (8)" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735262277805 "|up_down_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_down_counter.v(86) " "Verilog HDL assignment warning at up_down_counter.v(86): truncated value with size 32 to match size of target (8)" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735262277805 "|up_down_counter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[0\] reg_count_value\[0\]~_emulated reg_count_value\[0\]~1 " "Register \"reg_count_value\[0\]\" is converted into an equivalent circuit using register \"reg_count_value\[0\]~_emulated\" and latch \"reg_count_value\[0\]~1\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[1\] reg_count_value\[1\]~_emulated reg_count_value\[1\]~5 " "Register \"reg_count_value\[1\]\" is converted into an equivalent circuit using register \"reg_count_value\[1\]~_emulated\" and latch \"reg_count_value\[1\]~5\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[2\] reg_count_value\[2\]~_emulated reg_count_value\[2\]~9 " "Register \"reg_count_value\[2\]\" is converted into an equivalent circuit using register \"reg_count_value\[2\]~_emulated\" and latch \"reg_count_value\[2\]~9\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[3\] reg_count_value\[3\]~_emulated reg_count_value\[3\]~13 " "Register \"reg_count_value\[3\]\" is converted into an equivalent circuit using register \"reg_count_value\[3\]~_emulated\" and latch \"reg_count_value\[3\]~13\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[4\] reg_count_value\[4\]~_emulated reg_count_value\[4\]~17 " "Register \"reg_count_value\[4\]\" is converted into an equivalent circuit using register \"reg_count_value\[4\]~_emulated\" and latch \"reg_count_value\[4\]~17\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[5\] reg_count_value\[5\]~_emulated reg_count_value\[5\]~21 " "Register \"reg_count_value\[5\]\" is converted into an equivalent circuit using register \"reg_count_value\[5\]~_emulated\" and latch \"reg_count_value\[5\]~21\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[6\] reg_count_value\[6\]~_emulated reg_count_value\[6\]~25 " "Register \"reg_count_value\[6\]\" is converted into an equivalent circuit using register \"reg_count_value\[6\]~_emulated\" and latch \"reg_count_value\[6\]~25\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_count_value\[7\] reg_count_value\[7\]~_emulated reg_count_value\[7\]~29 " "Register \"reg_count_value\[7\]\" is converted into an equivalent circuit using register \"reg_count_value\[7\]~_emulated\" and latch \"reg_count_value\[7\]~29\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/up_down_counter/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1735262278489 "|up_down_counter|reg_count_value[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1735262278489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735262278611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735262279118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735262279118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735262279569 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735262279569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735262279569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735262279569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735262279588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 20:17:59 2024 " "Processing ended: Thu Dec 26 20:17:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735262279588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735262279588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735262279588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735262279588 ""}
