{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555451770599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555451770600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:56:10 2019 " "Processing started: Tue Apr 16 18:56:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555451770600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555451770600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiply_and_output -c multiply_and_output " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiply_and_output -c multiply_and_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555451770600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1555451773546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_and_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply_and_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiply_and_output-arch " "Found design unit 1: multiply_and_output-arch" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555451774091 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiply_and_output " "Found entity 1: multiply_and_output" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555451774091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555451774091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiply_and_output " "Elaborating entity \"multiply_and_output\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555451774179 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hexa_output_vector multiply_and_output.vhd(15) " "VHDL Signal Declaration warning at multiply_and_output.vhd(15): used implicit default value for signal \"hexa_output_vector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1555451774181 "|multiply_and_output"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "multiply_and_output.vhd" "Mult0" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451774513 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1555451774513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774604 ""}  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555451774604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mbh " "Found entity 1: add_sub_mbh" {  } { { "db/add_sub_mbh.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/db/add_sub_mbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555451774865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555451774865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451774918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nbh " "Found entity 1: add_sub_nbh" {  } { { "db/add_sub_nbh.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/db/add_sub_nbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555451774996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555451774996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555451775042 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[8\] " "Synthesized away node \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[8\]\"" {  } { { "multcore.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 44 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775076 "|multiply_and_output|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][8]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1555451775076 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1555451775076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[0\] GND " "Pin \"hexa_output_vector\[0\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[1\] GND " "Pin \"hexa_output_vector\[1\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[2\] GND " "Pin \"hexa_output_vector\[2\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[3\] GND " "Pin \"hexa_output_vector\[3\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[4\] GND " "Pin \"hexa_output_vector\[4\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[5\] GND " "Pin \"hexa_output_vector\[5\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[6\] GND " "Pin \"hexa_output_vector\[6\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[7\] GND " "Pin \"hexa_output_vector\[7\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[8\] GND " "Pin \"hexa_output_vector\[8\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexa_output_vector\[9\] GND " "Pin \"hexa_output_vector\[9\]\" is stuck at GND" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555451775417 "|multiply_and_output|hexa_output_vector[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1555451775417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555451775561 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[7\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[7\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[7\]" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775706 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[8\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[8\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[8\]" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775706 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[7\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[7\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[7\]" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775706 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[8\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[8\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[8\]" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775706 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[7\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[7\]\"" {  } { { "multcore.tdf" "decoder_node\[2\]\[7\]" { Text "d:/arquivos e programas gerais/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775706 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1555451775706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555451775847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775847 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "action_vector\[0\] " "No output dependent on input pin \"action_vector\[0\]\"" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775894 "|multiply_and_output|action_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "action_vector\[2\] " "No output dependent on input pin \"action_vector\[2\]\"" {  } { { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555451775894 "|multiply_and_output|action_vector[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555451775894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555451775895 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555451775895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555451775895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555451775895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555451775919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:56:15 2019 " "Processing ended: Tue Apr 16 18:56:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555451775919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555451775919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555451775919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555451775919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555451777266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555451777267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:56:16 2019 " "Processing started: Tue Apr 16 18:56:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555451777267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555451777267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiply_and_output -c multiply_and_output " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiply_and_output -c multiply_and_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555451777267 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1555451780417 ""}
{ "Info" "0" "" "Project  = multiply_and_output" {  } {  } 0 0 "Project  = multiply_and_output" 0 0 "Fitter" 0 0 1555451780417 ""}
{ "Info" "0" "" "Revision = multiply_and_output" {  } {  } 0 0 "Revision = multiply_and_output" 0 0 "Fitter" 0 0 1555451780418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555451780484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiply_and_output EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"multiply_and_output\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555451780490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555451780565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555451780566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555451780566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555451780679 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555451780927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555451780927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555451780927 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555451780927 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555451780930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555451780930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555451780930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555451780930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555451780930 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555451780930 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555451780931 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[0\] " "Pin binary_output_vector\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[0] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[1\] " "Pin binary_output_vector\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[1] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[2\] " "Pin binary_output_vector\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[2] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[3\] " "Pin binary_output_vector\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[3] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[4\] " "Pin binary_output_vector\[4\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[4] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[5\] " "Pin binary_output_vector\[5\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[5] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[6\] " "Pin binary_output_vector\[6\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[6] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[7\] " "Pin binary_output_vector\[7\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[7] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[8\] " "Pin binary_output_vector\[8\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[8] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_output_vector\[9\] " "Pin binary_output_vector\[9\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_output_vector[9] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 14 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_output_vector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[0\] " "Pin hexa_output_vector\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[0] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[1\] " "Pin hexa_output_vector\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[1] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[2\] " "Pin hexa_output_vector\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[2] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[3\] " "Pin hexa_output_vector\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[3] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[4\] " "Pin hexa_output_vector\[4\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[4] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[5\] " "Pin hexa_output_vector\[5\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[5] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[6\] " "Pin hexa_output_vector\[6\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[6] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[7\] " "Pin hexa_output_vector\[7\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[7] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[8\] " "Pin hexa_output_vector\[8\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[8] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hexa_output_vector\[9\] " "Pin hexa_output_vector\[9\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { hexa_output_vector[9] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 15 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexa_output_vector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "action_vector\[0\] " "Pin action_vector\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { action_vector[0] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 16 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { action_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "action_vector\[2\] " "Pin action_vector\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { action_vector[2] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 16 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { action_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[5\] " "Pin binary_input_vector\[5\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[5] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[4\] " "Pin binary_input_vector\[4\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[4] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[0\] " "Pin binary_input_vector\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[0] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[1\] " "Pin binary_input_vector\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[1] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[3\] " "Pin binary_input_vector\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[3] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[2\] " "Pin binary_input_vector\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[2] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[6\] " "Pin binary_input_vector\[6\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[6] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[7\] " "Pin binary_input_vector\[7\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[7] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[8\] " "Pin binary_input_vector\[8\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[8] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "binary_input_vector\[9\] " "Pin binary_input_vector\[9\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { binary_input_vector[9] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 13 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { binary_input_vector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "action_vector\[1\] " "Pin action_vector\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/pin_planner.ppl" { action_vector[1] } } } { "multiply_and_output.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/multiply_and_output.vhd" 16 0 0 } } { "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos e programas gerais/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { action_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555451782033 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1555451782033 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiply_and_output.sdc " "Synopsys Design Constraints File file not found: 'multiply_and_output.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555451783393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555451783393 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1555451783394 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1555451783394 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555451783395 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1555451783395 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555451783396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555451783397 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555451783398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555451783398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555451783399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555451783399 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555451783399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555451783400 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555451783400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555451783400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1555451783400 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555451783400 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 13 20 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 13 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1555451783403 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1555451783403 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555451783403 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555451783404 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1555451783404 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555451783404 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451783433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555451784045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451784108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555451784117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555451784313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451784314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555451784526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555451785461 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555451785461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451785532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555451785534 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1555451785534 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555451785534 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555451785540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555451785572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555451785856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555451785884 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555451786196 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451786630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/output_files/multiply_and_output.fit.smsg " "Generated suppressed messages file S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/output_files/multiply_and_output.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555451787861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5127 " "Peak virtual memory: 5127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555451788086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:56:28 2019 " "Processing ended: Tue Apr 16 18:56:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555451788086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555451788086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555451788086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555451788086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555451789186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555451789186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:56:29 2019 " "Processing started: Tue Apr 16 18:56:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555451789186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555451789186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiply_and_output -c multiply_and_output " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiply_and_output -c multiply_and_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555451789186 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1555451789352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4522 " "Peak virtual memory: 4522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555451789488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:56:29 2019 " "Processing ended: Tue Apr 16 18:56:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555451789488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555451789488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555451789488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555451789488 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555451795920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555451802393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555451802394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:56:36 2019 " "Processing started: Tue Apr 16 18:56:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555451802394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555451802394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiply_and_output -c multiply_and_output " "Command: quartus_sta multiply_and_output -c multiply_and_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555451802394 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555451802561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1555451802724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555451802725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555451802798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555451802798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiply_and_output.sdc " "Synopsys Design Constraints File file not found: 'multiply_and_output.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555451802977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555451802978 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1555451802979 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1555451802979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1555451802979 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1555451802980 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555451802981 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1555451802990 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1555451802993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451802995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803014 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555451803035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1555451803060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1555451803564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555451803593 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1555451803593 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1555451803594 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1555451803594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803614 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555451803636 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555451803716 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1555451803716 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1555451803717 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1555451803717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555451803735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555451803898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555451803899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555451803959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:56:43 2019 " "Processing ended: Tue Apr 16 18:56:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555451803959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555451803959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555451803959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555451803959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555451805032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555451805033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:56:44 2019 " "Processing started: Tue Apr 16 18:56:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555451805033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555451805033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multiply_and_output -c multiply_and_output " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multiply_and_output -c multiply_and_output" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555451805033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output_6_1200mv_85c_slow.vho S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output_6_1200mv_85c_slow.vho in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output_6_1200mv_0c_slow.vho S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output_6_1200mv_0c_slow.vho in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output_min_1200mv_0c_fast.vho S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output_min_1200mv_0c_fast.vho in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output.vho S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output.vho in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output_6_1200mv_85c_vhd_slow.sdo S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output_6_1200mv_85c_vhd_slow.sdo in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output_6_1200mv_0c_vhd_slow.sdo S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output_6_1200mv_0c_vhd_slow.sdo in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output_min_1200mv_0c_vhd_fast.sdo S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output_min_1200mv_0c_vhd_fast.sdo in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805680 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiply_and_output_vhd.sdo S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/ simulation " "Generated file multiply_and_output_vhd.sdo in folder \"S:/GIT - Projetos/VHDLPlayGround/Classes/Class_3/3-multiply_and_output/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555451805703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4528 " "Peak virtual memory: 4528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555451811324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:56:51 2019 " "Processing ended: Tue Apr 16 18:56:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555451811324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555451811324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555451811324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555451811324 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555451811954 ""}
