SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vlx240t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1156
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/
SET_PREFERENCE workingdirectory /home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/
SET_PREFERENCE subworkingdirectory /home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/
SET_PREFERENCE transientdirectory /home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cordic_v5_0
SET_PARAMETER Functional_Selection Translate
SET_PARAMETER Architectural_Configuration Parallel
SET_PARAMETER Pipelining_Mode Optimal
SET_PARAMETER Data_Format SignedFraction
SET_PARAMETER Phase_Format Radians
SET_PARAMETER Input_Width 32
SET_PARAMETER Output_Width 32
SET_PARAMETER Round_Mode Truncate
SET_PARAMETER Iterations 0
SET_PARAMETER Precision 0
SET_PARAMETER Coarse_Rotation true
SET_PARAMETER Compensation_Scaling Embedded_Multiplier
SET_PARAMETER cartesian_has_tuser false
SET_PARAMETER cartesian_tuser_width 1
SET_PARAMETER cartesian_has_tlast false
SET_PARAMETER phase_has_tuser false
SET_PARAMETER phase_tuser_width 1
SET_PARAMETER phase_has_tlast false
SET_PARAMETER flow_control NonBlocking
SET_PARAMETER optimize_goal Performance
SET_PARAMETER out_tready false
SET_PARAMETER out_tlast_behv Null
SET_PARAMETER ACLKEN false
SET_PARAMETER ARESETN false
SET_SIM_PARAMETER c_architecture 2
SET_SIM_PARAMETER c_cordic_function 1
SET_SIM_PARAMETER c_coarse_rotate 1
SET_SIM_PARAMETER c_data_format 0
SET_SIM_PARAMETER c_xdevicefamily virtex6
SET_SIM_PARAMETER c_has_aclken 0
SET_SIM_PARAMETER c_has_aclk 1
SET_SIM_PARAMETER c_has_s_axis_cartesian 1
SET_SIM_PARAMETER c_has_s_axis_phase 0
SET_SIM_PARAMETER c_has_aresetn 0
SET_SIM_PARAMETER c_input_width 32
SET_SIM_PARAMETER c_iterations 0
SET_SIM_PARAMETER c_output_width 32
SET_SIM_PARAMETER c_phase_format 0
SET_SIM_PARAMETER c_pipeline_mode -1
SET_SIM_PARAMETER c_precision 0
SET_SIM_PARAMETER c_round_mode 0
SET_SIM_PARAMETER c_scale_comp 3
SET_SIM_PARAMETER c_throttle_scheme 3
SET_SIM_PARAMETER c_tlast_resolution 0
SET_SIM_PARAMETER c_has_s_axis_phase_tuser 0
SET_SIM_PARAMETER c_has_s_axis_phase_tlast 0
SET_SIM_PARAMETER c_s_axis_phase_tdata_width 32
SET_SIM_PARAMETER c_s_axis_phase_tuser_width 1
SET_SIM_PARAMETER c_has_s_axis_cartesian_tuser 0
SET_SIM_PARAMETER c_has_s_axis_cartesian_tlast 0
SET_SIM_PARAMETER c_s_axis_cartesian_tdata_width 64
SET_SIM_PARAMETER c_s_axis_cartesian_tuser_width 1
SET_SIM_PARAMETER c_m_axis_dout_tdata_width 64
SET_SIM_PARAMETER c_m_axis_dout_tuser_width 1
SET_CORE_NAME CORDIC
SET_CORE_VERSION 5.0
SET_CORE_VLNV xilinx.com:ip:cordic:5.0
SET_CORE_CLASS com.xilinx.ip.cordic_v5_0.cordic_v5_0
SET_CORE_PATH /opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0
SET_CORE_GUIPATH /opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0/gui/cordic_v5_0.tcl
SET_CORE_DATASHEET /opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0/doc/ds858_cordic.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0/doc/ds858_cordic.pdf><ds858_cordic.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0/doc/cordic_v5_0_vinfo.html><cordic_v5_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0/doc/cordic_v5_0_readme.txt><cordic_v5_0_readme.txt>
