**** 1- Setup Information ****

Forest project name:img_hist_stream

Absolute ROS2 dev_ws path:/home/xilinx/work/dev_ws

Absolute FPGA .bit file path:/home/xilinx/work/vivado_prjs/img_hist_stream/overlays/img_hist_stream.bit

User IP name:get_hist_stream_0

**** 2- Input definitions ****

// Input 1

Input name:image

Protocol:stream

Type:uint8[784]

Address Offset (if AXI-Lite):

**** 3- Output definitions ****

// Output 1

Output name:hist

Protocol:lite

Type:int32[256]

Address Offset (if AXI-Lite):1024

