Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 16:47:28 2021
| Host         : HORIZON running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 105
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree               | 1          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                            | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 64         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                        | 1          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal                       | 1          |
| SYNTH-15  | Warning          | Byte wide write enable not inferred                              | 32         |
| TIMING-18 | Warning          | Missing input or output delay                                    | 1          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clkgen/inst/clk is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and system_clk_clock_generator are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks system_clk_clock_generator]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks system_clk_clock_generator and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks system_clk_clock_generator] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and system_clk_clock_generator are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks system_clk_clock_generator]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks system_clk_clock_generator and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks system_clk_clock_generator] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin processor/processor/csr_unit/timer_counter/current_count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clkgen/inst/clk is created on an inappropriate internal pin clkgen/inst/clk. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): clk_IBUF_inst/O, clkgen/clk, reset_controller/clk
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance main_memory/memory_reg_3_0_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_0_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_1_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#17 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#18 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#19 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#20 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#21 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#22 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#23 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#24 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_2_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#25 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#26 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#27 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#28 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#29 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#30 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#31 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#32 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM main_memory/memory_reg_3_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) sys_clk_pin
Related violations: <none>


