--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab09_kjb5568_rjl5336.twx lab09_kjb5568_rjl5336.ncd -o
lab09_kjb5568_rjl5336.twr lab09_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab09_kjb5568_rjl5336.ncd
Physical constraint file: lab09_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1693 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.301ns.
--------------------------------------------------------------------------------

Paths for end point pulse_strobe/count_13 (SLICE_X88Y85.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_4 (FF)
  Destination:          pulse_strobe/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.165 - 0.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_4 to pulse_strobe/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.DMUX    Tshcko                0.652   pulse_strobe/count<3>
                                                       pulse_strobe/count_4
    SLICE_X86Y84.A2      net (fanout=2)        0.958   pulse_strobe/count<4>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y85.A1      net (fanout=14)       1.454   strobe
    SLICE_X88Y85.CLK     Tas                   0.047   pulse_strobe/count<15>
                                                       pulse_strobe/count_13_rstpot
                                                       pulse_strobe/count_13
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (0.947ns logic, 3.300ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_15 (FF)
  Destination:          pulse_strobe/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_15 to pulse_strobe/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y85.CQ      Tcko                  0.518   pulse_strobe/count<15>
                                                       pulse_strobe/count_15
    SLICE_X86Y84.A1      net (fanout=2)        0.968   pulse_strobe/count<15>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y85.A1      net (fanout=14)       1.454   strobe
    SLICE_X88Y85.CLK     Tas                   0.047   pulse_strobe/count<15>
                                                       pulse_strobe/count_13_rstpot
                                                       pulse_strobe/count_13
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.813ns logic, 3.310ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_6 (FF)
  Destination:          pulse_strobe/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.165 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_6 to pulse_strobe/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.BQ      Tcko                  0.518   pulse_strobe/count<8>
                                                       pulse_strobe/count_6
    SLICE_X86Y84.A3      net (fanout=2)        0.790   pulse_strobe/count<6>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y85.A1      net (fanout=14)       1.454   strobe
    SLICE_X88Y85.CLK     Tas                   0.047   pulse_strobe/count<15>
                                                       pulse_strobe/count_13_rstpot
                                                       pulse_strobe/count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.813ns logic, 3.132ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point pulse_strobe/count_14 (SLICE_X88Y85.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_4 (FF)
  Destination:          pulse_strobe/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.165 - 0.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_4 to pulse_strobe/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.DMUX    Tshcko                0.652   pulse_strobe/count<3>
                                                       pulse_strobe/count_4
    SLICE_X86Y84.A2      net (fanout=2)        0.958   pulse_strobe/count<4>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y85.B1      net (fanout=14)       1.444   strobe
    SLICE_X88Y85.CLK     Tas                   0.043   pulse_strobe/count<15>
                                                       pulse_strobe/count_14_rstpot
                                                       pulse_strobe/count_14
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.943ns logic, 3.290ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_15 (FF)
  Destination:          pulse_strobe/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.109ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_15 to pulse_strobe/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y85.CQ      Tcko                  0.518   pulse_strobe/count<15>
                                                       pulse_strobe/count_15
    SLICE_X86Y84.A1      net (fanout=2)        0.968   pulse_strobe/count<15>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y85.B1      net (fanout=14)       1.444   strobe
    SLICE_X88Y85.CLK     Tas                   0.043   pulse_strobe/count<15>
                                                       pulse_strobe/count_14_rstpot
                                                       pulse_strobe/count_14
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (0.809ns logic, 3.300ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_6 (FF)
  Destination:          pulse_strobe/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.165 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_6 to pulse_strobe/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.BQ      Tcko                  0.518   pulse_strobe/count<8>
                                                       pulse_strobe/count_6
    SLICE_X86Y84.A3      net (fanout=2)        0.790   pulse_strobe/count<6>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y85.B1      net (fanout=14)       1.444   strobe
    SLICE_X88Y85.CLK     Tas                   0.043   pulse_strobe/count<15>
                                                       pulse_strobe/count_14_rstpot
                                                       pulse_strobe/count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (0.809ns logic, 3.122ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point pulse_strobe/count_9 (SLICE_X88Y84.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_4 (FF)
  Destination:          pulse_strobe/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.164 - 0.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_4 to pulse_strobe/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.DMUX    Tshcko                0.652   pulse_strobe/count<3>
                                                       pulse_strobe/count_4
    SLICE_X86Y84.A2      net (fanout=2)        0.958   pulse_strobe/count<4>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y84.A1      net (fanout=14)       1.296   strobe
    SLICE_X88Y84.CLK     Tas                   0.047   pulse_strobe/count<12>
                                                       pulse_strobe/count_9_rstpot
                                                       pulse_strobe/count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.947ns logic, 3.142ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_15 (FF)
  Destination:          pulse_strobe/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.164 - 0.190)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_15 to pulse_strobe/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y85.CQ      Tcko                  0.518   pulse_strobe/count<15>
                                                       pulse_strobe/count_15
    SLICE_X86Y84.A1      net (fanout=2)        0.968   pulse_strobe/count<15>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y84.A1      net (fanout=14)       1.296   strobe
    SLICE_X88Y84.CLK     Tas                   0.047   pulse_strobe/count<12>
                                                       pulse_strobe/count_9_rstpot
                                                       pulse_strobe/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (0.813ns logic, 3.152ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_6 (FF)
  Destination:          pulse_strobe/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.164 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_6 to pulse_strobe/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.BQ      Tcko                  0.518   pulse_strobe/count<8>
                                                       pulse_strobe/count_6
    SLICE_X86Y84.A3      net (fanout=2)        0.790   pulse_strobe/count<6>
    SLICE_X86Y84.A       Tilo                  0.124   pulse_strobe/clear<15>
                                                       pulse_strobe/clear<15>1
    SLICE_X88Y81.B4      net (fanout=2)        0.888   pulse_strobe/clear<15>
    SLICE_X88Y81.B       Tilo                  0.124   pulse_strobe/count<3>
                                                       pulse_strobe/clear<15>3
    SLICE_X88Y84.A1      net (fanout=14)       1.296   strobe
    SLICE_X88Y84.CLK     Tas                   0.047   pulse_strobe/count<12>
                                                       pulse_strobe/count_9_rstpot
                                                       pulse_strobe/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (0.813ns logic, 2.974ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PWM_INST_G1/D_PMW_OUT/Q (SLICE_X88Y79.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PWM_INST_R1/Hcount/count_13 (FF)
  Destination:          PWM_INST_G1/D_PMW_OUT/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.341 - 0.304)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PWM_INST_R1/Hcount/count_13 to PWM_INST_G1/D_PMW_OUT/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y79.BQ      Tcko                  0.164   PWM_INST_R1/Hcount/count<13>
                                                       PWM_INST_R1/Hcount/count_13
    SLICE_X88Y79.C6      net (fanout=8)        0.169   PWM_INST_R1/Hcount/count<13>
    SLICE_X88Y79.CLK     Tah         (-Th)     0.076   PWM_INST_G1/D_PMW_OUT/Q
                                                       PWM_INST_G1/les_out1
                                                       PWM_INST_G1/D_PMW_OUT/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.088ns logic, 0.169ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point PWM_INST_B1/D_PMW_OUT/Q (SLICE_X88Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PWM_INST_R1/Hcount/count_12 (FF)
  Destination:          PWM_INST_B1/D_PMW_OUT/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.341 - 0.304)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PWM_INST_R1/Hcount/count_12 to PWM_INST_B1/D_PMW_OUT/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y79.AQ      Tcko                  0.164   PWM_INST_R1/Hcount/count<13>
                                                       PWM_INST_R1/Hcount/count_12
    SLICE_X88Y79.A5      net (fanout=8)        0.192   PWM_INST_R1/Hcount/count<12>
    SLICE_X88Y79.CLK     Tah         (-Th)     0.075   PWM_INST_G1/D_PMW_OUT/Q
                                                       PWM_INST_B1/les_out1
                                                       PWM_INST_B1/D_PMW_OUT/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.089ns logic, 0.192ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point sevenseg/cnt/count_2 (SLICE_X89Y81.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sevenseg/cnt/count_1 (FF)
  Destination:          sevenseg/cnt/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sevenseg/cnt/count_1 to sevenseg/cnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.DQ      Tcko                  0.141   sevenseg/cnt/count<1>
                                                       sevenseg/cnt/count_1
    SLICE_X89Y81.D3      net (fanout=7)        0.185   sevenseg/cnt/count<1>
    SLICE_X89Y81.CLK     Tah         (-Th)     0.065   sevenseg/cnt/count<1>
                                                       sevenseg/cnt/count_2_dpot
                                                       sevenseg/cnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.076ns logic, 0.185ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: PWM_INST_R1/Hcount/count<3>/CLK
  Logical resource: PWM_INST_R1/Hcount/count_0/CK
  Location pin: SLICE_X84Y76.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: PWM_INST_R1/Hcount/count<3>/CLK
  Logical resource: PWM_INST_R1/Hcount/count_0/CK
  Location pin: SLICE_X84Y76.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.301|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1693 paths, 0 nets, and 298 connections

Design statistics:
   Minimum period:   4.301ns{1}   (Maximum frequency: 232.504MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 02 19:59:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



