0.7
2020.2
Nov 18 2020
09:47:47
C:/Working/FPGA_AI_25_2/250513_clk_div_practice/250513_clk_div_practice.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Working/FPGA_AI_25_2/250513_clk_div_practice/250513_clk_div_practice.srcs/sim_1/new/tb_clk_div_test.v,1747114010,verilog,,,,tb_clk_div_test,,,,,,,,
C:/Working/FPGA_AI_25_2/250513_clk_div_practice/250513_clk_div_practice.srcs/sources_1/new/clk_div_test.v,1747113480,verilog,,C:/Working/FPGA_AI_25_2/250513_clk_div_practice/250513_clk_div_practice.srcs/sim_1/new/tb_clk_div_test.v,,clk_div_test,,,,,,,,
