0.6
2018.3
Dec  7 2018
00:33:28
D:/Development/VivadoProject/ALU_32bit/ALU_32bit.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sim_1/new/test_ALU.sv,1553069994,systemVerilog,,,,test_ALU,,,,,,,,
D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_32bit.sv,1553000176,systemVerilog,,D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sim_1/new/test_ALU.sv,,ALU_32bit,,,,,,,,
