<div id="pf95" class="pf w0 h0" data-page-no="95"><div class="pc pc95 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg95.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 8</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0">Security</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws194">8.1 Introduction</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">This device implements security based on the mode selected from the flash module. The</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0 ws0">following sections provide an overview of flash security and details the effects of security</div><div class="t m0 x9 hf ye0 ff3 fs5 fc0 sc0 ls0 ws0">on non-flash modules.</div><div class="t m0 x9 hd ye1 ff1 fs7 fc0 sc0 ls0 ws0">8.2<span class="_ _b"> </span>Flash Security</div><div class="t m0 x9 hf ye2 ff3 fs5 fc0 sc0 ls0 ws0">The flash module provides security information to the MCU based on the state held by</div><div class="t m0 x9 hf ye3 ff3 fs5 fc0 sc0 ls0 ws0">the FSEC[SEC] bits. The MCU, in turn, confirms the security request and limits access to</div><div class="t m0 x9 hf ye4 ff3 fs5 fc0 sc0 ls0 ws0">flash resources. During reset, the flash module initializes the FSEC register using data</div><div class="t m0 x9 hf ye5 ff3 fs5 fc0 sc0 ls0 ws0">read from the security byte of the flash configuration field.</div><div class="t m0 x10e h8 ybc9 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ybca ff3 fs5 fc0 sc0 ls0 ws0">The security features apply only to external accesses: debug.</div><div class="t m0 x3e hf ybcb ff3 fs5 fc0 sc0 ls0 ws0">CPU accesses to the flash are not affected by the status of</div><div class="t m0 x3e hf ybcc ff3 fs5 fc0 sc0 ls0">FSEC.</div><div class="t m0 x9 hf ybcd ff3 fs5 fc0 sc0 ls0 ws0">In the unsecured state all flash commands are available on the programming interfaces</div><div class="t m0 x9 hf ybce ff3 fs5 fc0 sc0 ls0 ws0">either from the debug port (SWD) or user code execution. When the flash is secured</div><div class="t m0 x9 hf ybcf ff3 fs5 fc0 sc0 ls0 ws0">(FSEC[SEC] = 00, 01, or 11), the programmer interfaces are only allowed to launch mass</div><div class="t m0 x9 hf ybd0 ff3 fs5 fc0 sc0 ls0 ws0">erase operations. Additionally, in this mode, the debug port has no access to memory</div><div class="t m0 x9 hf ybd1 ff3 fs5 fc0 sc0 ls0">locations.</div><div class="t m0 x9 hd ybd2 ff1 fs7 fc0 sc0 ls0 ws0">8.3<span class="_ _b"> </span>Security Interactions with other Modules</div><div class="t m0 x9 hf ybd3 ff3 fs5 fc0 sc0 ls0 ws0">The flash security settings are used by the system to determine what resources are</div><div class="t m0 x9 hf ybd4 ff3 fs5 fc0 sc0 ls0 ws0">available. The following sections describe the interactions between modules and the flash</div><div class="t m0 x9 hf ybd5 ff3 fs5 fc0 sc0 ls0 ws0">security settings or the impact that the flash security has on non-flash modules.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>149</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
