{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1455212130033 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Hardsploit_TEMPLATE EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Hardsploit_TEMPLATE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1455212130080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455212130127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455212130127 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"PLL:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|_clk0 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1455212130236 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|_clk1 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1455212130236 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1455212130236 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1455212130376 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1455212130392 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455212130704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455212130704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455212130704 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1455212130704 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 1245 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455212130735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455212130735 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1455212130735 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1455212131016 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hardsploit_TEMPLATE.sdc " "Synopsys Design Constraints File file not found: 'Hardsploit_TEMPLATE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1455212131032 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1455212131032 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1455212131032 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1455212131063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455212131141 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455212131141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455212131141 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455212131141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI3_SCLK (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node SPI3_SCLK (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455212131141 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI3_SCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI3_SCLK" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 504 1064 1240 520 "SPI3_SCLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI3_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455212131141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1455212131312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1455212131312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1455212131312 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455212131328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455212131328 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1455212131344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1455212131344 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1455212131344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1455212131390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1455212131406 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1455212131406 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455212131484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1455212132046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455212132389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1455212132404 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1455212134042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455212134042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1455212134261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1455212135337 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1455212135337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455212136102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1455212136117 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1455212136117 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.90 " "Total time spent on timing analysis during the Fitter is 0.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1455212136164 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455212136180 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "73 " "Found 73 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[63\] 0 " "Pin \"DATA_BUS\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[62\] 0 " "Pin \"DATA_BUS\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[61\] 0 " "Pin \"DATA_BUS\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[60\] 0 " "Pin \"DATA_BUS\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[59\] 0 " "Pin \"DATA_BUS\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[58\] 0 " "Pin \"DATA_BUS\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[57\] 0 " "Pin \"DATA_BUS\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[56\] 0 " "Pin \"DATA_BUS\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[55\] 0 " "Pin \"DATA_BUS\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[54\] 0 " "Pin \"DATA_BUS\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[53\] 0 " "Pin \"DATA_BUS\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[52\] 0 " "Pin \"DATA_BUS\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[51\] 0 " "Pin \"DATA_BUS\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[50\] 0 " "Pin \"DATA_BUS\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[49\] 0 " "Pin \"DATA_BUS\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[48\] 0 " "Pin \"DATA_BUS\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[47\] 0 " "Pin \"DATA_BUS\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[46\] 0 " "Pin \"DATA_BUS\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[45\] 0 " "Pin \"DATA_BUS\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[44\] 0 " "Pin \"DATA_BUS\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[43\] 0 " "Pin \"DATA_BUS\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[42\] 0 " "Pin \"DATA_BUS\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[41\] 0 " "Pin \"DATA_BUS\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[40\] 0 " "Pin \"DATA_BUS\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[39\] 0 " "Pin \"DATA_BUS\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[38\] 0 " "Pin \"DATA_BUS\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[37\] 0 " "Pin \"DATA_BUS\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[36\] 0 " "Pin \"DATA_BUS\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[35\] 0 " "Pin \"DATA_BUS\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[34\] 0 " "Pin \"DATA_BUS\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[33\] 0 " "Pin \"DATA_BUS\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[32\] 0 " "Pin \"DATA_BUS\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[31\] 0 " "Pin \"DATA_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[30\] 0 " "Pin \"DATA_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[29\] 0 " "Pin \"DATA_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[28\] 0 " "Pin \"DATA_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[27\] 0 " "Pin \"DATA_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[26\] 0 " "Pin \"DATA_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[25\] 0 " "Pin \"DATA_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[24\] 0 " "Pin \"DATA_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[23\] 0 " "Pin \"DATA_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[22\] 0 " "Pin \"DATA_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[21\] 0 " "Pin \"DATA_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[20\] 0 " "Pin \"DATA_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[19\] 0 " "Pin \"DATA_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[18\] 0 " "Pin \"DATA_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[17\] 0 " "Pin \"DATA_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[16\] 0 " "Pin \"DATA_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[15\] 0 " "Pin \"DATA_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[14\] 0 " "Pin \"DATA_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[13\] 0 " "Pin \"DATA_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[12\] 0 " "Pin \"DATA_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[11\] 0 " "Pin \"DATA_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[10\] 0 " "Pin \"DATA_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[9\] 0 " "Pin \"DATA_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[8\] 0 " "Pin \"DATA_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI1_SCLK 0 " "Pin \"SPI1_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI1_MOSI 0 " "Pin \"SPI1_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DS 0 " "Pin \"DS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MR 0 " "Pin \"MR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHCP 0 " "Pin \"SHCP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STCP 0 " "Pin \"STCP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE 0 " "Pin \"OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_MISO 0 " "Pin \"SPI3_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI1_NSS 0 " "Pin \"SPI1_NSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1455212136227 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1455212136227 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455212136632 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455212136726 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455212137022 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455212137256 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[63\] a permanently disabled " "Pin DATA_BUS\[63\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[63] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[63\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[62\] a permanently disabled " "Pin DATA_BUS\[62\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[62] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[62\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[61\] a permanently disabled " "Pin DATA_BUS\[61\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[61] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[61\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[60\] a permanently disabled " "Pin DATA_BUS\[60\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[60] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[60\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[59\] a permanently disabled " "Pin DATA_BUS\[59\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[59] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[59\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[58\] a permanently disabled " "Pin DATA_BUS\[58\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[58] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[58\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[57\] a permanently disabled " "Pin DATA_BUS\[57\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[57] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[57\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[56\] a permanently disabled " "Pin DATA_BUS\[56\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[56] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[56\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[55\] a permanently disabled " "Pin DATA_BUS\[55\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[55] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[55\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[54\] a permanently disabled " "Pin DATA_BUS\[54\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[54] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[54\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[53\] a permanently disabled " "Pin DATA_BUS\[53\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[53] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[53\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[52\] a permanently disabled " "Pin DATA_BUS\[52\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[52] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[52\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[51\] a permanently disabled " "Pin DATA_BUS\[51\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[51] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[51\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[50\] a permanently disabled " "Pin DATA_BUS\[50\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[50] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[50\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[49\] a permanently disabled " "Pin DATA_BUS\[49\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[49] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[49\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[48\] a permanently disabled " "Pin DATA_BUS\[48\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[48] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[48\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[47\] a permanently disabled " "Pin DATA_BUS\[47\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[47] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[47\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[46\] a permanently disabled " "Pin DATA_BUS\[46\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[46] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[46\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[45\] a permanently disabled " "Pin DATA_BUS\[45\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[45] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[45\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[44\] a permanently disabled " "Pin DATA_BUS\[44\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[44] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[44\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[43\] a permanently disabled " "Pin DATA_BUS\[43\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[43] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[43\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[42\] a permanently disabled " "Pin DATA_BUS\[42\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[42] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[42\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[41\] a permanently disabled " "Pin DATA_BUS\[41\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[41] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[41\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[40\] a permanently disabled " "Pin DATA_BUS\[40\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[40] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[40\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[39\] a permanently disabled " "Pin DATA_BUS\[39\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[39] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[39\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[38\] a permanently disabled " "Pin DATA_BUS\[38\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[38] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[38\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[37\] a permanently disabled " "Pin DATA_BUS\[37\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[37] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[37\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[36\] a permanently disabled " "Pin DATA_BUS\[36\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[36] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[36\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[35\] a permanently disabled " "Pin DATA_BUS\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[35\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[34\] a permanently disabled " "Pin DATA_BUS\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[34\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[33\] a permanently disabled " "Pin DATA_BUS\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[33\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[32\] a permanently disabled " "Pin DATA_BUS\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[32\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[31\] a permanently disabled " "Pin DATA_BUS\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[31\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[30\] a permanently disabled " "Pin DATA_BUS\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[30\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[29\] a permanently disabled " "Pin DATA_BUS\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[29\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[28\] a permanently disabled " "Pin DATA_BUS\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[28\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[27\] a permanently disabled " "Pin DATA_BUS\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[27\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[26\] a permanently disabled " "Pin DATA_BUS\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[26\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[25\] a permanently disabled " "Pin DATA_BUS\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[25\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[24\] a permanently disabled " "Pin DATA_BUS\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[24\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[23\] a permanently disabled " "Pin DATA_BUS\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[23\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[22\] a permanently disabled " "Pin DATA_BUS\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[22\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[21\] a permanently disabled " "Pin DATA_BUS\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[21\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[20\] a permanently disabled " "Pin DATA_BUS\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[20\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[19\] a permanently disabled " "Pin DATA_BUS\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[19\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[18\] a permanently disabled " "Pin DATA_BUS\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[18\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[17\] a permanently disabled " "Pin DATA_BUS\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[17\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[16\] a permanently disabled " "Pin DATA_BUS\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[16\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[15\] a permanently disabled " "Pin DATA_BUS\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[15\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[14\] a permanently disabled " "Pin DATA_BUS\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[14\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[13\] a permanently disabled " "Pin DATA_BUS\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[13\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[12\] a permanently disabled " "Pin DATA_BUS\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[12\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[11\] a permanently disabled " "Pin DATA_BUS\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[11\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[10\] a permanently disabled " "Pin DATA_BUS\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[10\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[9\] a permanently disabled " "Pin DATA_BUS\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[9\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[8\] a permanently disabled " "Pin DATA_BUS\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[8\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[7\] a permanently disabled " "Pin DATA_BUS\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[6\] a permanently disabled " "Pin DATA_BUS\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[5\] a permanently disabled " "Pin DATA_BUS\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[4\] a permanently disabled " "Pin DATA_BUS\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[3\] a permanently disabled " "Pin DATA_BUS\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[2\] a permanently disabled " "Pin DATA_BUS\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[1\] a permanently disabled " "Pin DATA_BUS\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[0\] a permanently disabled " "Pin DATA_BUS\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1455212137365 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1455212137365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/output_files/Hardsploit_TEMPLATE.fit.smsg " "Generated suppressed messages file Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/output_files/Hardsploit_TEMPLATE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1455212137599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455212138379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 18:35:38 2016 " "Processing ended: Thu Feb 11 18:35:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455212138379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455212138379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455212138379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1455212138379 ""}
