-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity loadPCL_pcl_V_0_rom is 
    generic(
             DWIDTH     : integer := 8; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 96
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of loadPCL_pcl_V_0_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111111", 1 => "00001010", 2 => "00011101", 3 => "11111001", 
    4 => "00010111", 5 => "00110010", 6 => "00000101", 7 => "01100001", 
    8 => "00100110", 9 => "11111101", 10 => "11010010", 11 => "00101100", 
    12 => "00110110", 13 => "00001100", 14 => "00100011", 15 => "00110010", 
    16 => "11101011", 17 => "00100111", 18 => "11110001", 19 => "11110101", 
    20 => "00110001", 21 => "00011000", 22 => "11001100", 23 => "00101110", 
    24 => "00010001", 25 => "01011011", 26 => "00101011", 27 => "00000000", 
    28 => "01000010", 29 => "00110100", 30 => "00000001", 31 => "10011100", 
    32 => "11101011", 33 => "00011000", 34 => "11100001", 35 => "00000000", 
    36 => "11101101", 37 => "00100010", 38 => "00100000", 39 => "00010111", 
    40 => "01101101", 41 => "00101001", 42 => "00000101", 43 => "10001110", 
    44 => "11011111", 45 => "00010101", 46 => "11010111", 47 => "00000010", 
    48 => "00110010", 49 => "11011110", 50 => "00010010", 51 => "00110101", 
    52 => "11100001", 53 => "00100010", 54 => "00001110", 55 => "11100100", 
    56 => "00110110", 57 => "00101000", 58 => "11111111", 59 => "00100000", 
    60 => "11110111", 61 => "11010011", 62 => "00011100", 63 => "00011001", 
    64 => "01000000", 65 => "00011101", 66 => "11111000", 67 => "00011110", 
    68 => "00100001", 69 => "00110000", 70 => "00010111", 71 => "00101001", 
    72 => "00110000", 73 => "11011000", 74 => "00011100", 75 => "00000101", 
    76 => "11011011", 77 => "00110100", 78 => "00011000", 79 => "10111010", 
    80 => "11110110", 81 => "11111100", 82 => "11001010", 83 => "00000100", 
    84 => "11111010", 85 => "11101001", 86 => "00110001", 87 => "00111001", 
    88 => "11111001", 89 => "00011000", 90 => "00010011", 91 => "11100000", 
    92 => "00011000", 93 => "00011111", 94 => "10010001", 95 => "11011011" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity loadPCL_pcl_V_0 is
    generic (
        DataWidth : INTEGER := 8;
        AddressRange : INTEGER := 96;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of loadPCL_pcl_V_0 is
    component loadPCL_pcl_V_0_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    loadPCL_pcl_V_0_rom_U :  component loadPCL_pcl_V_0_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


