#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-36-gea26587b5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x6167160d38d0 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -11;
P_0x6167160aeda0 .param/l "NUM_TESTS" 0 2 28, +C4<00000000000000000000000000001000>;
P_0x6167160aede0 .param/l "c_BIT_PERIOD" 0 2 10, +C4<0000000000000000000000000000000000000000000000011001011100001000>;
P_0x6167160aee20 .param/l "c_CLKS_PER_BIT" 0 2 9, +C4<00000000000000000000010000010010>;
P_0x6167160aee60 .param/l "c_CLOCK_PERIOD_NS" 0 2 8, +C4<00000000000000000000000001100100>;
v0x616716124080_0 .var "expected_byte", 7 0;
v0x616716124180_0 .var/i "fail_count", 31 0;
v0x616716124260_0 .var/i "i", 31 0;
v0x616716124320_0 .var/i "pass_count", 31 0;
v0x616716124400_0 .var "r_clock", 0 0;
v0x616716124540_0 .var "r_rx_serial", 0 0;
v0x6167161245e0_0 .var "r_tx_byte", 7 0;
v0x616716124680_0 .var "r_tx_dv", 0 0;
v0x616716124750 .array "test_bytes", 0 7, 7 0;
v0x616716124880_0 .var/i "test_count", 31 0;
v0x616716124940_0 .net "w_rx_byte", 7 0, L_0x6167160ff1f0;  1 drivers
v0x616716124a30_0 .net "w_rx_dv", 0 0, L_0x6167160fe8a0;  1 drivers
v0x616716124b00_0 .net "w_tx_done", 0 0, L_0x6167160fe480;  1 drivers
v0x616716124bd0_0 .net "w_tx_serial", 0 0, v0x616716122f50_0;  1 drivers
E_0x6167160c91e0 .event anyedge, v0x616716122e40_0;
S_0x6167160d3b50 .scope module, "UART_RX_INST" "uart_rx" 2 48, 3 1 0, S_0x6167160d38d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rx_serial";
    .port_info 2 /OUTPUT 1 "o_rx_dv";
    .port_info 3 /OUTPUT 8 "o_rx_byte";
P_0x616716080d40 .param/l "CLKS_PER_BIT" 0 3 2, +C4<00000000000000000000010000010010>;
P_0x616716080d80 .param/l "s_CLEANUP" 1 3 15, C4<100>;
P_0x616716080dc0 .param/l "s_IDLE" 1 3 11, C4<000>;
P_0x616716080e00 .param/l "s_RX_DATA" 1 3 13, C4<010>;
P_0x616716080e40 .param/l "s_RX_START" 1 3 12, C4<001>;
P_0x616716080e80 .param/l "s_RX_STOP" 1 3 14, C4<011>;
L_0x6167160fe8a0 .functor BUFZ 1, v0x6167161221e0_0, C4<0>, C4<0>, C4<0>;
L_0x6167160ff1f0 .functor BUFZ 8, v0x6167160ee2b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6167160fcf80_0 .net "i_clk", 0 0, v0x616716124400_0;  1 drivers
v0x616716101230_0 .net "i_rx_serial", 0 0, v0x616716124540_0;  1 drivers
v0x6167160fe100_0 .net "o_rx_byte", 7 0, L_0x6167160ff1f0;  alias, 1 drivers
v0x6167160fe590_0 .net "o_rx_dv", 0 0, L_0x6167160fe8a0;  alias, 1 drivers
v0x6167160fe9f0_0 .var "r_bit_count", 3 0;
v0x6167160ff340_0 .var "r_clk_count", 11 0;
v0x6167160ee2b0_0 .var "r_rx_byte", 7 0;
v0x616716122060_0 .var "r_rx_data", 0 0;
v0x616716122120_0 .var "r_rx_data_r", 0 0;
v0x6167161221e0_0 .var "r_rx_dv", 0 0;
v0x6167161222a0_0 .var "r_sm_main", 2 0;
E_0x6167160c8e40 .event posedge, v0x6167160fcf80_0;
S_0x616716122400 .scope module, "UART_TX_INST" "uart_tx" 2 38, 4 1 0, S_0x6167160d38d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_tx_dv";
    .port_info 2 /INPUT 8 "i_tx_byte";
    .port_info 3 /OUTPUT 1 "o_tx_active";
    .port_info 4 /OUTPUT 1 "o_tx_serial";
    .port_info 5 /OUTPUT 1 "o_tx_done";
P_0x6167161225b0 .param/l "CLKS_PER_BIT" 0 4 2, +C4<00000000000000000000010000010010>;
P_0x6167161225f0 .param/l "s_CLEANUP" 1 4 17, C4<100>;
P_0x616716122630 .param/l "s_IDLE" 1 4 13, C4<000>;
P_0x616716122670 .param/l "s_TX_DATA" 1 4 15, C4<010>;
P_0x6167161226b0 .param/l "s_TX_START" 1 4 14, C4<001>;
P_0x6167161226f0 .param/l "s_TX_STOP" 1 4 16, C4<011>;
L_0x6167160fdfb0 .functor BUFZ 1, v0x6167161232b0_0, C4<0>, C4<0>, C4<0>;
L_0x6167160fe480 .functor BUFZ 1, v0x616716123450_0, C4<0>, C4<0>, C4<0>;
v0x616716122b20_0 .net "i_clk", 0 0, v0x616716124400_0;  alias, 1 drivers
v0x616716122bf0_0 .net "i_tx_byte", 7 0, v0x6167161245e0_0;  1 drivers
v0x616716122cb0_0 .net "i_tx_dv", 0 0, v0x616716124680_0;  1 drivers
v0x616716122d80_0 .net "o_tx_active", 0 0, L_0x6167160fdfb0;  1 drivers
v0x616716122e40_0 .net "o_tx_done", 0 0, L_0x6167160fe480;  alias, 1 drivers
v0x616716122f50_0 .var "o_tx_serial", 0 0;
v0x616716123010_0 .var "r_bit_count", 3 0;
v0x6167161230f0_0 .var "r_clk_count", 11 0;
v0x6167161231d0_0 .var "r_sm_main", 2 0;
v0x6167161232b0_0 .var "r_tx_active", 0 0;
v0x616716123370_0 .var "r_tx_data", 7 0;
v0x616716123450_0 .var "r_tx_done", 0 0;
S_0x6167161235d0 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 57, 2 57 0, S_0x6167160d38d0;
 .timescale -9 -11;
v0x616716123760_0 .var "i_data", 7 0;
v0x616716123840_0 .var/i "ii", 31 0;
TD_uart_tb.UART_WRITE_BYTE ;
    %vpi_call 2 61 "$display", "Sending byte 0x%02h to RX", v0x616716123760_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616716124540_0, 0;
    %delay 10420000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716123840_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x616716123840_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_0.1, 5;
    %load/vec4 v0x616716123760_0;
    %load/vec4 v0x616716123840_0;
    %part/s 1;
    %assign/vec4 v0x616716124540_0, 0;
    %delay 10420000, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v0x616716123840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716123840_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716124540_0, 0;
    %delay 10420000, 0;
    %end;
S_0x616716123920 .scope task, "WAIT_FOR_TX" "WAIT_FOR_TX" 2 80, 2 80 0, S_0x6167160d38d0;
 .timescale -9 -11;
v0x616716123b40_0 .var/i "bit_count", 31 0;
v0x616716123c40_0 .var "captured_byte", 7 0;
v0x616716123d20_0 .var "expected", 7 0;
E_0x6167160c8a10 .event anyedge, v0x616716122f50_0;
TD_uart_tb.WAIT_FOR_TX ;
    %vpi_call 2 85 "$display", "Waiting for TX to transmit 0x%02h", v0x616716123d20_0 {0 0 0};
T_1.3 ;
    %load/vec4 v0x616716124bd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.4, 6;
    %wait E_0x6167160c8a10;
    %jmp T_1.3;
T_1.4 ;
    %delay 5210000, 0;
    %load/vec4 v0x616716124bd0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.5, 6;
    %vpi_call 2 92 "$display", "ERROR: Start bit not detected correctly" {0 0 0};
    %load/vec4 v0x616716124180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124180_0, 0, 32;
    %disable S_0x616716123920;
T_1.5 ;
    %delay 10420000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x616716123c40_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716123b40_0, 0, 32;
T_1.7 ; Top of for-loop
    %load/vec4 v0x616716123b40_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_1.8, 5;
    %load/vec4 v0x616716124bd0_0;
    %ix/getv/s 4, v0x616716123b40_0;
    %store/vec4 v0x616716123c40_0, 4, 1;
    %delay 10420000, 0;
T_1.9 ; for-loop step statement
    %load/vec4 v0x616716123b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716123b40_0, 0, 32;
    %jmp T_1.7;
T_1.8 ; for-loop exit label
    %load/vec4 v0x616716124bd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 108 "$display", "ERROR: Stop bit not detected correctly" {0 0 0};
    %load/vec4 v0x616716124180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124180_0, 0, 32;
    %disable S_0x616716123920;
T_1.10 ;
    %load/vec4 v0x616716124880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124880_0, 0, 32;
    %load/vec4 v0x616716123c40_0;
    %load/vec4 v0x616716123d20_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %vpi_call 2 116 "$display", "PASS: TX correctly transmitted 0x%02h", v0x616716123c40_0 {0 0 0};
    %load/vec4 v0x616716124320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124320_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 119 "$display", "FAIL: TX transmitted 0x%02h, expected 0x%02h", v0x616716123c40_0, v0x616716123d20_0 {0 0 0};
    %load/vec4 v0x616716124180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124180_0, 0, 32;
T_1.13 ;
    %end;
S_0x616716123e10 .scope fork, "loopback_test" "loopback_test" 2 204, 2 204 0, S_0x6167160d38d0;
 .timescale -9 -11;
E_0x6167160a4780 .event anyedge, v0x6167160fe590_0;
    .scope S_0x616716122400;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6167161231d0_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6167161230f0_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616716123010_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x616716123370_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616716123450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6167161232b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x616716122400;
T_3 ;
    %wait E_0x6167160c8e40;
    %load/vec4 v0x6167161231d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616716123450_0, 0;
    %load/vec4 v0x616716122cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x616716122bf0_0;
    %assign/vec4 v0x616716123370_0, 0;
    %vpi_call 4 55 "$display", "i_tx_byte = %8b", v0x616716122bf0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x616716123010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6167161232b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616716122f50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
    %vpi_call 4 62 "$display", "EXITING IDLE STATE" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x616716123370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x616716123010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6167161232b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716122f50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x6167161230f0_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
    %vpi_call 4 81 "$display", "EXITING START BIT STATE" {0 0 0};
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x6167161230f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616716122f50_0, 0;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6167161232b0_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x616716123010_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x616716123010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616716122f50_0, 0;
    %vpi_call 4 103 "$display", "Exiting DATA TRANSFER STATE" {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x6167161230f0_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x616716123010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x616716123010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x6167161230f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %load/vec4 v0x616716123370_0;
    %load/vec4 v0x616716123010_0;
    %part/u 1;
    %assign/vec4 v0x616716122f50_0, 0;
T_3.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
T_3.11 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x6167161230f0_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
    %vpi_call 4 126 "$display", "exiting STOP BIT STATE" {0 0 0};
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x6167161230f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716122f50_0, 0;
T_3.15 ;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 4 135 "$display", "CLEANUP STATE" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167161230f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6167161231d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716122f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716123450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6167161232b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x616716123370_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6167160d3b50;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6167161222a0_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6167160ff340_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6167160fe9f0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6167160ee2b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6167161221e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616716122120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616716122060_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x6167160d3b50;
T_5 ;
    %wait E_0x6167160c8e40;
    %load/vec4 v0x616716101230_0;
    %assign/vec4 v0x616716122120_0, 0;
    %load/vec4 v0x616716122120_0;
    %assign/vec4 v0x616716122060_0, 0;
    %load/vec4 v0x6167161222a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x616716122060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 3 55 "$display", "State : Idle, start bit detected" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
T_5.7 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6167160fe9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6167160ee2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6167161221e0_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x6167160ff340_0;
    %cvt/rv;
    %pushi/real 1090519040, 4075; load=520.000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x6167160ff340_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6167160fe9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6167160ee2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6167161221e0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x6167160fe9f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6167160fe9f0_0, 0;
    %vpi_call 3 87 "$display", "State : Data, all bits received, going to Stop" {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x6167160ff340_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %load/vec4 v0x616716122060_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x6167160fe9f0_0;
    %assign/vec4/off/d v0x6167160ee2b0_0, 4, 5;
    %load/vec4 v0x6167160fe9f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6167160fe9f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %vpi_call 3 96 "$display", "State : Data, 1 bit received" {0 0 0};
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x6167160ff340_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x6167160ff340_0;
    %pad/u 32;
    %cmpi/e 1041, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x616716122060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %vpi_call 3 111 "$display", "State : STOP, valid stop bit, going to Cleanup." {0 0 0};
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %vpi_call 3 116 "$display", "State : Stop , invalid stop bit, going to Idle." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6167160ee2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6167160fe9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6167161221e0_0, 0;
T_5.17 ;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x6167160ff340_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
T_5.15 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x6167160ff340_0;
    %pad/u 32;
    %cmpi/e 520, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6167161221e0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x6167160ff340_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6167160ff340_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6167161222a0_0, 0;
T_5.19 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6167160d38d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616716124400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616716124680_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6167161245e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616716124540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716124880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716124320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716124180_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x6167160d38d0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x616716124400_0;
    %nor/r;
    %assign/vec4 v0x616716124400_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x6167160d38d0;
T_8 ;
    %vpi_call 2 127 "$display", "Starting UART Tests..." {0 0 0};
    %vpi_call 2 128 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 129 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6167160d38d0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 195, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616716124750, 4, 0;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %subi 1, 0, 32;
    %wait E_0x6167160c8e40;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call 2 145 "$display", "\012=== Testing UART Transmitter ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716124260_0, 0, 32;
T_8.2 ; Top of for-loop
    %load/vec4 v0x616716124260_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_8.3, 5;
    %fork t_1, S_0x6167160d38d0;
    %fork t_2, S_0x6167160d38d0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %wait E_0x6167160c8e40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716124680_0, 0;
    %ix/getv/s 4, v0x616716124260_0;
    %load/vec4a v0x616716124750, 4;
    %assign/vec4 v0x6167161245e0_0, 0;
    %wait E_0x6167160c8e40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616716124680_0, 0;
    %end;
t_2 ;
    %ix/getv/s 4, v0x616716124260_0;
    %load/vec4a v0x616716124750, 4;
    %store/vec4 v0x616716123d20_0, 0, 8;
    %fork TD_uart_tb.WAIT_FOR_TX, S_0x616716123920;
    %join;
    %end;
    .scope S_0x6167160d38d0;
t_0 ;
T_8.5 ;
    %load/vec4 v0x616716124b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.6, 6;
    %wait E_0x6167160c91e0;
    %jmp T_8.5;
T_8.6 ;
T_8.7 ;
    %load/vec4 v0x616716124b00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.8, 6;
    %wait E_0x6167160c91e0;
    %jmp T_8.7;
T_8.8 ;
T_8.4 ; for-loop step statement
    %load/vec4 v0x616716124260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124260_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %vpi_call 2 170 "$display", "\012=== Testing UART Receiver ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716124260_0, 0, 32;
T_8.9 ; Top of for-loop
    %load/vec4 v0x616716124260_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_8.10, 5;
    %fork t_4, S_0x6167160d38d0;
    %fork t_5, S_0x6167160d38d0;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %ix/getv/s 4, v0x616716124260_0;
    %load/vec4a v0x616716124750, 4;
    %store/vec4 v0x616716123760_0, 0, 8;
    %fork TD_uart_tb.UART_WRITE_BYTE, S_0x6167161235d0;
    %join;
    %end;
t_5 ;
    %ix/getv/s 4, v0x616716124260_0;
    %load/vec4a v0x616716124750, 4;
    %store/vec4 v0x616716124080_0, 0, 8;
T_8.12 ;
    %load/vec4 v0x616716124a30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.13, 6;
    %wait E_0x6167160a4780;
    %jmp T_8.12;
T_8.13 ;
    %wait E_0x6167160c8e40;
    %load/vec4 v0x616716124880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124880_0, 0, 32;
    %load/vec4 v0x616716124940_0;
    %load/vec4 v0x616716124080_0;
    %cmp/e;
    %jmp/0xz  T_8.14, 4;
    %vpi_call 2 185 "$display", "PASS: RX correctly received 0x%02h", v0x616716124940_0 {0 0 0};
    %load/vec4 v0x616716124320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124320_0, 0, 32;
    %jmp T_8.15;
T_8.14 ;
    %vpi_call 2 188 "$display", "FAIL: RX received 0x%02h, expected 0x%02h", v0x616716124940_0, v0x616716124080_0 {0 0 0};
    %load/vec4 v0x616716124180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124180_0, 0, 32;
T_8.15 ;
    %end;
    .scope S_0x6167160d38d0;
t_3 ;
T_8.16 ;
    %load/vec4 v0x616716124a30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.17, 6;
    %wait E_0x6167160a4780;
    %jmp T_8.16;
T_8.17 ;
    %pushi/vec4 100, 0, 32;
T_8.18 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.19, 5;
    %jmp/1 T_8.19, 4;
    %subi 1, 0, 32;
    %wait E_0x6167160c8e40;
    %jmp T_8.18;
T_8.19 ;
    %pop/vec4 1;
T_8.11 ; for-loop step statement
    %load/vec4 v0x616716124260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124260_0, 0, 32;
    %jmp T_8.9;
T_8.10 ; for-loop exit label
    %vpi_call 2 200 "$display", "\012=== Testing UART Loopback ===" {0 0 0};
    %vpi_call 2 202 "$display", "\012=== Testing UART Loopback ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616716124260_0, 0, 32;
T_8.20 ; Top of for-loop
    %load/vec4 v0x616716124260_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_8.21, 5;
    %fork t_7, S_0x616716123e10;
    %fork t_8, S_0x616716123e10;
    %fork t_9, S_0x616716123e10;
    %join;
    %join;
    %join;
    %jmp t_6;
    .scope S_0x616716123e10;
t_7 ;
    %wait E_0x6167160c8e40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716124680_0, 0;
    %ix/getv/s 4, v0x616716124260_0;
    %load/vec4a v0x616716124750, 4;
    %assign/vec4 v0x6167161245e0_0, 0;
    %wait E_0x6167160c8e40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616716124680_0, 0;
    %end;
t_8 ;
    %pushi/vec4 20000, 0, 32;
T_8.23 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.24, 5;
    %jmp/1 T_8.24, 4;
    %subi 1, 0, 32;
    %wait E_0x6167160c8e40;
    %load/vec4 v0x616716124bd0_0;
    %assign/vec4 v0x616716124540_0, 0;
    %jmp T_8.23;
T_8.24 ;
    %pop/vec4 1;
    %end;
t_9 ;
    %ix/getv/s 4, v0x616716124260_0;
    %load/vec4a v0x616716124750, 4;
    %store/vec4 v0x616716124080_0, 0, 8;
T_8.25 ;
    %load/vec4 v0x616716124a30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.26, 6;
    %wait E_0x6167160a4780;
    %jmp T_8.25;
T_8.26 ;
    %wait E_0x6167160c8e40;
    %load/vec4 v0x616716124880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124880_0, 0, 32;
    %load/vec4 v0x616716124940_0;
    %load/vec4 v0x616716124080_0;
    %cmp/e;
    %jmp/0xz  T_8.27, 4;
    %vpi_call 2 228 "$display", "PASS: Loopback test 0x%02h", v0x616716124940_0 {0 0 0};
    %load/vec4 v0x616716124320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124320_0, 0, 32;
    %jmp T_8.28;
T_8.27 ;
    %vpi_call 2 231 "$display", "FAIL: Loopback test got 0x%02h, expected 0x%02h", v0x616716124940_0, v0x616716124080_0 {0 0 0};
    %load/vec4 v0x616716124180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124180_0, 0, 32;
T_8.28 ;
    %disable S_0x616716123e10;
    %end;
    .scope S_0x6167160d38d0;
t_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x616716124540_0, 0;
T_8.29 ;
    %load/vec4 v0x616716124a30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.30, 6;
    %wait E_0x6167160a4780;
    %jmp T_8.29;
T_8.30 ;
    %pushi/vec4 200, 0, 32;
T_8.31 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.32, 5;
    %jmp/1 T_8.32, 4;
    %subi 1, 0, 32;
    %wait E_0x6167160c8e40;
    %jmp T_8.31;
T_8.32 ;
    %pop/vec4 1;
T_8.22 ; for-loop step statement
    %load/vec4 v0x616716124260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616716124260_0, 0, 32;
    %jmp T_8.20;
T_8.21 ; for-loop exit label
    %vpi_call 2 247 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call 2 248 "$display", "Total Tests: %0d", v0x616716124880_0 {0 0 0};
    %vpi_call 2 249 "$display", "Passed: %0d", v0x616716124320_0 {0 0 0};
    %vpi_call 2 250 "$display", "Failed: %0d", v0x616716124180_0 {0 0 0};
    %load/vec4 v0x616716124180_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.33, 4;
    %vpi_call 2 253 "$display", "*** ALL TESTS PASSED! ***" {0 0 0};
    %jmp T_8.34;
T_8.33 ;
    %vpi_call 2 255 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
    %vpi_call 2 256 "$display", "Implement the UART TX and RX logic to make tests pass" {0 0 0};
T_8.34 ;
    %vpi_call 2 259 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x6167160d38d0;
T_9 ;
    %delay 705032704, 1;
    %vpi_call 2 265 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call 2 266 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart_rx.v";
    "uart_tx.v";
