

================================================================
== Vivado HLS Report for 'Accelerator_DCT'
================================================================
* Date:           Thu Oct 29 22:12:25 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  513|  513|  514|  514| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                      |                            |  Latency  |  Interval | Pipeline|
        |               Instance               |           Module           | min | max | min | max |   Type  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_Accelerator_DCT_Block_proc_fu_63  |Accelerator_DCT_Block_proc  |  513|  513|  513|  513|   none  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|     40|    7472|   8534|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|     40|    7474|   8534|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     18|       7|     16|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+------+------+
    |            Instance           |           Module           | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+----------------------------+---------+-------+------+------+
    |Accelerator_DCT_Block_proc_U0  |Accelerator_DCT_Block_proc  |       10|     40|  7472|  8534|
    +-------------------------------+----------------------------+---------+-------+------+------+
    |Total                          |                            |       10|     40|  7472|  8534|
    +-------------------------------+----------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS                                          |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_DCT_Block_proc_U0  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  2|   0|    2|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|X_dout             |  in |   32|   ap_fifo  |        X        |    pointer   |
|X_empty_n          |  in |    1|   ap_fifo  |        X        |    pointer   |
|X_read             | out |    1|   ap_fifo  |        X        |    pointer   |
|function_r         |  in |    8|   ap_none  |    function_r   |    scalar    |
|function_r_ap_vld  |  in |    1|   ap_none  |    function_r   |    scalar    |
|function_r_ap_ack  | out |    1|   ap_none  |    function_r   |    scalar    |
|Y_address0         | out |    6|  ap_memory |        Y        |     array    |
|Y_ce0              | out |    1|  ap_memory |        Y        |     array    |
|Y_d0               | out |   32|  ap_memory |        Y        |     array    |
|Y_q0               |  in |   32|  ap_memory |        Y        |     array    |
|Y_we0              | out |    1|  ap_memory |        Y        |     array    |
|Y_address1         | out |    6|  ap_memory |        Y        |     array    |
|Y_ce1              | out |    1|  ap_memory |        Y        |     array    |
|Y_d1               | out |   32|  ap_memory |        Y        |     array    |
|Y_q1               |  in |   32|  ap_memory |        Y        |     array    |
|Y_we1              | out |    1|  ap_memory |        Y        |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs | Accelerator_DCT | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Accelerator_DCT | return value |
|ap_done            | out |    1| ap_ctrl_hs | Accelerator_DCT | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Accelerator_DCT | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Accelerator_DCT | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Accelerator_DCT | return value |
+-------------------+-----+-----+------------+-----------------+--------------+

