#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdb247bc0 .scope module, "SUB" "SUB" 2 131;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
o0x7f0c07550018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdb290090_0 .net "DATA1", 7 0, o0x7f0c07550018;  0 drivers
o0x7f0c07550048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdb2ab420_0 .net "DATA2", 7 0, o0x7f0c07550048;  0 drivers
v0x7fffdb2ab500_0 .net "RESULT", 7 0, L_0x7fffdb2b3440;  1 drivers
L_0x7fffdb2b3440 .delay 8 (1,1,1) L_0x7fffdb2b3440/d;
L_0x7fffdb2b3440/d .arith/sub 8, o0x7f0c07550018, o0x7f0c07550048;
S_0x7fffdb280a50 .scope module, "cpu_tb" "cpu_tb" 3 8;
 .timescale 0 0;
v0x7fffdb2b2130_0 .var "CLK", 0 0;
v0x7fffdb2b2240_0 .net "INSTRUCTION", 31 0, L_0x7fffdb2c42d0;  1 drivers
v0x7fffdb2b2350_0 .net "PC", 31 0, v0x7fffdb2b1140_0;  1 drivers
v0x7fffdb2b2440_0 .var "RESET", 0 0;
v0x7fffdb2b2530_0 .net *"_s0", 7 0, L_0x7fffdb2b36b0;  1 drivers
v0x7fffdb2b2660_0 .net *"_s10", 7 0, L_0x7fffdb2c3a70;  1 drivers
v0x7fffdb2b2740_0 .net *"_s12", 32 0, L_0x7fffdb2c3b40;  1 drivers
L_0x7f0c075000a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b2820_0 .net *"_s15", 0 0, L_0x7f0c075000a8;  1 drivers
L_0x7f0c075000f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b2900_0 .net/2u *"_s16", 32 0, L_0x7f0c075000f0;  1 drivers
v0x7fffdb2b29e0_0 .net *"_s18", 32 0, L_0x7fffdb2c3c40;  1 drivers
v0x7fffdb2b2ac0_0 .net *"_s2", 32 0, L_0x7fffdb2b3750;  1 drivers
v0x7fffdb2b2ba0_0 .net *"_s20", 7 0, L_0x7fffdb2c3e10;  1 drivers
v0x7fffdb2b2c80_0 .net *"_s22", 32 0, L_0x7fffdb2c3eb0;  1 drivers
L_0x7f0c07500138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b2d60_0 .net *"_s25", 0 0, L_0x7f0c07500138;  1 drivers
L_0x7f0c07500180 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b2e40_0 .net/2u *"_s26", 32 0, L_0x7f0c07500180;  1 drivers
v0x7fffdb2b2f20_0 .net *"_s28", 32 0, L_0x7fffdb2c4040;  1 drivers
v0x7fffdb2b3000_0 .net *"_s30", 7 0, L_0x7fffdb2c41d0;  1 drivers
L_0x7f0c07500018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b30e0_0 .net *"_s5", 0 0, L_0x7f0c07500018;  1 drivers
L_0x7f0c07500060 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b31c0_0 .net/2u *"_s6", 32 0, L_0x7f0c07500060;  1 drivers
v0x7fffdb2b32a0_0 .net *"_s8", 32 0, L_0x7fffdb2c38e0;  1 drivers
v0x7fffdb2b3380 .array "instr_mem", 1023 0, 7 0;
L_0x7fffdb2b36b0 .array/port v0x7fffdb2b3380, L_0x7fffdb2c38e0;
L_0x7fffdb2b3750 .concat [ 32 1 0 0], v0x7fffdb2b1140_0, L_0x7f0c07500018;
L_0x7fffdb2c38e0 .arith/sum 33, L_0x7fffdb2b3750, L_0x7f0c07500060;
L_0x7fffdb2c3a70 .array/port v0x7fffdb2b3380, L_0x7fffdb2c3c40;
L_0x7fffdb2c3b40 .concat [ 32 1 0 0], v0x7fffdb2b1140_0, L_0x7f0c075000a8;
L_0x7fffdb2c3c40 .arith/sum 33, L_0x7fffdb2c3b40, L_0x7f0c075000f0;
L_0x7fffdb2c3e10 .array/port v0x7fffdb2b3380, L_0x7fffdb2c4040;
L_0x7fffdb2c3eb0 .concat [ 32 1 0 0], v0x7fffdb2b1140_0, L_0x7f0c07500138;
L_0x7fffdb2c4040 .arith/sum 33, L_0x7fffdb2c3eb0, L_0x7f0c07500180;
L_0x7fffdb2c41d0 .array/port v0x7fffdb2b3380, v0x7fffdb2b1140_0;
L_0x7fffdb2c42d0 .delay 32 (2,2,2) L_0x7fffdb2c42d0/d;
L_0x7fffdb2c42d0/d .concat [ 8 8 8 8], L_0x7fffdb2c41d0, L_0x7fffdb2c3e10, L_0x7fffdb2c3a70, L_0x7fffdb2b36b0;
S_0x7fffdb2ab640 .scope module, "mycpu" "cpu" 3 50, 4 4 0, S_0x7fffdb280a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x7fffdb2c6040 .functor AND 1, v0x7fffdb2ad330_0, v0x7fffdb2ae0f0_0, C4<1>, C4<1>;
v0x7fffdb2b0560_0 .net "ALUOP", 2 0, v0x7fffdb2ae000_0;  1 drivers
v0x7fffdb2b0640_0 .net "ALU_RESULT", 7 0, v0x7fffdb2ad190_0;  1 drivers
v0x7fffdb2b0750_0 .net "BRANCH_FALG", 0 0, v0x7fffdb2ae0f0_0;  1 drivers
v0x7fffdb2b07f0_0 .net "CLK", 0 0, v0x7fffdb2b2130_0;  1 drivers
v0x7fffdb2b08c0_0 .net "COMPLEMENTED_OUT", 7 0, L_0x7fffdb2c5fa0;  1 drivers
v0x7fffdb2b09b0_0 .net "COMPLEMENT_FLAG", 0 0, v0x7fffdb2ae190_0;  1 drivers
v0x7fffdb2b0a80_0 .var "COMPLEMENT_MUX_OUT", 7 0;
v0x7fffdb2b0b20_0 .net "IMMEDIATE", 7 0, L_0x7fffdb2c4b20;  1 drivers
v0x7fffdb2b0bc0_0 .net "IMMEDIATE_FALG", 0 0, v0x7fffdb2ae260_0;  1 drivers
v0x7fffdb2b0c90_0 .var "IMMEDIATE_MUX_OUT", 7 0;
v0x7fffdb2b0d30_0 .net "INSTRUCTION", 31 0, L_0x7fffdb2c42d0;  alias, 1 drivers
v0x7fffdb2b0e20_0 .net "JUMP_FALG", 0 0, v0x7fffdb2ae450_0;  1 drivers
v0x7fffdb2b0ef0_0 .net "JUMP_IMMEDIATE_FINAL", 31 0, L_0x7fffdb2c6750;  1 drivers
v0x7fffdb2b0fc0_0 .net "JUMP_IMMEDIATE_RAW", 7 0, L_0x7fffdb2c4bc0;  1 drivers
v0x7fffdb2b1060_0 .var "MUX_3_OUT", 31 0;
v0x7fffdb2b1140_0 .var "PC", 31 0;
v0x7fffdb2b1230_0 .var "PC_NEXT", 31 0;
v0x7fffdb2b12f0_0 .net "PC_NEXT_JUMP", 31 0, L_0x7fffdb2c4ff0;  1 drivers
v0x7fffdb2b13e0_0 .net "PC_PLUS4", 31 0, L_0x7fffdb2c4d50;  1 drivers
v0x7fffdb2b1480_0 .net "READREG1", 2 0, L_0x7fffdb2c47c0;  1 drivers
v0x7fffdb2b1540_0 .net "READREG2", 2 0, L_0x7fffdb2c49a0;  1 drivers
v0x7fffdb2b1610_0 .net "REGOUT1", 7 0, L_0x7fffdb2b34e0;  1 drivers
v0x7fffdb2b16b0_0 .net "REGOUT2", 7 0, L_0x7fffdb2c56c0;  1 drivers
v0x7fffdb2b17c0_0 .net "RESET", 0 0, v0x7fffdb2b2440_0;  1 drivers
v0x7fffdb2b1860_0 .net "WRITEENABLE", 0 0, v0x7fffdb2ae510_0;  1 drivers
v0x7fffdb2b1950_0 .net "WRITEREG", 2 0, L_0x7fffdb2c4630;  1 drivers
v0x7fffdb2b19f0_0 .net "ZERO", 0 0, v0x7fffdb2ad330_0;  1 drivers
v0x7fffdb2b1ac0_0 .net "ZERO_AND_BRANCHFLAG", 0 0, L_0x7fffdb2c6040;  1 drivers
v0x7fffdb2b1b60_0 .net *"_s1", 7 0, L_0x7fffdb2c4500;  1 drivers
v0x7fffdb2b1c20_0 .net *"_s19", 0 0, L_0x7fffdb2c6240;  1 drivers
v0x7fffdb2b1d00_0 .net *"_s20", 21 0, L_0x7fffdb2c6330;  1 drivers
L_0x7f0c075002e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b1de0_0 .net/2u *"_s22", 1 0, L_0x7f0c075002e8;  1 drivers
v0x7fffdb2b1ec0_0 .net *"_s5", 7 0, L_0x7fffdb2c4720;  1 drivers
v0x7fffdb2b1fa0_0 .net *"_s9", 7 0, L_0x7fffdb2c4900;  1 drivers
E_0x7fffdb257d50 .event edge, v0x7fffdb2aeb10_0, v0x7fffdb2ae450_0, v0x7fffdb2b1060_0;
E_0x7fffdb2566e0 .event edge, v0x7fffdb2aebf0_0, v0x7fffdb2b1ac0_0, v0x7fffdb2aeb10_0;
E_0x7fffdb256920 .event edge, v0x7fffdb2b0b20_0, v0x7fffdb2ae260_0, v0x7fffdb2b0a80_0;
E_0x7fffdb256b60 .event edge, v0x7fffdb2ae190_0, v0x7fffdb2ad9b0_0, v0x7fffdb2adab0_0;
L_0x7fffdb2c4500 .part L_0x7fffdb2c42d0, 16, 8;
L_0x7fffdb2c4630 .part L_0x7fffdb2c4500, 0, 3;
L_0x7fffdb2c4720 .part L_0x7fffdb2c42d0, 8, 8;
L_0x7fffdb2c47c0 .part L_0x7fffdb2c4720, 0, 3;
L_0x7fffdb2c4900 .part L_0x7fffdb2c42d0, 0, 8;
L_0x7fffdb2c49a0 .part L_0x7fffdb2c4900, 0, 3;
L_0x7fffdb2c4b20 .part L_0x7fffdb2c42d0, 0, 8;
L_0x7fffdb2c4bc0 .part L_0x7fffdb2c42d0, 16, 8;
L_0x7fffdb2c6240 .part L_0x7fffdb2c4bc0, 7, 1;
LS_0x7fffdb2c6330_0_0 .concat [ 1 1 1 1], L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240;
LS_0x7fffdb2c6330_0_4 .concat [ 1 1 1 1], L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240;
LS_0x7fffdb2c6330_0_8 .concat [ 1 1 1 1], L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240;
LS_0x7fffdb2c6330_0_12 .concat [ 1 1 1 1], L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240;
LS_0x7fffdb2c6330_0_16 .concat [ 1 1 1 1], L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240, L_0x7fffdb2c6240;
LS_0x7fffdb2c6330_0_20 .concat [ 1 1 0 0], L_0x7fffdb2c6240, L_0x7fffdb2c6240;
LS_0x7fffdb2c6330_1_0 .concat [ 4 4 4 4], LS_0x7fffdb2c6330_0_0, LS_0x7fffdb2c6330_0_4, LS_0x7fffdb2c6330_0_8, LS_0x7fffdb2c6330_0_12;
LS_0x7fffdb2c6330_1_4 .concat [ 4 2 0 0], LS_0x7fffdb2c6330_0_16, LS_0x7fffdb2c6330_0_20;
L_0x7fffdb2c6330 .concat [ 16 6 0 0], LS_0x7fffdb2c6330_1_0, LS_0x7fffdb2c6330_1_4;
L_0x7fffdb2c6750 .concat [ 2 8 22 0], L_0x7f0c075002e8, L_0x7fffdb2c4bc0, L_0x7fffdb2c6330;
S_0x7fffdb2ab950 .scope module, "ALU" "alu" 4 51, 2 54 0, S_0x7fffdb2ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x7fffdb2ad010_0 .net "DATA1", 7 0, L_0x7fffdb2b34e0;  alias, 1 drivers
v0x7fffdb2ad0d0_0 .net "DATA2", 7 0, v0x7fffdb2b0c90_0;  1 drivers
v0x7fffdb2ad190_0 .var "RESULT", 7 0;
v0x7fffdb2ad250_0 .net "SELECT", 2 0, v0x7fffdb2ae000_0;  alias, 1 drivers
v0x7fffdb2ad330_0 .var "ZERO", 0 0;
v0x7fffdb2ad3f0_0 .net "add_out", 7 0, L_0x7fffdb2c5930;  1 drivers
v0x7fffdb2ad4b0_0 .net "and_out", 7 0, L_0x7fffdb2c59d0;  1 drivers
v0x7fffdb2ad580_0 .net "forward_out", 7 0, L_0x7fffdb2c57d0;  1 drivers
v0x7fffdb2ad650_0 .net "or_out", 7 0, L_0x7fffdb2c5e40;  1 drivers
E_0x7fffdb290a20/0 .event edge, v0x7fffdb2aced0_0, v0x7fffdb2ac4e0_0, v0x7fffdb2abfd0_0, v0x7fffdb2ac980_0;
E_0x7fffdb290a20/1 .event edge, v0x7fffdb2ad250_0;
E_0x7fffdb290a20 .event/or E_0x7fffdb290a20/0, E_0x7fffdb290a20/1;
E_0x7fffdb290ed0 .event edge, v0x7fffdb2abfd0_0;
S_0x7fffdb2abb90 .scope module, "Add" "ADD" 2 65, 2 101 0, S_0x7fffdb2ab950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffdb2abdf0_0 .net "DATA1", 7 0, L_0x7fffdb2b34e0;  alias, 1 drivers
v0x7fffdb2abef0_0 .net "DATA2", 7 0, v0x7fffdb2b0c90_0;  alias, 1 drivers
v0x7fffdb2abfd0_0 .net "RESULT", 7 0, L_0x7fffdb2c5930;  alias, 1 drivers
L_0x7fffdb2c5930 .delay 8 (2,2,2) L_0x7fffdb2c5930/d;
L_0x7fffdb2c5930/d .arith/sum 8, L_0x7fffdb2b34e0, v0x7fffdb2b0c90_0;
S_0x7fffdb2ac110 .scope module, "And" "AND" 2 66, 2 111 0, S_0x7fffdb2ab950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffdb2c59d0/d .functor AND 8, L_0x7fffdb2b34e0, v0x7fffdb2b0c90_0, C4<11111111>, C4<11111111>;
L_0x7fffdb2c59d0 .delay 8 (1,1,1) L_0x7fffdb2c59d0/d;
v0x7fffdb2ac330_0 .net "DATA1", 7 0, L_0x7fffdb2b34e0;  alias, 1 drivers
v0x7fffdb2ac410_0 .net "DATA2", 7 0, v0x7fffdb2b0c90_0;  alias, 1 drivers
v0x7fffdb2ac4e0_0 .net "RESULT", 7 0, L_0x7fffdb2c59d0;  alias, 1 drivers
S_0x7fffdb2ac630 .scope module, "Forward" "FORWARD" 2 64, 2 92 0, S_0x7fffdb2ab950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fffdb2c57d0/d .functor BUFZ 8, v0x7fffdb2b0c90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdb2c57d0 .delay 8 (1,1,1) L_0x7fffdb2c57d0/d;
v0x7fffdb2ac870_0 .net "DATA2", 7 0, v0x7fffdb2b0c90_0;  alias, 1 drivers
v0x7fffdb2ac980_0 .net "RESULT", 7 0, L_0x7fffdb2c57d0;  alias, 1 drivers
S_0x7fffdb2acac0 .scope module, "Or" "OR" 2 67, 2 121 0, S_0x7fffdb2ab950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffdb2c5e40/d .functor OR 8, L_0x7fffdb2b34e0, v0x7fffdb2b0c90_0, C4<00000000>, C4<00000000>;
L_0x7fffdb2c5e40 .delay 8 (1,1,1) L_0x7fffdb2c5e40/d;
v0x7fffdb2acce0_0 .net "DATA1", 7 0, L_0x7fffdb2b34e0;  alias, 1 drivers
v0x7fffdb2ace10_0 .net "DATA2", 7 0, v0x7fffdb2b0c90_0;  alias, 1 drivers
v0x7fffdb2aced0_0 .net "RESULT", 7 0, L_0x7fffdb2c5e40;  alias, 1 drivers
S_0x7fffdb2ad7d0 .scope module, "complementor" "twosComplement" 4 52, 4 192 0, S_0x7fffdb2ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2"
    .port_info 1 /OUTPUT 8 "COMPLEMENTED_OUT"
v0x7fffdb2ad9b0_0 .net/s "COMPLEMENTED_OUT", 7 0, L_0x7fffdb2c5fa0;  alias, 1 drivers
v0x7fffdb2adab0_0 .net/s "REGOUT2", 7 0, L_0x7fffdb2c56c0;  alias, 1 drivers
L_0x7f0c075002a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2adb90_0 .net *"_s0", 7 0, L_0x7f0c075002a0;  1 drivers
L_0x7fffdb2c5fa0 .delay 8 (1,1,1) L_0x7fffdb2c5fa0/d;
L_0x7fffdb2c5fa0/d .arith/sub 8, L_0x7f0c075002a0, L_0x7fffdb2c56c0;
S_0x7fffdb2adcb0 .scope module, "ctrlUnit" "control_unit" 4 47, 4 102 0, S_0x7fffdb2ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "WRITEENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "COMPLEMENT_FLAG"
    .port_info 4 /OUTPUT 1 "IMMEDIATE_FALG"
    .port_info 5 /OUTPUT 1 "BRANCH_FALG"
    .port_info 6 /OUTPUT 1 "JUMP_FALG"
v0x7fffdb2ae000_0 .var "ALUOP", 2 0;
v0x7fffdb2ae0f0_0 .var "BRANCH_FALG", 0 0;
v0x7fffdb2ae190_0 .var "COMPLEMENT_FLAG", 0 0;
v0x7fffdb2ae260_0 .var "IMMEDIATE_FALG", 0 0;
v0x7fffdb2ae320_0 .net "INSTRUCTION", 31 0, L_0x7fffdb2c42d0;  alias, 1 drivers
v0x7fffdb2ae450_0 .var "JUMP_FALG", 0 0;
v0x7fffdb2ae510_0 .var "WRITEENABLE", 0 0;
v0x7fffdb2ae5d0_0 .net "opcode", 7 0, L_0x7fffdb2c4cb0;  1 drivers
E_0x7fffdb2adfa0 .event edge, v0x7fffdb2ae5d0_0;
L_0x7fffdb2c4cb0 .part L_0x7fffdb2c42d0, 24, 8;
S_0x7fffdb2ae7d0 .scope module, "pcJumpNext" "pc_adder_jump" 4 49, 4 209 0, S_0x7fffdb2ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_PLUS4"
    .port_info 1 /OUTPUT 32 "PC_NEXT_JUMP"
    .port_info 2 /INPUT 32 "JUMP_IMMEDIATE_FINAL"
v0x7fffdb2aea10_0 .net "JUMP_IMMEDIATE_FINAL", 31 0, L_0x7fffdb2c6750;  alias, 1 drivers
v0x7fffdb2aeb10_0 .net "PC_NEXT_JUMP", 31 0, L_0x7fffdb2c4ff0;  alias, 1 drivers
v0x7fffdb2aebf0_0 .net "PC_PLUS4", 31 0, L_0x7fffdb2c4d50;  alias, 1 drivers
L_0x7fffdb2c4ff0 .delay 32 (2,2,2) L_0x7fffdb2c4ff0/d;
L_0x7fffdb2c4ff0/d .arith/sum 32, L_0x7fffdb2c4d50, L_0x7fffdb2c6750;
S_0x7fffdb2aed30 .scope module, "pcNext" "pc_adder" 4 48, 4 201 0, S_0x7fffdb2ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "PC_PLUS4"
v0x7fffdb2aef50_0 .net "PC", 31 0, v0x7fffdb2b1140_0;  alias, 1 drivers
v0x7fffdb2af050_0 .net "PC_PLUS4", 31 0, L_0x7fffdb2c4d50;  alias, 1 drivers
L_0x7f0c075001c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2af110_0 .net/2u *"_s0", 31 0, L_0x7f0c075001c8;  1 drivers
L_0x7fffdb2c4d50 .delay 32 (1,1,1) L_0x7fffdb2c4d50/d;
L_0x7fffdb2c4d50/d .arith/sum 32, v0x7fffdb2b1140_0, L_0x7f0c075001c8;
S_0x7fffdb2af240 .scope module, "regFile" "reg_file" 4 50, 5 95 0, S_0x7fffdb2ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7fffdb2b34e0/d .functor BUFZ 8, L_0x7fffdb2c5180, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdb2b34e0 .delay 8 (2,2,2) L_0x7fffdb2b34e0/d;
L_0x7fffdb2c56c0/d .functor BUFZ 8, L_0x7fffdb2c5450, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdb2c56c0 .delay 8 (2,2,2) L_0x7fffdb2c56c0/d;
v0x7fffdb2af5a0_0 .net "CLK", 0 0, v0x7fffdb2b2130_0;  alias, 1 drivers
v0x7fffdb2af680_0 .net "IN", 7 0, v0x7fffdb2ad190_0;  alias, 1 drivers
v0x7fffdb2af770_0 .net "INADDRESS", 2 0, L_0x7fffdb2c4630;  alias, 1 drivers
v0x7fffdb2af840_0 .net "OUT1", 7 0, L_0x7fffdb2b34e0;  alias, 1 drivers
v0x7fffdb2af900_0 .net "OUT1ADDRESS", 2 0, L_0x7fffdb2c47c0;  alias, 1 drivers
v0x7fffdb2af9e0_0 .net "OUT2", 7 0, L_0x7fffdb2c56c0;  alias, 1 drivers
v0x7fffdb2afaa0_0 .net "OUT2ADDRESS", 2 0, L_0x7fffdb2c49a0;  alias, 1 drivers
v0x7fffdb2afb60 .array "REG_FILE", 0 7, 7 0;
v0x7fffdb2afc20_0 .net "RESET", 0 0, v0x7fffdb2b2440_0;  alias, 1 drivers
v0x7fffdb2afd70_0 .net "WRITE", 0 0, v0x7fffdb2ae510_0;  alias, 1 drivers
v0x7fffdb2afe40_0 .net *"_s0", 7 0, L_0x7fffdb2c5180;  1 drivers
v0x7fffdb2aff00_0 .net *"_s10", 4 0, L_0x7fffdb2c54f0;  1 drivers
L_0x7f0c07500258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2affe0_0 .net *"_s13", 1 0, L_0x7f0c07500258;  1 drivers
v0x7fffdb2b00c0_0 .net *"_s2", 4 0, L_0x7fffdb2c5220;  1 drivers
L_0x7f0c07500210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2b01a0_0 .net *"_s5", 1 0, L_0x7f0c07500210;  1 drivers
v0x7fffdb2b0280_0 .net *"_s8", 7 0, L_0x7fffdb2c5450;  1 drivers
v0x7fffdb2b0360_0 .var/i "i", 31 0;
E_0x7fffdb2af540 .event posedge, v0x7fffdb2af5a0_0;
L_0x7fffdb2c5180 .array/port v0x7fffdb2afb60, L_0x7fffdb2c5220;
L_0x7fffdb2c5220 .concat [ 3 2 0 0], L_0x7fffdb2c47c0, L_0x7f0c07500210;
L_0x7fffdb2c5450 .array/port v0x7fffdb2afb60, L_0x7fffdb2c54f0;
L_0x7fffdb2c54f0 .concat [ 3 2 0 0], L_0x7fffdb2c49a0, L_0x7f0c07500258;
    .scope S_0x7fffdb2adcb0;
T_0 ;
    %wait E_0x7fffdb2adfa0;
    %load/vec4 v0x7fffdb2ae5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae510_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae190_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae260_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2ae0f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2ae450_0, 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffdb2ae000_0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffdb2af240;
T_1 ;
    %wait E_0x7fffdb2af540;
    %load/vec4 v0x7fffdb2afc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2b0360_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffdb2b0360_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffdb2b0360_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2afb60, 0, 4;
    %load/vec4 v0x7fffdb2b0360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffdb2b0360_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffdb2afd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffdb2af680_0;
    %load/vec4 v0x7fffdb2af770_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2afb60, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdb2af240;
T_2 ;
    %vpi_call 5 126 "$display", "\012\011\011\011=================================================" {0 0 0};
    %vpi_call 5 127 "$display", "\011\011\011 Change of Register Content Starting from Time #5" {0 0 0};
    %vpi_call 5 128 "$display", "\011\011\011==================================================\012" {0 0 0};
    %vpi_call 5 129 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011treg7" {0 0 0};
    %vpi_call 5 130 "$display", "\011\011-----------------------------------------------------" {0 0 0};
    %vpi_call 5 131 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7fffdb2afb60, 0>, &A<v0x7fffdb2afb60, 1>, &A<v0x7fffdb2afb60, 2>, &A<v0x7fffdb2afb60, 3>, &A<v0x7fffdb2afb60, 4>, &A<v0x7fffdb2afb60, 5>, &A<v0x7fffdb2afb60, 6>, &A<v0x7fffdb2afb60, 7> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffdb2ab950;
T_3 ;
    %wait E_0x7fffdb290ed0;
    %load/vec4 v0x7fffdb2ad3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb2ad330_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb2ad330_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffdb2ab950;
T_4 ;
    %wait E_0x7fffdb290a20;
    %load/vec4 v0x7fffdb2ad250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v0x7fffdb2ad580_0;
    %store/vec4 v0x7fffdb2ad190_0, 0, 8;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7fffdb2ad580_0;
    %store/vec4 v0x7fffdb2ad190_0, 0, 8;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7fffdb2ad3f0_0;
    %store/vec4 v0x7fffdb2ad190_0, 0, 8;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7fffdb2ad4b0_0;
    %store/vec4 v0x7fffdb2ad190_0, 0, 8;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7fffdb2ad650_0;
    %store/vec4 v0x7fffdb2ad190_0, 0, 8;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffdb2ab640;
T_5 ;
    %wait E_0x7fffdb256b60;
    %load/vec4 v0x7fffdb2b09b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7fffdb2b16b0_0;
    %assign/vec4 v0x7fffdb2b0a80_0, 0;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x7fffdb2b08c0_0;
    %assign/vec4 v0x7fffdb2b0a80_0, 0;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffdb2ab640;
T_6 ;
    %wait E_0x7fffdb256920;
    %load/vec4 v0x7fffdb2b0bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x7fffdb2b0a80_0;
    %assign/vec4 v0x7fffdb2b0c90_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7fffdb2b0b20_0;
    %assign/vec4 v0x7fffdb2b0c90_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffdb2ab640;
T_7 ;
    %wait E_0x7fffdb2566e0;
    %load/vec4 v0x7fffdb2b1ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x7fffdb2b13e0_0;
    %assign/vec4 v0x7fffdb2b1060_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x7fffdb2b12f0_0;
    %assign/vec4 v0x7fffdb2b1060_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffdb2ab640;
T_8 ;
    %wait E_0x7fffdb257d50;
    %load/vec4 v0x7fffdb2b0e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x7fffdb2b1060_0;
    %assign/vec4 v0x7fffdb2b1230_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x7fffdb2b12f0_0;
    %assign/vec4 v0x7fffdb2b1230_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffdb2ab640;
T_9 ;
    %wait E_0x7fffdb2af540;
    %load/vec4 v0x7fffdb2b17c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x7fffdb2b1230_0;
    %assign/vec4 v0x7fffdb2b1140_0, 1;
    %jmp T_9.2;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdb2b1140_0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffdb280a50;
T_10 ;
    %vpi_call 3 41 "$readmemb", "instr_mem.mem", v0x7fffdb2b3380 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fffdb280a50;
T_11 ;
    %vpi_call 3 56 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 3 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdb280a50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb2b2130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb2b2440_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb2b2440_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 70 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffdb280a50;
T_12 ;
    %delay 4, 0;
    %load/vec4 v0x7fffdb2b2130_0;
    %inv;
    %store/vec4 v0x7fffdb2b2130_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./ALU.v";
    "cpu_tb.v";
    "./CPU.v";
    "./REG_FILE.v";
