Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Nov 18 11:14:30 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file seg7decimal_timing_summary_routed.rpt -pb seg7decimal_timing_summary_routed.pb -rpx seg7decimal_timing_summary_routed.rpx -warn_on_violation
| Design       : seg7decimal
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.864        0.000                      0                  100        0.207        0.000                      0                  100        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.864        0.000                      0                  100        0.207        0.000                      0                  100        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            todisplay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.930ns (29.403%)  route 2.233ns (70.597%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  clkdiv_reg[18]/Q
                         net (fo=17, routed)          1.380     6.984    s[0]
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.146     7.130 r  todisplay[3]_i_3/O
                         net (fo=1, routed)           0.853     7.983    todisplay[3]_i_3_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.328     8.311 r  todisplay[3]_i_2/O
                         net (fo=1, routed)           0.000     8.311    todisplay[3]_i_2_n_0
    SLICE_X2Y14          FDRE                                         r  todisplay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  todisplay_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.081    15.175    todisplay_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            todisplay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.704ns (24.484%)  route 2.171ns (75.516%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  clkdiv_reg[19]/Q
                         net (fo=17, routed)          1.491     7.096    s[1]
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.220 r  todisplay[1]_i_2/O
                         net (fo=1, routed)           0.680     7.900    todisplay[1]_i_2_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.024 r  todisplay[1]_i_1/O
                         net (fo=1, routed)           0.000     8.024    todisplay[1]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  todisplay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  todisplay_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.077    15.171    todisplay_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            todisplay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.072%)  route 1.996ns (73.928%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  clkdiv_reg[19]/Q
                         net (fo=17, routed)          1.181     6.786    s[1]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124     6.910 r  todisplay[2]_i_2/O
                         net (fo=1, routed)           0.815     7.725    todisplay[2]_i_2_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.124     7.849 r  todisplay[2]_i_1/O
                         net (fo=1, routed)           0.000     7.849    todisplay[2]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  todisplay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  todisplay_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029    15.123    todisplay_reg[2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.580ns (24.179%)  route 1.819ns (75.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  clkdiv_reg[1]/Q
                         net (fo=10, routed)          1.165     6.775    clkdiv_reg[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.899 r  row3[7]__0_i_1/O
                         net (fo=4, routed)           0.654     7.553    row3[7]__0_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  row3_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  row3_reg[4]__0/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.886    row3_reg[4]__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.588%)  route 1.779ns (75.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  clkdiv_reg[1]/Q
                         net (fo=10, routed)          1.164     6.774    clkdiv_reg[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.898 r  row3[3]__0_i_1/O
                         net (fo=4, routed)           0.615     7.513    row3[3]__0_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  row3_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  row3_reg[0]__0/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.887    row3_reg[0]__0
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.588%)  route 1.779ns (75.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  clkdiv_reg[1]/Q
                         net (fo=10, routed)          1.164     6.774    clkdiv_reg[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.898 r  row3[3]__0_i_1/O
                         net (fo=4, routed)           0.615     7.513    row3[3]__0_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  row3_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  row3_reg[1]__0/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.887    row3_reg[1]__0
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.588%)  route 1.779ns (75.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  clkdiv_reg[1]/Q
                         net (fo=10, routed)          1.164     6.774    clkdiv_reg[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.898 r  row3[3]__0_i_1/O
                         net (fo=4, routed)           0.615     7.513    row3[3]__0_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  row3_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  row3_reg[2]__0/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.887    row3_reg[2]__0
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.588%)  route 1.779ns (75.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  clkdiv_reg[1]/Q
                         net (fo=10, routed)          1.164     6.774    clkdiv_reg[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.898 r  row3[3]__0_i_1/O
                         net (fo=4, routed)           0.615     7.513    row3[3]__0_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  row3_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  row3_reg[3]__0/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.887    row3_reg[3]__0
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            todisplay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.704ns (27.731%)  route 1.835ns (72.269%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  clkdiv_reg[19]/Q
                         net (fo=17, routed)          1.420     7.025    s[1]
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.149 r  todisplay[0]_i_2/O
                         net (fo=1, routed)           0.414     7.563    todisplay[0]_i_2_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.124     7.687 r  todisplay[0]_i_1/O
                         net (fo=1, routed)           0.000     7.687    todisplay[0]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  todisplay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  todisplay_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.079    15.173    todisplay_reg[0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.038%)  route 1.647ns (73.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  clkdiv_reg[2]/Q
                         net (fo=10, routed)          0.882     6.493    clkdiv_reg[2]
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     6.617 r  row1[7]__0_i_1/O
                         net (fo=4, routed)           0.765     7.382    row1[7]__0_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  row1_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  row1_reg[4]__0/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.892    row1_reg[4]__0
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 lol_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.954%)  route 0.173ns (55.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lol_reg[2]__0/Q
                         net (fo=13, routed)          0.173     1.786    lol[2]
    SLICE_X3Y15          FDRE                                         r  row2_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  row2_reg[6]__0/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.070     1.579    row2_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 lol_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.378%)  route 0.157ns (52.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lol_reg[0]__0/Q
                         net (fo=13, routed)          0.157     1.770    lol[0]
    SLICE_X4Y15          FDRE                                         r  row2_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[8]__0/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.070     1.555    row2_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 lol_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.684%)  route 0.206ns (59.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lol_reg[0]__0/Q
                         net (fo=13, routed)          0.206     1.819    lol[0]
    SLICE_X1Y15          FDRE                                         r  row1_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  row1_reg[8]__0/C
                         clock pessimism             -0.478     1.509    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.070     1.579    row1_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 lol_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.289%)  route 0.168ns (56.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  lol_reg[3]__0/Q
                         net (fo=13, routed)          0.168     1.768    lol[3]
    SLICE_X3Y15          FDRE                                         r  row2_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  row2_reg[7]__0/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.019     1.528    row2_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lol_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.418%)  route 0.217ns (60.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lol_reg[2]__0/Q
                         net (fo=13, routed)          0.217     1.830    lol[2]
    SLICE_X1Y16          FDRE                                         r  row3_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  row3_reg[2]__0/C
                         clock pessimism             -0.478     1.508    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.070     1.578    row3_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lol_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.090%)  route 0.150ns (53.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  lol_reg[3]__0/Q
                         net (fo=13, routed)          0.150     1.750    lol[3]
    SLICE_X4Y15          FDRE                                         r  row2_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[11]__0/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.013     1.498    row2_reg[11]__0
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 lol_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.426%)  route 0.226ns (61.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lol_reg[0]__0/Q
                         net (fo=13, routed)          0.226     1.839    lol[0]
    SLICE_X1Y13          FDRE                                         r  row1_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  row1_reg[0]__0/C
                         clock pessimism             -0.478     1.510    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.070     1.580    row1_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 lol_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.482%)  route 0.225ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  lol_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lol_reg[2]__0/Q
                         net (fo=13, routed)          0.225     1.839    lol[2]
    SLICE_X1Y15          FDRE                                         r  row1_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  row1_reg[10]__0/C
                         clock pessimism             -0.478     1.509    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.070     1.579    row1_reg[10]__0
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.736    clkdiv_reg_n_0_[10]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y16          FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.735    clkdiv_reg_n_0_[14]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y17          FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clkdiv_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clkdiv_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clkdiv_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    clkdiv_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clkdiv_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clkdiv_reg[5]/C



