{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574029346449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574029346454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 17:22:26 2019 " "Processing started: Sun Nov 17 17:22:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574029346454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029346454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epic_web_hero -c epic_web_hero " "Command: quartus_map --read_settings_files=on --write_settings_files=off epic_web_hero -c epic_web_hero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029346455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1574029347015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/stage_register.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/stage_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_register " "Found entity 1: stage_register" {  } { { "processor/stage_register.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/stage_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/right_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/right_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift16 " "Found entity 1: right_shift16" {  } { { "processor/right_shift16.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/right_shift8.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/right_shift8.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift8 " "Found entity 1: right_shift8" {  } { { "processor/right_shift8.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/right_shift4.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/right_shift4.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift4 " "Found entity 1: right_shift4" {  } { { "processor/right_shift4.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/right_shift2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/right_shift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift2 " "Found entity 1: right_shift2" {  } { { "processor/right_shift2.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/right_shift1.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/right_shift1.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift1 " "Found entity 1: right_shift1" {  } { { "processor/right_shift1.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/right_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/right_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "processor/right_shift.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/register.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "processor/register.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574029367793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574029367793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "processor/regfile.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "processor/not_32bit.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "processor/mux_2.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier.v(35) " "Verilog HDL information at multiplier.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "processor/multiplier.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/multiplier.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574029367805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "processor/multiplier.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "processor/multdiv.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/isequal.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/isequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqual " "Found entity 1: isEqual" {  } { { "processor/isEqual.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/isEqual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/inst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/inst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decoder " "Found entity 1: inst_decoder" {  } { { "processor/inst_decoder.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/inst_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "processor/imem.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "processor/full_adder.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/exception_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/exception_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 exception_checker " "Found entity 1: exception_checker" {  } { { "processor/exception_checker.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/exception_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "processor/dmem.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "processor/divider.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "processor/dffe_ref.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/bypass_control.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/bypass_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_control " "Found entity 1: bypass_control" {  } { { "processor/bypass_control.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/bypass_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/adder_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/adder_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "processor/adder_8bit.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/adder_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/add_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/add_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_subtract " "Found entity 1: add_subtract" {  } { { "processor/add_subtract.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file laser_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 laser_driver " "Found entity 1: laser_driver" {  } { { "laser_driver.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/laser_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epic_web_hero.v 1 1 " "Found 1 design units, including 1 entities, in source file epic_web_hero.v" { { "Info" "ISGN_ENTITY_NAME" "1 epic_web_hero " "Found entity 1: epic_web_hero" {  } { { "epic_web_hero.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/epic_web_hero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_num_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_num_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_num_gen " "Found entity 1: random_num_gen" {  } { { "random_num_gen.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/random_num_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "34 timer.v(19) " "Verilog HDL Expression warning at timer.v(19): truncated literal to match 34 bits" {  } { { "timer.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/timer.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574029367881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574029367882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029367882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 adder_8bit.v(87) " "Verilog HDL Implicit Net warning at adder_8bit.v(87): created implicit net for \"c8\"" {  } { { "processor/adder_8bit.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/adder_8bit.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574029367882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c24_3 add_subtract.v(97) " "Verilog HDL Implicit Net warning at add_subtract.v(97): created implicit net for \"c24_3\"" {  } { { "processor/add_subtract.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574029367882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "over_w1 add_subtract.v(124) " "Verilog HDL Implicit Net warning at add_subtract.v(124): created implicit net for \"over_w1\"" {  } { { "processor/add_subtract.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574029367882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "over_w2 add_subtract.v(125) " "Verilog HDL Implicit Net warning at add_subtract.v(125): created implicit net for \"over_w2\"" {  } { { "processor/add_subtract.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574029367882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "over_w3 add_subtract.v(126) " "Verilog HDL Implicit Net warning at add_subtract.v(126): created implicit net for \"over_w3\"" {  } { { "processor/add_subtract.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574029367882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eq_w add_subtract.v(131) " "Verilog HDL Implicit Net warning at add_subtract.v(131): created implicit net for \"eq_w\"" {  } { { "processor/add_subtract.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574029367882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574029367993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574029368832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/output_files/epic_web_hero.map.smsg " "Generated suppressed messages file C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/output_files/epic_web_hero.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029369494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574029369736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574029369736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574029369848 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574029369848 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574029369848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574029369848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574029370016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 17:22:50 2019 " "Processing ended: Sun Nov 17 17:22:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574029370016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574029370016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574029370016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574029370016 ""}
