{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512502189629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512502189633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 13:29:49 2017 " "Processing started: Tue Dec 05 13:29:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512502189633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502189633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502189633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512502190119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512502190119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject.bdf" "" { Schematic "U:/CPRE281/FinalProject/finalProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitparallellregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bitparallellregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitParallellRegister " "Found entity 1: 4bitParallellRegister" {  } { { "4bitParallellRegister.bdf" "" { Schematic "U:/CPRE281/FinalProject/4bitParallellRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2to1mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Found entity 1: 2to1Mux" {  } { { "2to1Mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/2to1Mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "U:/CPRE281/FinalProject/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "output_files/display.bdf" "" { Schematic "U:/CPRE281/FinalProject/output_files/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/3bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/3bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3bitRegister " "Found entity 1: 3bitRegister" {  } { { "output_files/3bitRegister.bdf" "" { Schematic "U:/CPRE281/FinalProject/output_files/3bitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/2-to-4decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/2-to-4decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2-to-4decoder " "Found entity 1: 2-to-4decoder" {  } { { "output_files/2-to-4decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/output_files/2-to-4decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/2-bitcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/2-bitcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2-bitCounter " "Found entity 1: 2-bitCounter" {  } { { "output_files/2-bitCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/output_files/2-bitCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/upcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/upcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upCounter " "Found entity 1: upCounter" {  } { { "output_files/upCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/output_files/upCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 output " "Found entity 1: output" {  } { { "output_files/output.bdf" "" { Schematic "U:/CPRE281/FinalProject/output_files/output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/router.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/router.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "output_files/router.bdf" "" { Schematic "U:/CPRE281/FinalProject/output_files/router.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502197806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502197806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProject " "Elaborating entity \"finalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512502197946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/FinalProject/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512502198181 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512502198181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst40 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst40\"" {  } { { "finalProject.bdf" "inst40" { Schematic "U:/CPRE281/FinalProject/finalProject.bdf" { { 24 2632 2752 200 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502198181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitParallellRegister 4bitParallellRegister:inst5 " "Elaborating entity \"4bitParallellRegister\" for hierarchy \"4bitParallellRegister:inst5\"" {  } { { "finalProject.bdf" "inst5" { Schematic "U:/CPRE281/FinalProject/finalProject.bdf" { { 24 1264 1384 184 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502198212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux 4bitParallellRegister:inst5\|2to1Mux:inst17 " "Elaborating entity \"2to1Mux\" for hierarchy \"4bitParallellRegister:inst5\|2to1Mux:inst17\"" {  } { { "4bitParallellRegister.bdf" "inst17" { Schematic "U:/CPRE281/FinalProject/4bitParallellRegister.bdf" { { 248 184 304 344 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502198243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:inst39 " "Elaborating entity \"router\" for hierarchy \"router:inst39\"" {  } { { "finalProject.bdf" "inst39" { Schematic "U:/CPRE281/FinalProject/finalProject.bdf" { { 928 104 216 1056 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502198275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-to-4decoder router:inst39\|2-to-4decoder:inst1 " "Elaborating entity \"2-to-4decoder\" for hierarchy \"router:inst39\|2-to-4decoder:inst1\"" {  } { { "output_files/router.bdf" "inst1" { Schematic "U:/CPRE281/FinalProject/output_files/router.bdf" { { 176 792 888 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502198306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-bitCounter router:inst39\|2-bitCounter:inst " "Elaborating entity \"2-bitCounter\" for hierarchy \"router:inst39\|2-bitCounter:inst\"" {  } { { "output_files/router.bdf" "inst" { Schematic "U:/CPRE281/FinalProject/output_files/router.bdf" { { 176 624 736 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502198353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output output:inst26 " "Elaborating entity \"output\" for hierarchy \"output:inst26\"" {  } { { "finalProject.bdf" "inst26" { Schematic "U:/CPRE281/FinalProject/finalProject.bdf" { { 1152 -368 -224 1280 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502198384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512502199123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512502199842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512502199842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512502200310 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512502200310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512502200310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512502200310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512502200420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 13:30:00 2017 " "Processing ended: Tue Dec 05 13:30:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512502200420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512502200420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512502200420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512502200420 ""}
