
ProjetA25_CentreDeTri.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a618  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800a7a0  0800a7a0  0000b7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7bc  0800a7bc  0000c65c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a7bc  0800a7bc  0000b7bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a7c4  0800a7c4  0000c65c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7c4  0800a7c4  0000b7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a7c8  0800a7c8  0000b7c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000065c  20000000  0800a7cc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c65c  2**0
                  CONTENTS
 10 .bss          00000a5c  2000065c  2000065c  0000c65c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200010b8  200010b8  0000c65c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c65c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000197d8  00000000  00000000  0000c68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045c5  00000000  00000000  00025e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001668  00000000  00000000  0002a430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001111  00000000  00000000  0002ba98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000257fe  00000000  00000000  0002cba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f18d  00000000  00000000  000523a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d484b  00000000  00000000  00071534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145d7f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f10  00000000  00000000  00145dc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0014bcd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000065c 	.word	0x2000065c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a788 	.word	0x0800a788

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000660 	.word	0x20000660
 80001c4:	0800a788 	.word	0x0800a788

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <vOutputGLcd>:
//    Equate : Aucun	
//    #Define : Aucun   
//                                    
//******************************************************************************   
void vOutputGLcd(uint8_t ucAdresse, uint8_t ucDonnee)
{   
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
  uint8_t ucTest; 
  
  ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);  
 8000504:	2204      	movs	r2, #4
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f000 f9cb 	bl	80008a4 <ucReadIO>
 800050e:	4603      	mov	r3, r0
 8000510:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000512:	e006      	b.n	8000522 <vOutputGLcd+0x2e>
    ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);
 8000514:	2204      	movs	r2, #4
 8000516:	2101      	movs	r1, #1
 8000518:	2000      	movs	r0, #0
 800051a:	f000 f9c3 	bl	80008a4 <ucReadIO>
 800051e:	4603      	mov	r3, r0
 8000520:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000526:	2b00      	cmp	r3, #0
 8000528:	dbf4      	blt.n	8000514 <vOutputGLcd+0x20>
  
  vWriteIO(ucDonnee, CS0, 1, (ucAdresse & 0x0B));    //Ecriture de la donnee.
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	f003 030b 	and.w	r3, r3, #11
 8000530:	b2db      	uxtb	r3, r3
 8000532:	79b8      	ldrb	r0, [r7, #6]
 8000534:	2201      	movs	r2, #1
 8000536:	2100      	movs	r1, #0
 8000538:	f000 fb46 	bl	8000bc8 <vWriteIO>
}    
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <vInitGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vInitGLcd(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
//Cote gauche 
  vOutputGLcd(ADRINSTRLEFTW, 0x3E);  //Display OFF. 
 8000548:	213e      	movs	r1, #62	@ 0x3e
 800054a:	2002      	movs	r0, #2
 800054c:	f7ff ffd2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xC0);  //Start line.     
 8000550:	21c0      	movs	r1, #192	@ 0xc0
 8000552:	2002      	movs	r0, #2
 8000554:	f7ff ffce 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xB8);  //Page a 0.
 8000558:	21b8      	movs	r1, #184	@ 0xb8
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff ffca 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x40);  //Adresse Y a 0.      
 8000560:	2140      	movs	r1, #64	@ 0x40
 8000562:	2002      	movs	r0, #2
 8000564:	f7ff ffc6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x3F);  //Display ON.
 8000568:	213f      	movs	r1, #63	@ 0x3f
 800056a:	2002      	movs	r0, #2
 800056c:	f7ff ffc2 	bl	80004f4 <vOutputGLcd>
//Cote droit  
  vOutputGLcd(ADRINSTRRIGHTW, 0x3E);  //Display OFF.
 8000570:	213e      	movs	r1, #62	@ 0x3e
 8000572:	2001      	movs	r0, #1
 8000574:	f7ff ffbe 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xC0);  //Start line.     
 8000578:	21c0      	movs	r1, #192	@ 0xc0
 800057a:	2001      	movs	r0, #1
 800057c:	f7ff ffba 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xB8);  //Page a 0.
 8000580:	21b8      	movs	r1, #184	@ 0xb8
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff ffb6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x40);  //Adresse Y a 0.      
 8000588:	2140      	movs	r1, #64	@ 0x40
 800058a:	2001      	movs	r0, #1
 800058c:	f7ff ffb2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x3F);  //Display ON.
 8000590:	213f      	movs	r1, #63	@ 0x3f
 8000592:	2001      	movs	r0, #1
 8000594:	f7ff ffae 	bl	80004f4 <vOutputGLcd>
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}

0800059c <vClearGLcd>:
//    Equate : Aucun
//    #Define : ADRINSTRRIGHTW, ADRINSTRLEFTW, ADRDATALEFTW, ADRDATARIGHTW
//                                    
//******************************************************************************
void vClearGLcd(uint8_t ucData)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
  int i, j;

  for (j=0; j<8; j++)
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	e02e      	b.n	800060a <vClearGLcd+0x6e>
  {              
    vOutputGLcd(ADRINSTRRIGHTW, (0xB8+j));  //Page                                 
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	3b48      	subs	r3, #72	@ 0x48
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff9c 	bl	80004f4 <vOutputGLcd>
    vOutputGLcd(ADRINSTRLEFTW, (0xB8+j));   //Page    
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3b48      	subs	r3, #72	@ 0x48
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	2002      	movs	r0, #2
 80005c8:	f7ff ff94 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e007      	b.n	80005e2 <vClearGLcd+0x46>
    {
      vOutputGLcd(ADRDATALEFTW, ucData); 
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4619      	mov	r1, r3
 80005d6:	200a      	movs	r0, #10
 80005d8:	f7ff ff8c 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	3301      	adds	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80005e6:	ddf4      	ble.n	80005d2 <vClearGLcd+0x36>
    }     
    for (i=0; i<64; i++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	e007      	b.n	80005fe <vClearGLcd+0x62>
    {
      vOutputGLcd(ADRDATARIGHTW, ucData); 
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2009      	movs	r0, #9
 80005f4:	f7ff ff7e 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	3301      	adds	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b3f      	cmp	r3, #63	@ 0x3f
 8000602:	ddf4      	ble.n	80005ee <vClearGLcd+0x52>
  for (j=0; j<8; j++)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	3301      	adds	r3, #1
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	2b07      	cmp	r3, #7
 800060e:	ddcd      	ble.n	80005ac <vClearGLcd+0x10>
    }     
  }     
}   
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <vPutCharGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutCharGLcd(uint8_t ucChar, uint8_t ucLigne, uint8_t ucColonne, uint8_t ucFont)
{      
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	4604      	mov	r4, r0
 8000624:	4608      	mov	r0, r1
 8000626:	4611      	mov	r1, r2
 8000628:	461a      	mov	r2, r3
 800062a:	4623      	mov	r3, r4
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	4603      	mov	r3, r0
 8000630:	71bb      	strb	r3, [r7, #6]
 8000632:	460b      	mov	r3, r1
 8000634:	717b      	strb	r3, [r7, #5]
 8000636:	4613      	mov	r3, r2
 8000638:	713b      	strb	r3, [r7, #4]
uint8_t ucAdresse; 
int8_t i, iChar; 
uint8_t ucX, ucData;  
  iChar = ucChar - 0x20;                //Choix de la ligne dans le tableau.  
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	3b20      	subs	r3, #32
 800063e:	b2db      	uxtb	r3, r3
 8000640:	733b      	strb	r3, [r7, #12]
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 8000642:	793b      	ldrb	r3, [r7, #4]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d102      	bne.n	800064e <vPutCharGLcd+0x32>
  {
    ucX = (ucColonne * 4);              //Calcul de la position en X.
 8000648:	797b      	ldrb	r3, [r7, #5]
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 800064e:	793b      	ldrb	r3, [r7, #4]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d107      	bne.n	8000664 <vPutCharGLcd+0x48>
  { 
    ucX = ((ucColonne * 6) + 4);        //Calcul de la position en X.
 8000654:	797b      	ldrb	r3, [r7, #5]
 8000656:	461a      	mov	r2, r3
 8000658:	0052      	lsls	r2, r2, #1
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	b2db      	uxtb	r3, r3
 8000660:	3304      	adds	r3, #4
 8000662:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 7)                      //Si on utilise le font de 3 pixels.
 8000664:	793b      	ldrb	r3, [r7, #4]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d102      	bne.n	8000670 <vPutCharGLcd+0x54>
  {
    ucX = (ucColonne * 8);              //Calcul de la position en X.
 800066a:	797b      	ldrb	r3, [r7, #5]
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	737b      	strb	r3, [r7, #13]
  }                                      
  //Choix du cote de l'ecran    
  if (ucX >= 64) 
 8000670:	7b7b      	ldrb	r3, [r7, #13]
 8000672:	2b3f      	cmp	r3, #63	@ 0x3f
 8000674:	d905      	bls.n	8000682 <vPutCharGLcd+0x66>
  { 
    ucAdresse = ADRDATARIGHTW;
 8000676:	2309      	movs	r3, #9
 8000678:	73fb      	strb	r3, [r7, #15]
    ucX = ucX - 64;
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	3b40      	subs	r3, #64	@ 0x40
 800067e:	737b      	strb	r3, [r7, #13]
 8000680:	e001      	b.n	8000686 <vPutCharGLcd+0x6a>
  }  
  else
    ucAdresse = ADRDATALEFTW;     
 8000682:	230a      	movs	r3, #10
 8000684:	73fb      	strb	r3, [r7, #15]
//Position de l'adresse Y.
  ucData = 0x40 | ucX;  
 8000686:	7b7b      	ldrb	r3, [r7, #13]
 8000688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800068c:	72fb      	strb	r3, [r7, #11]
//  LCDDI = 0;    
  vOutputGLcd((ucAdresse & 0x07), ucData);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	f003 0307 	and.w	r3, r3, #7
 8000694:	b2db      	uxtb	r3, r3
 8000696:	7afa      	ldrb	r2, [r7, #11]
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ff2a 	bl	80004f4 <vOutputGLcd>
//Position de la page. 
  ucData = 0xB8 | ucLigne;
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	f063 0347 	orn	r3, r3, #71	@ 0x47
 80006a6:	72fb      	strb	r3, [r7, #11]
  vOutputGLcd((ucAdresse & 0x07), ucData); 
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	7afa      	ldrb	r2, [r7, #11]
 80006b2:	4611      	mov	r1, r2
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ff1d 	bl	80004f4 <vOutputGLcd>
//  LCDDI = 1;     
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 80006ba:	793b      	ldrb	r3, [r7, #4]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d121      	bne.n	8000704 <vPutCharGLcd+0xe8>
  {
    for (i = 0; i <= 2; i++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
 80006c4:	e01a      	b.n	80006fc <vPutCharGLcd+0xe0>
    {    
      ucData = ucFontSystem3x6[iChar][i];
 80006c6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80006ca:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80006ce:	4834      	ldr	r0, [pc, #208]	@ (80007a0 <vPutCharGLcd+0x184>)
 80006d0:	4613      	mov	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4413      	add	r3, r2
 80006d6:	4403      	add	r3, r0
 80006d8:	440b      	add	r3, r1
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	f043 0308 	orr.w	r3, r3, #8
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	7afa      	ldrb	r2, [r7, #11]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff02 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 2; i++)
 80006f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	73bb      	strb	r3, [r7, #14]
 80006fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000700:	2b02      	cmp	r3, #2
 8000702:	dde0      	ble.n	80006c6 <vPutCharGLcd+0xaa>
    }
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 8000704:	793b      	ldrb	r3, [r7, #4]
 8000706:	2b05      	cmp	r3, #5
 8000708:	d121      	bne.n	800074e <vPutCharGLcd+0x132>
  { 
    for (i = 0; i <= 4; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	73bb      	strb	r3, [r7, #14]
 800070e:	e01a      	b.n	8000746 <vPutCharGLcd+0x12a>
    {    
      ucData = ucFontSystem5x8[iChar][i];
 8000710:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000714:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000718:	4822      	ldr	r0, [pc, #136]	@ (80007a4 <vPutCharGLcd+0x188>)
 800071a:	4613      	mov	r3, r2
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	4403      	add	r3, r0
 8000722:	440b      	add	r3, r1
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	b2db      	uxtb	r3, r3
 8000730:	7afa      	ldrb	r2, [r7, #11]
 8000732:	4611      	mov	r1, r2
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fedd 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 4; i++)
 800073a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	3301      	adds	r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	73bb      	strb	r3, [r7, #14]
 8000746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800074a:	2b04      	cmp	r3, #4
 800074c:	dde0      	ble.n	8000710 <vPutCharGLcd+0xf4>
    } 
  }
  if (ucFont == 7)                      //Si on utilise le font de 7 pixels.
 800074e:	793b      	ldrb	r3, [r7, #4]
 8000750:	2b07      	cmp	r3, #7
 8000752:	d121      	bne.n	8000798 <vPutCharGLcd+0x17c>
  {
    for (i = 0; i <= 6; i++)
 8000754:	2300      	movs	r3, #0
 8000756:	73bb      	strb	r3, [r7, #14]
 8000758:	e01a      	b.n	8000790 <vPutCharGLcd+0x174>
    {    
      ucData = ucFontSystem7x8[iChar][i];
 800075a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800075e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000762:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <vPutCharGLcd+0x18c>)
 8000764:	4613      	mov	r3, r2
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4403      	add	r3, r0
 800076c:	440b      	add	r3, r1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	f043 0308 	orr.w	r3, r3, #8
 8000778:	b2db      	uxtb	r3, r3
 800077a:	7afa      	ldrb	r2, [r7, #11]
 800077c:	4611      	mov	r1, r2
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff feb8 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 6; i++)
 8000784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	73bb      	strb	r3, [r7, #14]
 8000790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000794:	2b06      	cmp	r3, #6
 8000796:	dde0      	ble.n	800075a <vPutCharGLcd+0x13e>
    }
  }
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bd90      	pop	{r4, r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	200000c4 	.word	0x200000c4
 80007a8:	200002ac 	.word	0x200002ac

080007ac <vPutStringGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutStringGLcd(uint8_t ucTab[], int8_t iLigneLcd, uint8_t ucFont)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
 80007b8:	4613      	mov	r3, r2
 80007ba:	70bb      	strb	r3, [r7, #2]
  int i; 
  {
     if (ucFont == 3)
 80007bc:	78bb      	ldrb	r3, [r7, #2]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d112      	bne.n	80007e8 <vPutStringGLcd+0x3c>
     {
        for (i = 0; i <= 31; i++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	e00c      	b.n	80007e2 <vPutStringGLcd+0x36>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 3);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	7818      	ldrb	r0, [r3, #0]
 80007d0:	78f9      	ldrb	r1, [r7, #3]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	2303      	movs	r3, #3
 80007d8:	f7ff ff20 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 31; i++)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	2b1f      	cmp	r3, #31
 80007e6:	ddef      	ble.n	80007c8 <vPutStringGLcd+0x1c>
        }
     }
     if (ucFont == 5)
 80007e8:	78bb      	ldrb	r3, [r7, #2]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d112      	bne.n	8000814 <vPutStringGLcd+0x68>
     {
        for (i = 0; i <= 19; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	e00c      	b.n	800080e <vPutStringGLcd+0x62>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 5);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	7818      	ldrb	r0, [r3, #0]
 80007fc:	78f9      	ldrb	r1, [r7, #3]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	2305      	movs	r3, #5
 8000804:	f7ff ff0a 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 19; i++)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b13      	cmp	r3, #19
 8000812:	ddef      	ble.n	80007f4 <vPutStringGLcd+0x48>
        }
     } 
     if (ucFont == 7)
 8000814:	78bb      	ldrb	r3, [r7, #2]
 8000816:	2b07      	cmp	r3, #7
 8000818:	d112      	bne.n	8000840 <vPutStringGLcd+0x94>
     {
        for (i = 0; i <= 15; i++)
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00c      	b.n	800083a <vPutStringGLcd+0x8e>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 7);
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	7818      	ldrb	r0, [r3, #0]
 8000828:	78f9      	ldrb	r1, [r7, #3]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	2307      	movs	r3, #7
 8000830:	f7ff fef4 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 15; i++)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3301      	adds	r3, #1
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	ddef      	ble.n	8000820 <vPutStringGLcd+0x74>
        }
     }
  }
}  
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <vData_IN>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_IN (void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800084e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <vData_IN+0x28>)
 8000862:	f001 fd6d 	bl	8002340 <HAL_GPIO_Init>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000

08000874 <vData_OUT>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_OUT (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800087a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800087e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	2301      	movs	r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4619      	mov	r1, r3
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <vData_OUT+0x2c>)
 8000892:	f001 fd55 	bl	8002340 <HAL_GPIO_Init>
}
 8000896:	bf00      	nop
 8000898:	3718      	adds	r7, #24
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40021000 	.word	0x40021000

080008a4 <ucReadIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 	
//******************************************************************************
uint8_t ucReadIO (uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	460b      	mov	r3, r1
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	4613      	mov	r3, r2
 80008b4:	717b      	strb	r3, [r7, #5]
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;  
                                                 //Nom de l'union.
 uint8_t ucLireDataIO;
  
 vData_IN ();                                    //Le port de Data est en 
 80008b6:	f7ff ffc7 	bl	8000848 <vData_IN>
                                                 //entrée. 
 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 80008ba:	797b      	ldrb	r3, [r7, #5]
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d006      	beq.n	80008d2 <ucReadIO+0x2e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ca:	48bc      	ldr	r0, [pc, #752]	@ (8000bbc <ucReadIO+0x318>)
 80008cc:	f001 feec 	bl	80026a8 <HAL_GPIO_WritePin>
 80008d0:	e005      	b.n	80008de <ucReadIO+0x3a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d8:	48b8      	ldr	r0, [pc, #736]	@ (8000bbc <ucReadIO+0x318>)
 80008da:	f001 fee5 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 80008de:	797b      	ldrb	r3, [r7, #5]
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d006      	beq.n	80008f6 <ucReadIO+0x52>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008ee:	48b3      	ldr	r0, [pc, #716]	@ (8000bbc <ucReadIO+0x318>)
 80008f0:	f001 feda 	bl	80026a8 <HAL_GPIO_WritePin>
 80008f4:	e005      	b.n	8000902 <ucReadIO+0x5e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008fc:	48af      	ldr	r0, [pc, #700]	@ (8000bbc <ucReadIO+0x318>)
 80008fe:	f001 fed3 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000902:	797b      	ldrb	r3, [r7, #5]
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <ucReadIO+0x76>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000912:	48aa      	ldr	r0, [pc, #680]	@ (8000bbc <ucReadIO+0x318>)
 8000914:	f001 fec8 	bl	80026a8 <HAL_GPIO_WritePin>
 8000918:	e005      	b.n	8000926 <ucReadIO+0x82>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000920:	48a6      	ldr	r0, [pc, #664]	@ (8000bbc <ucReadIO+0x318>)
 8000922:	f001 fec1 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000926:	797b      	ldrb	r3, [r7, #5]
 8000928:	f003 0308 	and.w	r3, r3, #8
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <ucReadIO+0x9a>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000936:	48a1      	ldr	r0, [pc, #644]	@ (8000bbc <ucReadIO+0x318>)
 8000938:	f001 feb6 	bl	80026a8 <HAL_GPIO_WritePin>
 800093c:	e005      	b.n	800094a <ucReadIO+0xa6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000944:	489d      	ldr	r0, [pc, #628]	@ (8000bbc <ucReadIO+0x318>)
 8000946:	f001 feaf 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 800094a:	797b      	ldrb	r3, [r7, #5]
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	2b00      	cmp	r3, #0
 8000952:	d005      	beq.n	8000960 <ucReadIO+0xbc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2102      	movs	r1, #2
 8000958:	4899      	ldr	r0, [pc, #612]	@ (8000bc0 <ucReadIO+0x31c>)
 800095a:	f001 fea5 	bl	80026a8 <HAL_GPIO_WritePin>
 800095e:	e004      	b.n	800096a <ucReadIO+0xc6>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2102      	movs	r1, #2
 8000964:	4896      	ldr	r0, [pc, #600]	@ (8000bc0 <ucReadIO+0x31c>)
 8000966:	f001 fe9f 	bl	80026a8 <HAL_GPIO_WritePin>

//Choix du CS. 
  switch (CSx)                                 
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d84f      	bhi.n	8000a10 <ucReadIO+0x16c>
 8000970:	a201      	add	r2, pc, #4	@ (adr r2, 8000978 <ucReadIO+0xd4>)
 8000972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000976:	bf00      	nop
 8000978:	08000989 	.word	0x08000989
 800097c:	080009ab 	.word	0x080009ab
 8000980:	080009cd 	.word	0x080009cd
 8000984:	080009ef 	.word	0x080009ef
 {
 case 0 :
   if (Level == 0)
 8000988:	79bb      	ldrb	r3, [r7, #6]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <ucReadIO+0xf8>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000994:	488a      	ldr	r0, [pc, #552]	@ (8000bc0 <ucReadIO+0x31c>)
 8000996:	f001 fe87 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 800099a:	e03a      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009a2:	4887      	ldr	r0, [pc, #540]	@ (8000bc0 <ucReadIO+0x31c>)
 80009a4:	f001 fe80 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 80009a8:	e033      	b.n	8000a12 <ucReadIO+0x16e>
  
 case 1 :
   if (Level == 0)
 80009aa:	79bb      	ldrb	r3, [r7, #6]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d106      	bne.n	80009be <ucReadIO+0x11a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b6:	4882      	ldr	r0, [pc, #520]	@ (8000bc0 <ucReadIO+0x31c>)
 80009b8:	f001 fe76 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 80009bc:	e029      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009c4:	487e      	ldr	r0, [pc, #504]	@ (8000bc0 <ucReadIO+0x31c>)
 80009c6:	f001 fe6f 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 80009ca:	e022      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 2 :
   if (Level == 0)
 80009cc:	79bb      	ldrb	r3, [r7, #6]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d106      	bne.n	80009e0 <ucReadIO+0x13c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d8:	4879      	ldr	r0, [pc, #484]	@ (8000bc0 <ucReadIO+0x31c>)
 80009da:	f001 fe65 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 80009de:	e018      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	4876      	ldr	r0, [pc, #472]	@ (8000bc0 <ucReadIO+0x31c>)
 80009e8:	f001 fe5e 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 80009ec:	e011      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 3 :
   if (Level == 0)
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ucReadIO+0x15e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4871      	ldr	r0, [pc, #452]	@ (8000bc0 <ucReadIO+0x31c>)
 80009fc:	f001 fe54 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000a00:	e007      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	486d      	ldr	r0, [pc, #436]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a0a:	f001 fe4d 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000a0e:	e000      	b.n	8000a12 <ucReadIO+0x16e>
 
 default :
 break;   
 8000a10:	bf00      	nop
 }
 
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_RESET);   //Activer le RD.
 8000a12:	2200      	movs	r2, #0
 8000a14:	2101      	movs	r1, #1
 8000a16:	486a      	ldr	r0, [pc, #424]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a18:	f001 fe46 	bl	80026a8 <HAL_GPIO_WritePin>
 unData.DataBit.D0 = HAL_GPIO_ReadPin(GPIOE, D0_Pin); //Lire D0.
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	4868      	ldr	r0, [pc, #416]	@ (8000bc4 <ucReadIO+0x320>)
 8000a22:	f001 fe29 	bl	8002678 <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	01db      	lsls	r3, r3, #7
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	11db      	asrs	r3, r3, #7
 8000a2e:	b25a      	sxtb	r2, r3
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	f362 0300 	bfi	r3, r2, #0, #1
 8000a36:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D1 = HAL_GPIO_ReadPin(GPIOE, D1_Pin); //Lire D1.
 8000a38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3c:	4861      	ldr	r0, [pc, #388]	@ (8000bc4 <ucReadIO+0x320>)
 8000a3e:	f001 fe1b 	bl	8002678 <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	01db      	lsls	r3, r3, #7
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	11db      	asrs	r3, r3, #7
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	7a3b      	ldrb	r3, [r7, #8]
 8000a4e:	f362 0341 	bfi	r3, r2, #1, #1
 8000a52:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D2 = HAL_GPIO_ReadPin(GPIOE, D2_Pin); //Lire D2.
 8000a54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a58:	485a      	ldr	r0, [pc, #360]	@ (8000bc4 <ucReadIO+0x320>)
 8000a5a:	f001 fe0d 	bl	8002678 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	01db      	lsls	r3, r3, #7
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	11db      	asrs	r3, r3, #7
 8000a66:	b25a      	sxtb	r2, r3
 8000a68:	7a3b      	ldrb	r3, [r7, #8]
 8000a6a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a6e:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D3 = HAL_GPIO_ReadPin(GPIOE, D3_Pin); //Lire D3.
 8000a70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a74:	4853      	ldr	r0, [pc, #332]	@ (8000bc4 <ucReadIO+0x320>)
 8000a76:	f001 fdff 	bl	8002678 <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	01db      	lsls	r3, r3, #7
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	11db      	asrs	r3, r3, #7
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	7a3b      	ldrb	r3, [r7, #8]
 8000a86:	f362 03c3 	bfi	r3, r2, #3, #1
 8000a8a:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D4 = HAL_GPIO_ReadPin(GPIOE, D4_Pin); //Lire D4.
 8000a8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a90:	484c      	ldr	r0, [pc, #304]	@ (8000bc4 <ucReadIO+0x320>)
 8000a92:	f001 fdf1 	bl	8002678 <HAL_GPIO_ReadPin>
 8000a96:	4603      	mov	r3, r0
 8000a98:	01db      	lsls	r3, r3, #7
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	11db      	asrs	r3, r3, #7
 8000a9e:	b25a      	sxtb	r2, r3
 8000aa0:	7a3b      	ldrb	r3, [r7, #8]
 8000aa2:	f362 1304 	bfi	r3, r2, #4, #1
 8000aa6:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D5 = HAL_GPIO_ReadPin(GPIOE, D5_Pin); //Lire D5.
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4845      	ldr	r0, [pc, #276]	@ (8000bc4 <ucReadIO+0x320>)
 8000aae:	f001 fde3 	bl	8002678 <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	01db      	lsls	r3, r3, #7
 8000ab6:	b25b      	sxtb	r3, r3
 8000ab8:	11db      	asrs	r3, r3, #7
 8000aba:	b25a      	sxtb	r2, r3
 8000abc:	7a3b      	ldrb	r3, [r7, #8]
 8000abe:	f362 1345 	bfi	r3, r2, #5, #1
 8000ac2:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D6 = HAL_GPIO_ReadPin(GPIOE, D6_Pin); //Lire D6.
 8000ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac8:	483e      	ldr	r0, [pc, #248]	@ (8000bc4 <ucReadIO+0x320>)
 8000aca:	f001 fdd5 	bl	8002678 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	01db      	lsls	r3, r3, #7
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	11db      	asrs	r3, r3, #7
 8000ad6:	b25a      	sxtb	r2, r3
 8000ad8:	7a3b      	ldrb	r3, [r7, #8]
 8000ada:	f362 1386 	bfi	r3, r2, #6, #1
 8000ade:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D7 = HAL_GPIO_ReadPin(GPIOE, D7_Pin); //Lire D7.
 8000ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae4:	4837      	ldr	r0, [pc, #220]	@ (8000bc4 <ucReadIO+0x320>)
 8000ae6:	f001 fdc7 	bl	8002678 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	01db      	lsls	r3, r3, #7
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	11db      	asrs	r3, r3, #7
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	7a3b      	ldrb	r3, [r7, #8]
 8000af6:	f362 13c7 	bfi	r3, r2, #7, #1
 8000afa:	723b      	strb	r3, [r7, #8]
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_SET);     //Désactiver le RD.
 8000afc:	2201      	movs	r2, #1
 8000afe:	2101      	movs	r1, #1
 8000b00:	482f      	ldr	r0, [pc, #188]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b02:	f001 fdd1 	bl	80026a8 <HAL_GPIO_WritePin>
 
 //Remettre le CS inactif.
 switch (CSx)
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d84f      	bhi.n	8000bac <ucReadIO+0x308>
 8000b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b14 <ucReadIO+0x270>)
 8000b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b12:	bf00      	nop
 8000b14:	08000b25 	.word	0x08000b25
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b69 	.word	0x08000b69
 8000b20:	08000b8b 	.word	0x08000b8b
 {
 case 0 :
   if (Level == 0)
 8000b24:	79bb      	ldrb	r3, [r7, #6]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d106      	bne.n	8000b38 <ucReadIO+0x294>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b30:	4823      	ldr	r0, [pc, #140]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b32:	f001 fdb9 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000b36:	e03a      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3e:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b40:	f001 fdb2 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000b44:	e033      	b.n	8000bae <ucReadIO+0x30a>
  
 case 1 :
   if (Level == 0)
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d106      	bne.n	8000b5a <ucReadIO+0x2b6>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b52:	481b      	ldr	r0, [pc, #108]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b54:	f001 fda8 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000b58:	e029      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b60:	4817      	ldr	r0, [pc, #92]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b62:	f001 fda1 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000b66:	e022      	b.n	8000bae <ucReadIO+0x30a>
 
 case 2 :
   if (Level == 0)
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <ucReadIO+0x2d8>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b74:	4812      	ldr	r0, [pc, #72]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b76:	f001 fd97 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000b7a:	e018      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b82:	480f      	ldr	r0, [pc, #60]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b84:	f001 fd90 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000b88:	e011      	b.n	8000bae <ucReadIO+0x30a>
 
 case 3 :
   if (Level == 0)
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d106      	bne.n	8000b9e <ucReadIO+0x2fa>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b96:	480a      	ldr	r0, [pc, #40]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b98:	f001 fd86 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000b9c:	e007      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <ucReadIO+0x31c>)
 8000ba6:	f001 fd7f 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000baa:	e000      	b.n	8000bae <ucReadIO+0x30a>
  
 default :
 break;   
 8000bac:	bf00      	nop
 }
 ucLireDataIO = unData.ucData;
 8000bae:	7a3b      	ldrb	r3, [r7, #8]
 8000bb0:	73fb      	strb	r3, [r7, #15]
 return (ucLireDataIO);
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40020c00 	.word	0x40020c00
 8000bc0:	40020400 	.word	0x40020400
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <vWriteIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vWriteIO(uint8_t ucEcrireDataIO, uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4623      	mov	r3, r4
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71bb      	strb	r3, [r7, #6]
 8000bde:	460b      	mov	r3, r1
 8000be0:	717b      	strb	r3, [r7, #5]
 8000be2:	4613      	mov	r3, r2
 8000be4:	713b      	strb	r3, [r7, #4]
     int D7 : 1; 
   } DataBit;                                    //Nom du champ de bits.
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;                                        //Nom de l'union.
                                                 
 vData_OUT ();                                   //Le port de Data est en 
 8000be6:	f7ff fe45 	bl	8000874 <vData_OUT>
                                                 //sortie. 
 unData.ucData = ucEcrireDataIO;                 //La donnée dans l'union.
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	733b      	strb	r3, [r7, #12]
 
 //Écrire la donnée dur le bus de données.
 if (unData.DataBit.D0 == 0)
 8000bee:	7b3b      	ldrb	r3, [r7, #12]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d106      	bne.n	8000c08 <vWriteIO+0x40>
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c00:	48b5      	ldr	r0, [pc, #724]	@ (8000ed8 <vWriteIO+0x310>)
 8000c02:	f001 fd51 	bl	80026a8 <HAL_GPIO_WritePin>
 8000c06:	e005      	b.n	8000c14 <vWriteIO+0x4c>
 else
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0e:	48b2      	ldr	r0, [pc, #712]	@ (8000ed8 <vWriteIO+0x310>)
 8000c10:	f001 fd4a 	bl	80026a8 <HAL_GPIO_WritePin>
 if (unData.DataBit.D1 == 0)
 8000c14:	7b3b      	ldrb	r3, [r7, #12]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <vWriteIO+0x66>
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	48ac      	ldr	r0, [pc, #688]	@ (8000ed8 <vWriteIO+0x310>)
 8000c28:	f001 fd3e 	bl	80026a8 <HAL_GPIO_WritePin>
 8000c2c:	e005      	b.n	8000c3a <vWriteIO+0x72>
 else
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c34:	48a8      	ldr	r0, [pc, #672]	@ (8000ed8 <vWriteIO+0x310>)
 8000c36:	f001 fd37 	bl	80026a8 <HAL_GPIO_WritePin>
 if (unData.DataBit.D2 == 0)
 8000c3a:	7b3b      	ldrb	r3, [r7, #12]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d106      	bne.n	8000c54 <vWriteIO+0x8c>
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c4c:	48a2      	ldr	r0, [pc, #648]	@ (8000ed8 <vWriteIO+0x310>)
 8000c4e:	f001 fd2b 	bl	80026a8 <HAL_GPIO_WritePin>
 8000c52:	e005      	b.n	8000c60 <vWriteIO+0x98>
 else
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c5a:	489f      	ldr	r0, [pc, #636]	@ (8000ed8 <vWriteIO+0x310>)
 8000c5c:	f001 fd24 	bl	80026a8 <HAL_GPIO_WritePin>
 if (unData.DataBit.D3 == 0)
 8000c60:	7b3b      	ldrb	r3, [r7, #12]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <vWriteIO+0xb2>
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c72:	4899      	ldr	r0, [pc, #612]	@ (8000ed8 <vWriteIO+0x310>)
 8000c74:	f001 fd18 	bl	80026a8 <HAL_GPIO_WritePin>
 8000c78:	e005      	b.n	8000c86 <vWriteIO+0xbe>
 else
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c80:	4895      	ldr	r0, [pc, #596]	@ (8000ed8 <vWriteIO+0x310>)
 8000c82:	f001 fd11 	bl	80026a8 <HAL_GPIO_WritePin>
 if (unData.DataBit.D4 == 0)
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	f003 0310 	and.w	r3, r3, #16
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <vWriteIO+0xd8>
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	488f      	ldr	r0, [pc, #572]	@ (8000ed8 <vWriteIO+0x310>)
 8000c9a:	f001 fd05 	bl	80026a8 <HAL_GPIO_WritePin>
 8000c9e:	e005      	b.n	8000cac <vWriteIO+0xe4>
 else
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca6:	488c      	ldr	r0, [pc, #560]	@ (8000ed8 <vWriteIO+0x310>)
 8000ca8:	f001 fcfe 	bl	80026a8 <HAL_GPIO_WritePin>
 if (unData.DataBit.D5 == 0)
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	f003 0320 	and.w	r3, r3, #32
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d106      	bne.n	8000cc6 <vWriteIO+0xfe>
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cbe:	4886      	ldr	r0, [pc, #536]	@ (8000ed8 <vWriteIO+0x310>)
 8000cc0:	f001 fcf2 	bl	80026a8 <HAL_GPIO_WritePin>
 8000cc4:	e005      	b.n	8000cd2 <vWriteIO+0x10a>
 else
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4882      	ldr	r0, [pc, #520]	@ (8000ed8 <vWriteIO+0x310>)
 8000cce:	f001 fceb 	bl	80026a8 <HAL_GPIO_WritePin>
 if (unData.DataBit.D6 == 0)
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d106      	bne.n	8000cec <vWriteIO+0x124>
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce4:	487c      	ldr	r0, [pc, #496]	@ (8000ed8 <vWriteIO+0x310>)
 8000ce6:	f001 fcdf 	bl	80026a8 <HAL_GPIO_WritePin>
 8000cea:	e005      	b.n	8000cf8 <vWriteIO+0x130>
 else
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf2:	4879      	ldr	r0, [pc, #484]	@ (8000ed8 <vWriteIO+0x310>)
 8000cf4:	f001 fcd8 	bl	80026a8 <HAL_GPIO_WritePin>
 if (unData.DataBit.D7 == 0)
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d106      	bne.n	8000d12 <vWriteIO+0x14a>
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d0a:	4873      	ldr	r0, [pc, #460]	@ (8000ed8 <vWriteIO+0x310>)
 8000d0c:	f001 fccc 	bl	80026a8 <HAL_GPIO_WritePin>
 8000d10:	e005      	b.n	8000d1e <vWriteIO+0x156>
 else
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_SET); 
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d18:	486f      	ldr	r0, [pc, #444]	@ (8000ed8 <vWriteIO+0x310>)
 8000d1a:	f001 fcc5 	bl	80026a8 <HAL_GPIO_WritePin>
 

 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 8000d1e:	793b      	ldrb	r3, [r7, #4]
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <vWriteIO+0x16e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	486b      	ldr	r0, [pc, #428]	@ (8000edc <vWriteIO+0x314>)
 8000d30:	f001 fcba 	bl	80026a8 <HAL_GPIO_WritePin>
 8000d34:	e005      	b.n	8000d42 <vWriteIO+0x17a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3c:	4867      	ldr	r0, [pc, #412]	@ (8000edc <vWriteIO+0x314>)
 8000d3e:	f001 fcb3 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 8000d42:	793b      	ldrb	r3, [r7, #4]
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <vWriteIO+0x192>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d52:	4862      	ldr	r0, [pc, #392]	@ (8000edc <vWriteIO+0x314>)
 8000d54:	f001 fca8 	bl	80026a8 <HAL_GPIO_WritePin>
 8000d58:	e005      	b.n	8000d66 <vWriteIO+0x19e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d60:	485e      	ldr	r0, [pc, #376]	@ (8000edc <vWriteIO+0x314>)
 8000d62:	f001 fca1 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000d66:	793b      	ldrb	r3, [r7, #4]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d006      	beq.n	8000d7e <vWriteIO+0x1b6>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d76:	4859      	ldr	r0, [pc, #356]	@ (8000edc <vWriteIO+0x314>)
 8000d78:	f001 fc96 	bl	80026a8 <HAL_GPIO_WritePin>
 8000d7c:	e005      	b.n	8000d8a <vWriteIO+0x1c2>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d84:	4855      	ldr	r0, [pc, #340]	@ (8000edc <vWriteIO+0x314>)
 8000d86:	f001 fc8f 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000d8a:	793b      	ldrb	r3, [r7, #4]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d006      	beq.n	8000da2 <vWriteIO+0x1da>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9a:	4850      	ldr	r0, [pc, #320]	@ (8000edc <vWriteIO+0x314>)
 8000d9c:	f001 fc84 	bl	80026a8 <HAL_GPIO_WritePin>
 8000da0:	e005      	b.n	8000dae <vWriteIO+0x1e6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000da8:	484c      	ldr	r0, [pc, #304]	@ (8000edc <vWriteIO+0x314>)
 8000daa:	f001 fc7d 	bl	80026a8 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 8000dae:	793b      	ldrb	r3, [r7, #4]
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <vWriteIO+0x1fc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2102      	movs	r1, #2
 8000dbc:	4848      	ldr	r0, [pc, #288]	@ (8000ee0 <vWriteIO+0x318>)
 8000dbe:	f001 fc73 	bl	80026a8 <HAL_GPIO_WritePin>
 8000dc2:	e004      	b.n	8000dce <vWriteIO+0x206>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4845      	ldr	r0, [pc, #276]	@ (8000ee0 <vWriteIO+0x318>)
 8000dca:	f001 fc6d 	bl	80026a8 <HAL_GPIO_WritePin>
 
//Choix du CS.  
 switch (CSx)                                   
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d84f      	bhi.n	8000e74 <vWriteIO+0x2ac>
 8000dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <vWriteIO+0x214>)
 8000dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dda:	bf00      	nop
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000e0f 	.word	0x08000e0f
 8000de4:	08000e31 	.word	0x08000e31
 8000de8:	08000e53 	.word	0x08000e53
 {
 case 0 :
   if (Level == 0)
 8000dec:	797b      	ldrb	r3, [r7, #5]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <vWriteIO+0x238>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df8:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <vWriteIO+0x318>)
 8000dfa:	f001 fc55 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 8000dfe:	e03a      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e06:	4836      	ldr	r0, [pc, #216]	@ (8000ee0 <vWriteIO+0x318>)
 8000e08:	f001 fc4e 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000e0c:	e033      	b.n	8000e76 <vWriteIO+0x2ae>
  
 case 1 :
   if (Level == 0)
 8000e0e:	797b      	ldrb	r3, [r7, #5]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d106      	bne.n	8000e22 <vWriteIO+0x25a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1a:	4831      	ldr	r0, [pc, #196]	@ (8000ee0 <vWriteIO+0x318>)
 8000e1c:	f001 fc44 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 8000e20:	e029      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e28:	482d      	ldr	r0, [pc, #180]	@ (8000ee0 <vWriteIO+0x318>)
 8000e2a:	f001 fc3d 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000e2e:	e022      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 2 :
   if (Level == 0)
 8000e30:	797b      	ldrb	r3, [r7, #5]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d106      	bne.n	8000e44 <vWriteIO+0x27c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e3c:	4828      	ldr	r0, [pc, #160]	@ (8000ee0 <vWriteIO+0x318>)
 8000e3e:	f001 fc33 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 8000e42:	e018      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 8000e44:	2201      	movs	r2, #1
 8000e46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e4a:	4825      	ldr	r0, [pc, #148]	@ (8000ee0 <vWriteIO+0x318>)
 8000e4c:	f001 fc2c 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000e50:	e011      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 3 :
   if (Level == 0)
 8000e52:	797b      	ldrb	r3, [r7, #5]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d106      	bne.n	8000e66 <vWriteIO+0x29e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e5e:	4820      	ldr	r0, [pc, #128]	@ (8000ee0 <vWriteIO+0x318>)
 8000e60:	f001 fc22 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000e64:	e007      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6c:	481c      	ldr	r0, [pc, #112]	@ (8000ee0 <vWriteIO+0x318>)
 8000e6e:	f001 fc1b 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000e72:	e000      	b.n	8000e76 <vWriteIO+0x2ae>
  
 default :
 break;   
 8000e74:	bf00      	nop
 }
 
 //Remettre le CS inactif.
 switch (CSx)
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d855      	bhi.n	8000f28 <vWriteIO+0x360>
 8000e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e84 <vWriteIO+0x2bc>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	08000e95 	.word	0x08000e95
 8000e88:	08000eb7 	.word	0x08000eb7
 8000e8c:	08000ee5 	.word	0x08000ee5
 8000e90:	08000f07 	.word	0x08000f07
 {
 case 0 :
   if (Level == 0)
 8000e94:	797b      	ldrb	r3, [r7, #5]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d106      	bne.n	8000ea8 <vWriteIO+0x2e0>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	480f      	ldr	r0, [pc, #60]	@ (8000ee0 <vWriteIO+0x318>)
 8000ea2:	f001 fc01 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000ea6:	e040      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eae:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <vWriteIO+0x318>)
 8000eb0:	f001 fbfa 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000eb4:	e039      	b.n	8000f2a <vWriteIO+0x362>
  
 case 1 :
   if (Level == 0)
 8000eb6:	797b      	ldrb	r3, [r7, #5]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <vWriteIO+0x302>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <vWriteIO+0x318>)
 8000ec4:	f001 fbf0 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000ec8:	e02f      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed0:	4803      	ldr	r0, [pc, #12]	@ (8000ee0 <vWriteIO+0x318>)
 8000ed2:	f001 fbe9 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000ed6:	e028      	b.n	8000f2a <vWriteIO+0x362>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40020c00 	.word	0x40020c00
 8000ee0:	40020400 	.word	0x40020400
 
 case 2 :
   if (Level == 0)
 8000ee4:	797b      	ldrb	r3, [r7, #5]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <vWriteIO+0x330>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef0:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <vWriteIO+0x36c>)
 8000ef2:	f001 fbd9 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000ef6:	e018      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efe:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <vWriteIO+0x36c>)
 8000f00:	f001 fbd2 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000f04:	e011      	b.n	8000f2a <vWriteIO+0x362>
 
 case 3 :
   if (Level == 0)
 8000f06:	797b      	ldrb	r3, [r7, #5]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d106      	bne.n	8000f1a <vWriteIO+0x352>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <vWriteIO+0x36c>)
 8000f14:	f001 fbc8 	bl	80026a8 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000f18:	e007      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <vWriteIO+0x36c>)
 8000f22:	f001 fbc1 	bl	80026a8 <HAL_GPIO_WritePin>
 break;
 8000f26:	e000      	b.n	8000f2a <vWriteIO+0x362>
  
 default :
 break;   
 8000f28:	bf00      	nop
 }
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40020400 	.word	0x40020400

08000f38 <Main_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Main_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	piloteTimers_initialise();
 8000f3c:	f000 fd04 	bl	8001948 <piloteTimers_initialise>
	serviceBaseDeTemps_initialise();
 8000f40:	f000 ff0e 	bl	8001d60 <serviceBaseDeTemps_initialise>

	interface_BoutonBleuInit();
 8000f44:	f000 fc56 	bl	80017f4 <interface_BoutonBleuInit>
	processusEntreesNum_Init();
 8000f48:	f000 fd1e 	bl	8001988 <processusEntreesNum_Init>
	processusSortiesNum_Init();
 8000f4c:	f000 fd38 	bl	80019c0 <processusSortiesNum_Init>
	processusAffichageInit();
 8000f50:	f000 fe94 	bl	8001c7c <processusAffichageInit>
}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <doNothing>:

void doNothing(void){}
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6a:	f000 ff45 	bl	8001df8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f6e:	f000 f815 	bl	8000f9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f72:	f000 f94f 	bl	8001214 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f76:	f000 f8af 	bl	80010d8 <MX_I2C1_Init>
  MX_USB_HOST_Init();
 8000f7a:	f008 ffc1 	bl	8009f00 <MX_USB_HOST_Init>
  MX_CAN1_Init();
 8000f7e:	f000 f877 	bl	8001070 <MX_CAN1_Init>
  MX_TIM14_Init();
 8000f82:	f000 f923 	bl	80011cc <MX_TIM14_Init>
  MX_TIM2_Init();
 8000f86:	f000 f8d5 	bl	8001134 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Main_Init();
 8000f8a:	f7ff ffd5 	bl	8000f38 <Main_Init>

  piloteTimer14_permetLesInterruptions();
 8000f8e:	f000 fcc7 	bl	8001920 <piloteTimer14_permetLesInterruptions>
  piloteTimer2_permetLesInterruptions();
 8000f92:	f000 fccf 	bl	8001934 <piloteTimer2_permetLesInterruptions>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f96:	f008 ffd9 	bl	8009f4c <MX_USB_HOST_Process>
 8000f9a:	e7fc      	b.n	8000f96 <main+0x30>

08000f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b094      	sub	sp, #80	@ 0x50
 8000fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa2:	f107 0320 	add.w	r3, r7, #32
 8000fa6:	2230      	movs	r2, #48	@ 0x30
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f009 fb5e 	bl	800a66c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <SystemClock_Config+0xcc>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc8:	4a27      	ldr	r2, [pc, #156]	@ (8001068 <SystemClock_Config+0xcc>)
 8000fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fce:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd0:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <SystemClock_Config+0xcc>)
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fdc:	2300      	movs	r3, #0
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	4b22      	ldr	r3, [pc, #136]	@ (800106c <SystemClock_Config+0xd0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a21      	ldr	r2, [pc, #132]	@ (800106c <SystemClock_Config+0xd0>)
 8000fe6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4b1f      	ldr	r3, [pc, #124]	@ (800106c <SystemClock_Config+0xd0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ffc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001000:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001002:	2302      	movs	r3, #2
 8001004:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001006:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800100a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800100c:	2308      	movs	r3, #8
 800100e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001010:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001014:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001016:	2302      	movs	r3, #2
 8001018:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800101a:	2307      	movs	r3, #7
 800101c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	4618      	mov	r0, r3
 8001024:	f004 fc7e 	bl	8005924 <HAL_RCC_OscConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800102e:	f000 f9ff 	bl	8001430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001032:	230f      	movs	r3, #15
 8001034:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001036:	2302      	movs	r3, #2
 8001038:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800103e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001042:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001044:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001048:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800104a:	f107 030c 	add.w	r3, r7, #12
 800104e:	2105      	movs	r1, #5
 8001050:	4618      	mov	r0, r3
 8001052:	f004 fedf 	bl	8005e14 <HAL_RCC_ClockConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800105c:	f000 f9e8 	bl	8001430 <Error_Handler>
  }
}
 8001060:	bf00      	nop
 8001062:	3750      	adds	r7, #80	@ 0x50
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40023800 	.word	0x40023800
 800106c:	40007000 	.word	0x40007000

08001070 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001074:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <MX_CAN1_Init+0x60>)
 8001076:	4a17      	ldr	r2, [pc, #92]	@ (80010d4 <MX_CAN1_Init+0x64>)
 8001078:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800107a:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <MX_CAN1_Init+0x60>)
 800107c:	2210      	movs	r2, #16
 800107e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001080:	4b13      	ldr	r3, [pc, #76]	@ (80010d0 <MX_CAN1_Init+0x60>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001086:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <MX_CAN1_Init+0x60>)
 8001088:	2200      	movs	r2, #0
 800108a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_CAN1_Init+0x60>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <MX_CAN1_Init+0x60>)
 8001094:	2200      	movs	r2, #0
 8001096:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001098:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <MX_CAN1_Init+0x60>)
 800109a:	2200      	movs	r2, #0
 800109c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800109e:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <MX_CAN1_Init+0x60>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80010a4:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <MX_CAN1_Init+0x60>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <MX_CAN1_Init+0x60>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010b0:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <MX_CAN1_Init+0x60>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <MX_CAN1_Init+0x60>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <MX_CAN1_Init+0x60>)
 80010be:	f000 ff31 	bl	8001f24 <HAL_CAN_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80010c8:	f000 f9b2 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000678 	.word	0x20000678
 80010d4:	40006400 	.word	0x40006400

080010d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010de:	4a13      	ldr	r2, [pc, #76]	@ (800112c <MX_I2C1_Init+0x54>)
 80010e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010e2:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010e4:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <MX_I2C1_Init+0x58>)
 80010e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010fe:	2200      	movs	r2, #0
 8001100:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001102:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <MX_I2C1_Init+0x50>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001108:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <MX_I2C1_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <MX_I2C1_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001114:	4804      	ldr	r0, [pc, #16]	@ (8001128 <MX_I2C1_Init+0x50>)
 8001116:	f003 fc0b 	bl	8004930 <HAL_I2C_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001120:	f000 f986 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200006a0 	.word	0x200006a0
 800112c:	40005400 	.word	0x40005400
 8001130:	000186a0 	.word	0x000186a0

08001134 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800113a:	f107 0308 	add.w	r3, r7, #8
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001148:	463b      	mov	r3, r7
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001150:	4b1d      	ldr	r3, [pc, #116]	@ (80011c8 <MX_TIM2_Init+0x94>)
 8001152:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001156:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001158:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <MX_TIM2_Init+0x94>)
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800115e:	4b1a      	ldr	r3, [pc, #104]	@ (80011c8 <MX_TIM2_Init+0x94>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16799;
 8001164:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <MX_TIM2_Init+0x94>)
 8001166:	f244 129f 	movw	r2, #16799	@ 0x419f
 800116a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800116c:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <MX_TIM2_Init+0x94>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <MX_TIM2_Init+0x94>)
 8001174:	2200      	movs	r2, #0
 8001176:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001178:	4813      	ldr	r0, [pc, #76]	@ (80011c8 <MX_TIM2_Init+0x94>)
 800117a:	f005 f857 	bl	800622c <HAL_TIM_Base_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001184:	f000 f954 	bl	8001430 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001188:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800118c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800118e:	f107 0308 	add.w	r3, r7, #8
 8001192:	4619      	mov	r1, r3
 8001194:	480c      	ldr	r0, [pc, #48]	@ (80011c8 <MX_TIM2_Init+0x94>)
 8001196:	f005 f9f9 	bl	800658c <HAL_TIM_ConfigClockSource>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011a0:	f000 f946 	bl	8001430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a4:	2300      	movs	r3, #0
 80011a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011ac:	463b      	mov	r3, r7
 80011ae:	4619      	mov	r1, r3
 80011b0:	4805      	ldr	r0, [pc, #20]	@ (80011c8 <MX_TIM2_Init+0x94>)
 80011b2:	f005 fc1b 	bl	80069ec <HAL_TIMEx_MasterConfigSynchronization>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011bc:	f000 f938 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011c0:	bf00      	nop
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	200006f4 	.word	0x200006f4

080011cc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80011d0:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <MX_TIM14_Init+0x40>)
 80011d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001210 <MX_TIM14_Init+0x44>)
 80011d4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 335;
 80011d6:	4b0d      	ldr	r3, [pc, #52]	@ (800120c <MX_TIM14_Init+0x40>)
 80011d8:	f240 124f 	movw	r2, #335	@ 0x14f
 80011dc:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011de:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <MX_TIM14_Init+0x40>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 55999;
 80011e4:	4b09      	ldr	r3, [pc, #36]	@ (800120c <MX_TIM14_Init+0x40>)
 80011e6:	f64d 22bf 	movw	r2, #55999	@ 0xdabf
 80011ea:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ec:	4b07      	ldr	r3, [pc, #28]	@ (800120c <MX_TIM14_Init+0x40>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f2:	4b06      	ldr	r3, [pc, #24]	@ (800120c <MX_TIM14_Init+0x40>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80011f8:	4804      	ldr	r0, [pc, #16]	@ (800120c <MX_TIM14_Init+0x40>)
 80011fa:	f005 f817 	bl	800622c <HAL_TIM_Base_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8001204:	f000 f914 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	2000073c 	.word	0x2000073c
 8001210:	40002000 	.word	0x40002000

08001214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08c      	sub	sp, #48	@ 0x30
 8001218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121a:	f107 031c 	add.w	r3, r7, #28
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
 8001228:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
 800122e:	4b7a      	ldr	r3, [pc, #488]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	4a79      	ldr	r2, [pc, #484]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001234:	f043 0310 	orr.w	r3, r3, #16
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
 800123a:	4b77      	ldr	r3, [pc, #476]	@ (8001418 <MX_GPIO_Init+0x204>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	f003 0310 	and.w	r3, r3, #16
 8001242:	61bb      	str	r3, [r7, #24]
 8001244:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	4b73      	ldr	r3, [pc, #460]	@ (8001418 <MX_GPIO_Init+0x204>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a72      	ldr	r2, [pc, #456]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001250:	f043 0304 	orr.w	r3, r3, #4
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b70      	ldr	r3, [pc, #448]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f003 0304 	and.w	r3, r3, #4
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b6c      	ldr	r3, [pc, #432]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	4a6b      	ldr	r2, [pc, #428]	@ (8001418 <MX_GPIO_Init+0x204>)
 800126c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001270:	6313      	str	r3, [r2, #48]	@ 0x30
 8001272:	4b69      	ldr	r3, [pc, #420]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	4b65      	ldr	r3, [pc, #404]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	4a64      	ldr	r2, [pc, #400]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	6313      	str	r3, [r2, #48]	@ 0x30
 800128e:	4b62      	ldr	r3, [pc, #392]	@ (8001418 <MX_GPIO_Init+0x204>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	4b5e      	ldr	r3, [pc, #376]	@ (8001418 <MX_GPIO_Init+0x204>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a5d      	ldr	r2, [pc, #372]	@ (8001418 <MX_GPIO_Init+0x204>)
 80012a4:	f043 0302 	orr.w	r3, r3, #2
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b5b      	ldr	r3, [pc, #364]	@ (8001418 <MX_GPIO_Init+0x204>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	607b      	str	r3, [r7, #4]
 80012ba:	4b57      	ldr	r3, [pc, #348]	@ (8001418 <MX_GPIO_Init+0x204>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	4a56      	ldr	r2, [pc, #344]	@ (8001418 <MX_GPIO_Init+0x204>)
 80012c0:	f043 0308 	orr.w	r3, r3, #8
 80012c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c6:	4b54      	ldr	r3, [pc, #336]	@ (8001418 <MX_GPIO_Init+0x204>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	f003 0308 	and.w	r3, r3, #8
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 80012d2:	2200      	movs	r2, #0
 80012d4:	f64f 7141 	movw	r1, #65345	@ 0xff41
 80012d8:	4850      	ldr	r0, [pc, #320]	@ (800141c <MX_GPIO_Init+0x208>)
 80012da:	f001 f9e5 	bl	80026a8 <HAL_GPIO_WritePin>
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80012de:	2201      	movs	r2, #1
 80012e0:	2101      	movs	r1, #1
 80012e2:	484f      	ldr	r0, [pc, #316]	@ (8001420 <MX_GPIO_Init+0x20c>)
 80012e4:	f001 f9e0 	bl	80026a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin, GPIO_PIN_RESET);
 80012e8:	2200      	movs	r2, #0
 80012ea:	21e0      	movs	r1, #224	@ 0xe0
 80012ec:	484d      	ldr	r0, [pc, #308]	@ (8001424 <MX_GPIO_Init+0x210>)
 80012ee:	f001 f9db 	bl	80026a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 80012f2:	2200      	movs	r2, #0
 80012f4:	f647 0103 	movw	r1, #30723	@ 0x7803
 80012f8:	484b      	ldr	r0, [pc, #300]	@ (8001428 <MX_GPIO_Init+0x214>)
 80012fa:	f001 f9d5 	bl	80026a8 <HAL_GPIO_WritePin>
                          |CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80012fe:	2200      	movs	r2, #0
 8001300:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001304:	4849      	ldr	r0, [pc, #292]	@ (800142c <MX_GPIO_Init+0x218>)
 8001306:	f001 f9cf 	bl	80026a8 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TRIAC_CTRL_Pin D0_Pin D1_Pin D2_Pin
                           D3_Pin D4_Pin D5_Pin D6_Pin
                           D7_Pin PHASE_1_Pin */
  GPIO_InitStruct.Pin = TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 800130a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800130e:	61fb      	str	r3, [r7, #28]
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001310:	2301      	movs	r3, #1
 8001312:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	483e      	ldr	r0, [pc, #248]	@ (800141c <MX_GPIO_Init+0x208>)
 8001324:	f001 f80c 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIAC_EXTI_Pin */
  GPIO_InitStruct.Pin = TRIAC_EXTI_Pin;
 8001328:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800132c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800132e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001332:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TRIAC_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	4619      	mov	r1, r3
 800133e:	4838      	ldr	r0, [pc, #224]	@ (8001420 <MX_GPIO_Init+0x20c>)
 8001340:	f000 fffe 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001344:	2301      	movs	r3, #1
 8001346:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001348:	2301      	movs	r3, #1
 800134a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001350:	2300      	movs	r3, #0
 8001352:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	4619      	mov	r1, r3
 800135a:	4831      	ldr	r0, [pc, #196]	@ (8001420 <MX_GPIO_Init+0x20c>)
 800135c:	f000 fff0 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_BLEU_Pin */
  GPIO_InitStruct.Pin = BTN_BLEU_Pin;
 8001360:	2301      	movs	r3, #1
 8001362:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001364:	2300      	movs	r3, #0
 8001366:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BTN_BLEU_GPIO_Port, &GPIO_InitStruct);
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	482c      	ldr	r0, [pc, #176]	@ (8001424 <MX_GPIO_Init+0x210>)
 8001374:	f000 ffe4 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHASE_4_Pin PHASE_2_Pin PHASE_3_Pin */
  GPIO_InitStruct.Pin = PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin;
 8001378:	23e0      	movs	r3, #224	@ 0xe0
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137c:	2301      	movs	r3, #1
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001384:	2300      	movs	r3, #0
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	4619      	mov	r1, r3
 800138e:	4825      	ldr	r0, [pc, #148]	@ (8001424 <MX_GPIO_Init+0x210>)
 8001390:	f000 ffd6 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_Pin A4_Pin CS0_Pin CS1_Pin
                           CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 8001394:	f647 0303 	movw	r3, #30723	@ 0x7803
 8001398:	61fb      	str	r3, [r7, #28]
                          |CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	481e      	ldr	r0, [pc, #120]	@ (8001428 <MX_GPIO_Init+0x214>)
 80013ae:	f000 ffc7 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80013b2:	2304      	movs	r3, #4
 80013b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b6:	2300      	movs	r3, #0
 80013b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	4818      	ldr	r0, [pc, #96]	@ (8001428 <MX_GPIO_Init+0x214>)
 80013c6:	f000 ffbb 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80013ca:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80013ce:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	4812      	ldr	r0, [pc, #72]	@ (800142c <MX_GPIO_Init+0x218>)
 80013e4:	f000 ffac 	bl	8002340 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80013e8:	2320      	movs	r3, #32
 80013ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ec:	2300      	movs	r3, #0
 80013ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	4619      	mov	r1, r3
 80013fa:	480c      	ldr	r0, [pc, #48]	@ (800142c <MX_GPIO_Init+0x218>)
 80013fc:	f000 ffa0 	bl	8002340 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001400:	2200      	movs	r2, #0
 8001402:	2100      	movs	r1, #0
 8001404:	2028      	movs	r0, #40	@ 0x28
 8001406:	f000 ff64 	bl	80022d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800140a:	2028      	movs	r0, #40	@ 0x28
 800140c:	f000 ff7d 	bl	800230a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001410:	bf00      	nop
 8001412:	3730      	adds	r7, #48	@ 0x30
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40023800 	.word	0x40023800
 800141c:	40021000 	.word	0x40021000
 8001420:	40020800 	.word	0x40020800
 8001424:	40020000 	.word	0x40020000
 8001428:	40020400 	.word	0x40020400
 800142c:	40020c00 	.word	0x40020c00

08001430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001434:	b672      	cpsid	i
}
 8001436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <Error_Handler+0x8>

0800143c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_MspInit+0x4c>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	4a0f      	ldr	r2, [pc, #60]	@ (8001488 <HAL_MspInit+0x4c>)
 800144c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001450:	6453      	str	r3, [r2, #68]	@ 0x44
 8001452:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <HAL_MspInit+0x4c>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001456:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <HAL_MspInit+0x4c>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <HAL_MspInit+0x4c>)
 8001468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800146c:	6413      	str	r3, [r2, #64]	@ 0x40
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <HAL_MspInit+0x4c>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800147a:	2007      	movs	r0, #7
 800147c:	f000 ff1e 	bl	80022bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40023800 	.word	0x40023800

0800148c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	@ 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a19      	ldr	r2, [pc, #100]	@ (8001510 <HAL_CAN_MspInit+0x84>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d12b      	bne.n	8001506 <HAL_CAN_MspInit+0x7a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
 80014b2:	4b18      	ldr	r3, [pc, #96]	@ (8001514 <HAL_CAN_MspInit+0x88>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	4a17      	ldr	r2, [pc, #92]	@ (8001514 <HAL_CAN_MspInit+0x88>)
 80014b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <HAL_CAN_MspInit+0x88>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <HAL_CAN_MspInit+0x88>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	4a10      	ldr	r2, [pc, #64]	@ (8001514 <HAL_CAN_MspInit+0x88>)
 80014d4:	f043 0308 	orr.w	r3, r3, #8
 80014d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014da:	4b0e      	ldr	r3, [pc, #56]	@ (8001514 <HAL_CAN_MspInit+0x88>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	f003 0308 	and.w	r3, r3, #8
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014e6:	2303      	movs	r3, #3
 80014e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	2302      	movs	r3, #2
 80014ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f2:	2303      	movs	r3, #3
 80014f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80014f6:	2309      	movs	r3, #9
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	4619      	mov	r1, r3
 8001500:	4805      	ldr	r0, [pc, #20]	@ (8001518 <HAL_CAN_MspInit+0x8c>)
 8001502:	f000 ff1d 	bl	8002340 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	@ 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40006400 	.word	0x40006400
 8001514:	40023800 	.word	0x40023800
 8001518:	40020c00 	.word	0x40020c00

0800151c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08a      	sub	sp, #40	@ 0x28
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a19      	ldr	r2, [pc, #100]	@ (80015a0 <HAL_I2C_MspInit+0x84>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d12c      	bne.n	8001598 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
 8001542:	4b18      	ldr	r3, [pc, #96]	@ (80015a4 <HAL_I2C_MspInit+0x88>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	4a17      	ldr	r2, [pc, #92]	@ (80015a4 <HAL_I2C_MspInit+0x88>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	6313      	str	r3, [r2, #48]	@ 0x30
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <HAL_I2C_MspInit+0x88>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800155a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800155e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001560:	2312      	movs	r3, #18
 8001562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001564:	2301      	movs	r3, #1
 8001566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2300      	movs	r3, #0
 800156a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800156c:	2304      	movs	r3, #4
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	480c      	ldr	r0, [pc, #48]	@ (80015a8 <HAL_I2C_MspInit+0x8c>)
 8001578:	f000 fee2 	bl	8002340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <HAL_I2C_MspInit+0x88>)
 8001582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001584:	4a07      	ldr	r2, [pc, #28]	@ (80015a4 <HAL_I2C_MspInit+0x88>)
 8001586:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800158a:	6413      	str	r3, [r2, #64]	@ 0x40
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <HAL_I2C_MspInit+0x88>)
 800158e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	@ 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40005400 	.word	0x40005400
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40020400 	.word	0x40020400

080015ac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015bc:	d116      	bne.n	80015ec <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c6:	4a19      	ldr	r2, [pc, #100]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	201c      	movs	r0, #28
 80015e0:	f000 fe77 	bl	80022d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015e4:	201c      	movs	r0, #28
 80015e6:	f000 fe90 	bl	800230a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80015ea:	e01a      	b.n	8001622 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM14)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001630 <HAL_TIM_Base_MspInit+0x84>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d115      	bne.n	8001622 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	4a0b      	ldr	r2, [pc, #44]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 8001600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001604:	6413      	str	r3, [r2, #64]	@ 0x40
 8001606:	4b09      	ldr	r3, [pc, #36]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	2100      	movs	r1, #0
 8001616:	202d      	movs	r0, #45	@ 0x2d
 8001618:	f000 fe5b 	bl	80022d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800161c:	202d      	movs	r0, #45	@ 0x2d
 800161e:	f000 fe74 	bl	800230a <HAL_NVIC_EnableIRQ>
}
 8001622:	bf00      	nop
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40023800 	.word	0x40023800
 8001630:	40002000 	.word	0x40002000

08001634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <NMI_Handler+0x4>

0800163c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <HardFault_Handler+0x4>

08001644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <MemManage_Handler+0x4>

0800164c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <BusFault_Handler+0x4>

08001654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <UsageFault_Handler+0x4>

0800165c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800166a:	b480      	push	{r7}
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800168a:	f000 fc07 	bl	8001e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
	...

08001694 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001698:	4802      	ldr	r0, [pc, #8]	@ (80016a4 <TIM2_IRQHandler+0x10>)
 800169a:	f004 fe87 	bl	80063ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200006f4 	.word	0x200006f4

080016a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TRIAC_EXTI_Pin);
 80016ac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016b0:	f001 f814 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016be:	f004 fe75 	bl	80063ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	2000073c 	.word	0x2000073c

080016cc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <OTG_FS_IRQHandler+0x10>)
 80016d2:	f001 fad9 	bl	8002c88 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000b90 	.word	0x20000b90

080016e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016e8:	4a14      	ldr	r2, [pc, #80]	@ (800173c <_sbrk+0x5c>)
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <_sbrk+0x60>)
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f4:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d102      	bne.n	8001702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <_sbrk+0x64>)
 80016fe:	4a12      	ldr	r2, [pc, #72]	@ (8001748 <_sbrk+0x68>)
 8001700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <_sbrk+0x64>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	429a      	cmp	r2, r3
 800170e:	d207      	bcs.n	8001720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001710:	f008 ffc4 	bl	800a69c <__errno>
 8001714:	4603      	mov	r3, r0
 8001716:	220c      	movs	r2, #12
 8001718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800171e:	e009      	b.n	8001734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001720:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001726:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <_sbrk+0x64>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	4a05      	ldr	r2, [pc, #20]	@ (8001744 <_sbrk+0x64>)
 8001730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001732:	68fb      	ldr	r3, [r7, #12]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20020000 	.word	0x20020000
 8001740:	00000400 	.word	0x00000400
 8001744:	20000784 	.word	0x20000784
 8001748:	200010b8 	.word	0x200010b8

0800174c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <SystemInit+0x20>)
 8001752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001756:	4a05      	ldr	r2, [pc, #20]	@ (800176c <SystemInit+0x20>)
 8001758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800175c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <interfaceBtnBleu_gere>:
uint16_t compteurAntiRebond;



void interfaceBtnBleu_gere(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	compteurAvantLecture++;
 8001774:	4b1c      	ldr	r3, [pc, #112]	@ (80017e8 <interfaceBtnBleu_gere+0x78>)
 8001776:	881b      	ldrh	r3, [r3, #0]
 8001778:	3301      	adds	r3, #1
 800177a:	b29a      	uxth	r2, r3
 800177c:	4b1a      	ldr	r3, [pc, #104]	@ (80017e8 <interfaceBtnBleu_gere+0x78>)
 800177e:	801a      	strh	r2, [r3, #0]
	if(compteurAvantLecture < COMPTE_MAX_AVANT_LECTURE)
 8001780:	4b19      	ldr	r3, [pc, #100]	@ (80017e8 <interfaceBtnBleu_gere+0x78>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	2b09      	cmp	r3, #9
 8001786:	d928      	bls.n	80017da <interfaceBtnBleu_gere+0x6a>
	{
		return;
	}
	compteurAvantLecture = 0;
 8001788:	4b17      	ldr	r3, [pc, #92]	@ (80017e8 <interfaceBtnBleu_gere+0x78>)
 800178a:	2200      	movs	r2, #0
 800178c:	801a      	strh	r2, [r3, #0]
	if(pilote_BoutonBleu_Lire() == BOUTON_APPUYE)
 800178e:	f000 f8a7 	bl	80018e0 <pilote_BoutonBleu_Lire>
 8001792:	4603      	mov	r3, r0
 8001794:	2b01      	cmp	r3, #1
 8001796:	d10f      	bne.n	80017b8 <interfaceBtnBleu_gere+0x48>
	{
		compteurAntiRebond++;
 8001798:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <interfaceBtnBleu_gere+0x7c>)
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	b29a      	uxth	r2, r3
 80017a0:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <interfaceBtnBleu_gere+0x7c>)
 80017a2:	801a      	strh	r2, [r3, #0]
		if(compteurAntiRebond <= NOMBRE_MIN_LECTURE_PAR_DECISION)
 80017a4:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <interfaceBtnBleu_gere+0x7c>)
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	2b0a      	cmp	r3, #10
 80017aa:	d918      	bls.n	80017de <interfaceBtnBleu_gere+0x6e>
		{
			return;
		}
		interfaceBtnBleu.etatBouton = BOUTON_APPUYE;
 80017ac:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <interfaceBtnBleu_gere+0x80>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
		interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 80017b2:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <interfaceBtnBleu_gere+0x80>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	705a      	strb	r2, [r3, #1]
	}
	compteurAntiRebond--;
 80017b8:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <interfaceBtnBleu_gere+0x7c>)
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	3b01      	subs	r3, #1
 80017be:	b29a      	uxth	r2, r3
 80017c0:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <interfaceBtnBleu_gere+0x7c>)
 80017c2:	801a      	strh	r2, [r3, #0]
	if(compteurAntiRebond > 0)
 80017c4:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <interfaceBtnBleu_gere+0x7c>)
 80017c6:	881b      	ldrh	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d10a      	bne.n	80017e2 <interfaceBtnBleu_gere+0x72>
	{
		return;
	}
	interfaceBtnBleu.etatBouton = BOUTON_RELACHE;
 80017cc:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <interfaceBtnBleu_gere+0x80>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
	interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 80017d2:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <interfaceBtnBleu_gere+0x80>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	705a      	strb	r2, [r3, #1]
 80017d8:	e004      	b.n	80017e4 <interfaceBtnBleu_gere+0x74>
		return;
 80017da:	bf00      	nop
 80017dc:	e002      	b.n	80017e4 <interfaceBtnBleu_gere+0x74>
			return;
 80017de:	bf00      	nop
 80017e0:	e000      	b.n	80017e4 <interfaceBtnBleu_gere+0x74>
		return;
 80017e2:	bf00      	nop
}
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000788 	.word	0x20000788
 80017ec:	2000078a 	.word	0x2000078a
 80017f0:	2000078c 	.word	0x2000078c

080017f4 <interface_BoutonBleuInit>:
//Variables publiques
INTERFACE_BTN_BLEU interfaceBtnBleu;

//Fonctions publiques
void interface_BoutonBleuInit()
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
	interfaceBtnBleu.information = INFORMATION_TRAITEE;
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <interface_BoutonBleuInit+0x20>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	705a      	strb	r2, [r3, #1]
	interfaceBtnBleu.etatBouton = BOUTON_INCONNU;
 80017fe:	4b05      	ldr	r3, [pc, #20]	@ (8001814 <interface_BoutonBleuInit+0x20>)
 8001800:	2202      	movs	r2, #2
 8001802:	701a      	strb	r2, [r3, #0]

	serviceBaseDeTemps_execute[INTERFACE_BTN_BLEU_PHASE] =
 8001804:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <interface_BoutonBleuInit+0x24>)
 8001806:	4a05      	ldr	r2, [pc, #20]	@ (800181c <interface_BoutonBleuInit+0x28>)
 8001808:	609a      	str	r2, [r3, #8]
			interfaceBtnBleu_gere;
}
 800180a:	bf00      	nop
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	2000078c 	.word	0x2000078c
 8001818:	200007a0 	.word	0x200007a0
 800181c:	08001771 	.word	0x08001771

08001820 <lectureEntrees>:
#include "interface_PCF8574.h"

extern I2C_HandleTypeDef hi2c1;

void lectureEntrees(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af02      	add	r7, sp, #8
////	if(interfacePCF8574.information == INFORMATION_DISPONIBLE)
//	{
//		return;
//	}

	if(HAL_I2C_Master_Receive(&hi2c1, ADDR_ENTREE_CARTE1, &temp1, 1, 1) == HAL_OK)
 8001826:	2301      	movs	r3, #1
 8001828:	9300      	str	r3, [sp, #0]
 800182a:	2301      	movs	r3, #1
 800182c:	4a16      	ldr	r2, [pc, #88]	@ (8001888 <lectureEntrees+0x68>)
 800182e:	2170      	movs	r1, #112	@ 0x70
 8001830:	4816      	ldr	r0, [pc, #88]	@ (800188c <lectureEntrees+0x6c>)
 8001832:	f003 fabf 	bl	8004db4 <HAL_I2C_Master_Receive>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d103      	bne.n	8001844 <lectureEntrees+0x24>
	{
		interfacePCF8574.entreesCarte1 = temp1;
 800183c:	4b12      	ldr	r3, [pc, #72]	@ (8001888 <lectureEntrees+0x68>)
 800183e:	781a      	ldrb	r2, [r3, #0]
 8001840:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <lectureEntrees+0x70>)
 8001842:	705a      	strb	r2, [r3, #1]
	}
	if(HAL_I2C_Master_Receive(&hi2c1, ADDR_ENTREE_CARTE2, &temp2, 1, 1) == HAL_OK)
 8001844:	2301      	movs	r3, #1
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	2301      	movs	r3, #1
 800184a:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <lectureEntrees+0x74>)
 800184c:	2174      	movs	r1, #116	@ 0x74
 800184e:	480f      	ldr	r0, [pc, #60]	@ (800188c <lectureEntrees+0x6c>)
 8001850:	f003 fab0 	bl	8004db4 <HAL_I2C_Master_Receive>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d103      	bne.n	8001862 <lectureEntrees+0x42>
	{
		interfacePCF8574.entreesCarte2 = temp2;
 800185a:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <lectureEntrees+0x74>)
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <lectureEntrees+0x70>)
 8001860:	709a      	strb	r2, [r3, #2]
	}
	if(HAL_I2C_Master_Receive(&hi2c1, ADDR_ENTREE_CARTE3, &temp3, 1, 1) == HAL_OK)
 8001862:	2301      	movs	r3, #1
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	2301      	movs	r3, #1
 8001868:	4a0b      	ldr	r2, [pc, #44]	@ (8001898 <lectureEntrees+0x78>)
 800186a:	2176      	movs	r1, #118	@ 0x76
 800186c:	4807      	ldr	r0, [pc, #28]	@ (800188c <lectureEntrees+0x6c>)
 800186e:	f003 faa1 	bl	8004db4 <HAL_I2C_Master_Receive>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d103      	bne.n	8001880 <lectureEntrees+0x60>
	{
		interfacePCF8574.entreesCarte3 = temp3;
 8001878:	4b07      	ldr	r3, [pc, #28]	@ (8001898 <lectureEntrees+0x78>)
 800187a:	781a      	ldrb	r2, [r3, #0]
 800187c:	4b04      	ldr	r3, [pc, #16]	@ (8001890 <lectureEntrees+0x70>)
 800187e:	70da      	strb	r2, [r3, #3]
	}
//	interfacePCF8574.information = INFORMATION_DISPONIBLE;
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20000796 	.word	0x20000796
 800188c:	200006a0 	.word	0x200006a0
 8001890:	20000790 	.word	0x20000790
 8001894:	20000797 	.word	0x20000797
 8001898:	20000798 	.word	0x20000798

0800189c <ecritureSorties>:

void ecritureSorties(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af02      	add	r7, sp, #8
	// inversion pour ecriture logique 1=1, 0=0
	uint8_t out1 = interfacePCF8574.sortiesCarte1;
 80018a2:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <ecritureSorties+0x3c>)
 80018a4:	791b      	ldrb	r3, [r3, #4]
 80018a6:	71fb      	strb	r3, [r7, #7]
	uint8_t out2 = interfacePCF8574.sortiesCarte2;
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <ecritureSorties+0x3c>)
 80018aa:	795b      	ldrb	r3, [r3, #5]
 80018ac:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Master_Transmit(&hi2c1, ADDR_SORTIE_CARTE1, &out1, 1, 1);
 80018ae:	1dfa      	adds	r2, r7, #7
 80018b0:	2301      	movs	r3, #1
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2301      	movs	r3, #1
 80018b6:	2178      	movs	r1, #120	@ 0x78
 80018b8:	4808      	ldr	r0, [pc, #32]	@ (80018dc <ecritureSorties+0x40>)
 80018ba:	f003 f97d 	bl	8004bb8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, ADDR_SORTIE_CARTE2, &out2, 1, 1);
 80018be:	1dba      	adds	r2, r7, #6
 80018c0:	2301      	movs	r3, #1
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	2301      	movs	r3, #1
 80018c6:	217a      	movs	r1, #122	@ 0x7a
 80018c8:	4804      	ldr	r0, [pc, #16]	@ (80018dc <ecritureSorties+0x40>)
 80018ca:	f003 f975 	bl	8004bb8 <HAL_I2C_Master_Transmit>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20000790 	.word	0x20000790
 80018dc:	200006a0 	.word	0x200006a0

080018e0 <pilote_BoutonBleu_Lire>:
#include "main.h"
#include "pilote_BoutonBleu.h"

//Fonctions publiques
uint8_t pilote_BoutonBleu_Lire(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BTN_BLEU_GPIO_Port, BTN_BLEU_Pin);
 80018e4:	2101      	movs	r1, #1
 80018e6:	4803      	ldr	r0, [pc, #12]	@ (80018f4 <pilote_BoutonBleu_Lire+0x14>)
 80018e8:	f000 fec6 	bl	8002678 <HAL_GPIO_ReadPin>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40020000 	.word	0x40020000

080018f8 <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a05      	ldr	r2, [pc, #20]	@ (8001918 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d102      	bne.n	800190e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  piloteTimer14_execute();
 8001908:	4b04      	ldr	r3, [pc, #16]	@ (800191c <HAL_TIM_PeriodElapsedCallback+0x24>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4798      	blx	r3
  }
  if(htim == &htim2)
  {

  }
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	2000073c 	.word	0x2000073c
 800191c:	2000079c 	.word	0x2000079c

08001920 <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 8001924:	4802      	ldr	r0, [pc, #8]	@ (8001930 <piloteTimer14_permetLesInterruptions+0x10>)
 8001926:	f004 fcd1 	bl	80062cc <HAL_TIM_Base_Start_IT>
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	2000073c 	.word	0x2000073c

08001934 <piloteTimer2_permetLesInterruptions>:

void piloteTimer2_permetLesInterruptions(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim2);
 8001938:	4802      	ldr	r0, [pc, #8]	@ (8001944 <piloteTimer2_permetLesInterruptions+0x10>)
 800193a:	f004 fcc7 	bl	80062cc <HAL_TIM_Base_Start_IT>
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200006f4 	.word	0x200006f4

08001948 <piloteTimers_initialise>:

void piloteTimers_initialise(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 800194c:	4b03      	ldr	r3, [pc, #12]	@ (800195c <piloteTimers_initialise+0x14>)
 800194e:	4a04      	ldr	r2, [pc, #16]	@ (8001960 <piloteTimers_initialise+0x18>)
 8001950:	601a      	str	r2, [r3, #0]
}
 8001952:	bf00      	nop
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	2000079c 	.word	0x2000079c
 8001960:	08000f59 	.word	0x08000f59

08001964 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TRIAC_EXTI_Pin)
	{

	}
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <processusEntreesNum_Lire>:

//fonctions privees
void processusEntreesNum_Lire(void);

void processusEntreesNum_Lire(void)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	af00      	add	r7, sp, #0
	lectureEntrees();
 800197e:	f7ff ff4f 	bl	8001820 <lectureEntrees>
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <processusEntreesNum_Init>:

void processusEntreesNum_Init(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] =
 800198c:	4b03      	ldr	r3, [pc, #12]	@ (800199c <processusEntreesNum_Init+0x14>)
 800198e:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <processusEntreesNum_Init+0x18>)
 8001990:	601a      	str	r2, [r3, #0]
			processusEntreesNum_Lire;
}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	200007a0 	.word	0x200007a0
 80019a0:	0800197b 	.word	0x0800197b

080019a4 <processusSortiesNum_Ecrire>:
#include "interface_PCF8574.h"

void processusSortiesNum_Ecrire(void);

void processusSortiesNum_Ecrire(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	interfacePCF8574.sortiesCarte1 = ~0x01;
 80019a8:	4b04      	ldr	r3, [pc, #16]	@ (80019bc <processusSortiesNum_Ecrire+0x18>)
 80019aa:	22fe      	movs	r2, #254	@ 0xfe
 80019ac:	711a      	strb	r2, [r3, #4]
	interfacePCF8574.sortiesCarte2 = ~0x80;
 80019ae:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <processusSortiesNum_Ecrire+0x18>)
 80019b0:	227f      	movs	r2, #127	@ 0x7f
 80019b2:	715a      	strb	r2, [r3, #5]
	ecritureSorties();
 80019b4:	f7ff ff72 	bl	800189c <ecritureSorties>
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000790 	.word	0x20000790

080019c0 <processusSortiesNum_Init>:

void processusSortiesNum_Init(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] =
 80019c4:	4b03      	ldr	r3, [pc, #12]	@ (80019d4 <processusSortiesNum_Init+0x14>)
 80019c6:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <processusSortiesNum_Init+0x18>)
 80019c8:	605a      	str	r2, [r3, #4]
				processusSortiesNum_Ecrire;
}
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	200007a0 	.word	0x200007a0
 80019d8:	080019a5 	.word	0x080019a5

080019dc <byteToBinary>:
void byteToBinary(uint8_t value, uint8_t *dest);
void processusAffichage_Afficher(void);


void byteToBinary(uint8_t value, uint8_t *dest)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	6039      	str	r1, [r7, #0]
 80019e6:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 80019e8:	2300      	movs	r3, #0
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	e014      	b.n	8001a18 <byteToBinary+0x3c>
    {
        dest[i] = (value & (1 << (7 - i))) ? '1' : '0';
 80019ee:	79fa      	ldrb	r2, [r7, #7]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f1c3 0307 	rsb	r3, r3, #7
 80019f6:	fa42 f303 	asr.w	r3, r2, r3
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <byteToBinary+0x2a>
 8001a02:	2131      	movs	r1, #49	@ 0x31
 8001a04:	e000      	b.n	8001a08 <byteToBinary+0x2c>
 8001a06:	2130      	movs	r1, #48	@ 0x30
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	460a      	mov	r2, r1
 8001a10:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	3301      	adds	r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2b07      	cmp	r3, #7
 8001a1c:	dde7      	ble.n	80019ee <byteToBinary+0x12>
    }
}
 8001a1e:	bf00      	nop
 8001a20:	bf00      	nop
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <processusAffichage_Afficher>:


void processusAffichage_Afficher(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	@ 0x28
 8001a30:	af00      	add	r7, sp, #0
	uint8_t entrees_Num3[8];

	uint8_t sorties_Num1[8];
	uint8_t sorties_Num2[8];

	byteToBinary(interfacePCF8574.entreesCarte1, entrees_Num1);
 8001a32:	4b91      	ldr	r3, [pc, #580]	@ (8001c78 <processusAffichage_Afficher+0x24c>)
 8001a34:	785b      	ldrb	r3, [r3, #1]
 8001a36:	f107 0220 	add.w	r2, r7, #32
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ffcd 	bl	80019dc <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte2, entrees_Num2);
 8001a42:	4b8d      	ldr	r3, [pc, #564]	@ (8001c78 <processusAffichage_Afficher+0x24c>)
 8001a44:	789b      	ldrb	r3, [r3, #2]
 8001a46:	f107 0218 	add.w	r2, r7, #24
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ffc5 	bl	80019dc <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte3, entrees_Num3);
 8001a52:	4b89      	ldr	r3, [pc, #548]	@ (8001c78 <processusAffichage_Afficher+0x24c>)
 8001a54:	78db      	ldrb	r3, [r3, #3]
 8001a56:	f107 0210 	add.w	r2, r7, #16
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ffbd 	bl	80019dc <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte1, sorties_Num1);
 8001a62:	4b85      	ldr	r3, [pc, #532]	@ (8001c78 <processusAffichage_Afficher+0x24c>)
 8001a64:	791b      	ldrb	r3, [r3, #4]
 8001a66:	f107 0208 	add.w	r2, r7, #8
 8001a6a:	4611      	mov	r1, r2
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff ffb5 	bl	80019dc <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte2, sorties_Num2);
 8001a72:	4b81      	ldr	r3, [pc, #516]	@ (8001c78 <processusAffichage_Afficher+0x24c>)
 8001a74:	795b      	ldrb	r3, [r3, #5]
 8001a76:	463a      	mov	r2, r7
 8001a78:	4611      	mov	r1, r2
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff ffae 	bl	80019dc <byteToBinary>

	vPutCharGLcd(sorties_Num1[0], 1, 5, 5);
 8001a80:	7a38      	ldrb	r0, [r7, #8]
 8001a82:	2305      	movs	r3, #5
 8001a84:	2205      	movs	r2, #5
 8001a86:	2101      	movs	r1, #1
 8001a88:	f7fe fdc8 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[1], 1, 6, 5);
 8001a8c:	7a78      	ldrb	r0, [r7, #9]
 8001a8e:	2305      	movs	r3, #5
 8001a90:	2206      	movs	r2, #6
 8001a92:	2101      	movs	r1, #1
 8001a94:	f7fe fdc2 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[2], 1, 7, 5);
 8001a98:	7ab8      	ldrb	r0, [r7, #10]
 8001a9a:	2305      	movs	r3, #5
 8001a9c:	2207      	movs	r2, #7
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	f7fe fdbc 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[3], 1, 8, 5);
 8001aa4:	7af8      	ldrb	r0, [r7, #11]
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	2208      	movs	r2, #8
 8001aaa:	2101      	movs	r1, #1
 8001aac:	f7fe fdb6 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[4], 1, 12, 5);
 8001ab0:	7b38      	ldrb	r0, [r7, #12]
 8001ab2:	2305      	movs	r3, #5
 8001ab4:	220c      	movs	r2, #12
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	f7fe fdb0 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[5], 1, 13, 5);
 8001abc:	7b78      	ldrb	r0, [r7, #13]
 8001abe:	2305      	movs	r3, #5
 8001ac0:	220d      	movs	r2, #13
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	f7fe fdaa 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[6], 1, 14, 5);
 8001ac8:	7bb8      	ldrb	r0, [r7, #14]
 8001aca:	2305      	movs	r3, #5
 8001acc:	220e      	movs	r2, #14
 8001ace:	2101      	movs	r1, #1
 8001ad0:	f7fe fda4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[7], 1, 15, 5);
 8001ad4:	7bf8      	ldrb	r0, [r7, #15]
 8001ad6:	2305      	movs	r3, #5
 8001ad8:	220f      	movs	r2, #15
 8001ada:	2101      	movs	r1, #1
 8001adc:	f7fe fd9e 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(sorties_Num2[0], 2, 5, 5);
 8001ae0:	7838      	ldrb	r0, [r7, #0]
 8001ae2:	2305      	movs	r3, #5
 8001ae4:	2205      	movs	r2, #5
 8001ae6:	2102      	movs	r1, #2
 8001ae8:	f7fe fd98 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[1], 2, 6, 5);
 8001aec:	7878      	ldrb	r0, [r7, #1]
 8001aee:	2305      	movs	r3, #5
 8001af0:	2206      	movs	r2, #6
 8001af2:	2102      	movs	r1, #2
 8001af4:	f7fe fd92 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[2], 2, 7, 5);
 8001af8:	78b8      	ldrb	r0, [r7, #2]
 8001afa:	2305      	movs	r3, #5
 8001afc:	2207      	movs	r2, #7
 8001afe:	2102      	movs	r1, #2
 8001b00:	f7fe fd8c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[3], 2, 8, 5);
 8001b04:	78f8      	ldrb	r0, [r7, #3]
 8001b06:	2305      	movs	r3, #5
 8001b08:	2208      	movs	r2, #8
 8001b0a:	2102      	movs	r1, #2
 8001b0c:	f7fe fd86 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[4], 2, 12, 5);
 8001b10:	7938      	ldrb	r0, [r7, #4]
 8001b12:	2305      	movs	r3, #5
 8001b14:	220c      	movs	r2, #12
 8001b16:	2102      	movs	r1, #2
 8001b18:	f7fe fd80 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[5], 2, 13, 5);
 8001b1c:	7978      	ldrb	r0, [r7, #5]
 8001b1e:	2305      	movs	r3, #5
 8001b20:	220d      	movs	r2, #13
 8001b22:	2102      	movs	r1, #2
 8001b24:	f7fe fd7a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[6], 2, 14, 5);
 8001b28:	79b8      	ldrb	r0, [r7, #6]
 8001b2a:	2305      	movs	r3, #5
 8001b2c:	220e      	movs	r2, #14
 8001b2e:	2102      	movs	r1, #2
 8001b30:	f7fe fd74 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[7], 2, 15, 5);
 8001b34:	79f8      	ldrb	r0, [r7, #7]
 8001b36:	2305      	movs	r3, #5
 8001b38:	220f      	movs	r2, #15
 8001b3a:	2102      	movs	r1, #2
 8001b3c:	f7fe fd6e 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(entrees_Num1[0], 3, 5, 5);
 8001b40:	f897 0020 	ldrb.w	r0, [r7, #32]
 8001b44:	2305      	movs	r3, #5
 8001b46:	2205      	movs	r2, #5
 8001b48:	2103      	movs	r1, #3
 8001b4a:	f7fe fd67 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[1], 3, 6, 5);
 8001b4e:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 8001b52:	2305      	movs	r3, #5
 8001b54:	2206      	movs	r2, #6
 8001b56:	2103      	movs	r1, #3
 8001b58:	f7fe fd60 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[2], 3, 7, 5);
 8001b5c:	f897 0022 	ldrb.w	r0, [r7, #34]	@ 0x22
 8001b60:	2305      	movs	r3, #5
 8001b62:	2207      	movs	r2, #7
 8001b64:	2103      	movs	r1, #3
 8001b66:	f7fe fd59 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[3], 3, 8, 5);
 8001b6a:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8001b6e:	2305      	movs	r3, #5
 8001b70:	2208      	movs	r2, #8
 8001b72:	2103      	movs	r1, #3
 8001b74:	f7fe fd52 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[4], 3, 12, 5);
 8001b78:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8001b7c:	2305      	movs	r3, #5
 8001b7e:	220c      	movs	r2, #12
 8001b80:	2103      	movs	r1, #3
 8001b82:	f7fe fd4b 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[5], 3, 13, 5);
 8001b86:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 8001b8a:	2305      	movs	r3, #5
 8001b8c:	220d      	movs	r2, #13
 8001b8e:	2103      	movs	r1, #3
 8001b90:	f7fe fd44 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[6], 3, 14, 5);
 8001b94:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8001b98:	2305      	movs	r3, #5
 8001b9a:	220e      	movs	r2, #14
 8001b9c:	2103      	movs	r1, #3
 8001b9e:	f7fe fd3d 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[7], 3, 15, 5);
 8001ba2:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8001ba6:	2305      	movs	r3, #5
 8001ba8:	220f      	movs	r2, #15
 8001baa:	2103      	movs	r1, #3
 8001bac:	f7fe fd36 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(entrees_Num2[0], 4, 5, 5);
 8001bb0:	7e38      	ldrb	r0, [r7, #24]
 8001bb2:	2305      	movs	r3, #5
 8001bb4:	2205      	movs	r2, #5
 8001bb6:	2104      	movs	r1, #4
 8001bb8:	f7fe fd30 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[1], 4, 6, 5);
 8001bbc:	7e78      	ldrb	r0, [r7, #25]
 8001bbe:	2305      	movs	r3, #5
 8001bc0:	2206      	movs	r2, #6
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	f7fe fd2a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[2], 4, 7, 5);
 8001bc8:	7eb8      	ldrb	r0, [r7, #26]
 8001bca:	2305      	movs	r3, #5
 8001bcc:	2207      	movs	r2, #7
 8001bce:	2104      	movs	r1, #4
 8001bd0:	f7fe fd24 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[3], 4, 8, 5);
 8001bd4:	7ef8      	ldrb	r0, [r7, #27]
 8001bd6:	2305      	movs	r3, #5
 8001bd8:	2208      	movs	r2, #8
 8001bda:	2104      	movs	r1, #4
 8001bdc:	f7fe fd1e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[4], 4, 12, 5);
 8001be0:	7f38      	ldrb	r0, [r7, #28]
 8001be2:	2305      	movs	r3, #5
 8001be4:	220c      	movs	r2, #12
 8001be6:	2104      	movs	r1, #4
 8001be8:	f7fe fd18 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[5], 4, 13, 5);
 8001bec:	7f78      	ldrb	r0, [r7, #29]
 8001bee:	2305      	movs	r3, #5
 8001bf0:	220d      	movs	r2, #13
 8001bf2:	2104      	movs	r1, #4
 8001bf4:	f7fe fd12 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[6], 4, 14, 5);
 8001bf8:	7fb8      	ldrb	r0, [r7, #30]
 8001bfa:	2305      	movs	r3, #5
 8001bfc:	220e      	movs	r2, #14
 8001bfe:	2104      	movs	r1, #4
 8001c00:	f7fe fd0c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[7], 4, 15, 5);
 8001c04:	7ff8      	ldrb	r0, [r7, #31]
 8001c06:	2305      	movs	r3, #5
 8001c08:	220f      	movs	r2, #15
 8001c0a:	2104      	movs	r1, #4
 8001c0c:	f7fe fd06 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(entrees_Num3[0], 5, 5, 5);
 8001c10:	7c38      	ldrb	r0, [r7, #16]
 8001c12:	2305      	movs	r3, #5
 8001c14:	2205      	movs	r2, #5
 8001c16:	2105      	movs	r1, #5
 8001c18:	f7fe fd00 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[1], 5, 6, 5);
 8001c1c:	7c78      	ldrb	r0, [r7, #17]
 8001c1e:	2305      	movs	r3, #5
 8001c20:	2206      	movs	r2, #6
 8001c22:	2105      	movs	r1, #5
 8001c24:	f7fe fcfa 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[2], 5, 7, 5);
 8001c28:	7cb8      	ldrb	r0, [r7, #18]
 8001c2a:	2305      	movs	r3, #5
 8001c2c:	2207      	movs	r2, #7
 8001c2e:	2105      	movs	r1, #5
 8001c30:	f7fe fcf4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[3], 5, 8, 5);
 8001c34:	7cf8      	ldrb	r0, [r7, #19]
 8001c36:	2305      	movs	r3, #5
 8001c38:	2208      	movs	r2, #8
 8001c3a:	2105      	movs	r1, #5
 8001c3c:	f7fe fcee 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[4], 5, 12, 5);
 8001c40:	7d38      	ldrb	r0, [r7, #20]
 8001c42:	2305      	movs	r3, #5
 8001c44:	220c      	movs	r2, #12
 8001c46:	2105      	movs	r1, #5
 8001c48:	f7fe fce8 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[5], 5, 13, 5);
 8001c4c:	7d78      	ldrb	r0, [r7, #21]
 8001c4e:	2305      	movs	r3, #5
 8001c50:	220d      	movs	r2, #13
 8001c52:	2105      	movs	r1, #5
 8001c54:	f7fe fce2 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[6], 5, 14, 5);
 8001c58:	7db8      	ldrb	r0, [r7, #22]
 8001c5a:	2305      	movs	r3, #5
 8001c5c:	220e      	movs	r2, #14
 8001c5e:	2105      	movs	r1, #5
 8001c60:	f7fe fcdc 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[7], 5, 15, 5);
 8001c64:	7df8      	ldrb	r0, [r7, #23]
 8001c66:	2305      	movs	r3, #5
 8001c68:	220f      	movs	r2, #15
 8001c6a:	2105      	movs	r1, #5
 8001c6c:	f7fe fcd6 	bl	800061c <vPutCharGLcd>

}
 8001c70:	bf00      	nop
 8001c72:	3728      	adds	r7, #40	@ 0x28
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000790 	.word	0x20000790

08001c7c <processusAffichageInit>:


AFFICHAGE affichageLCD;

void processusAffichageInit(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8001c80:	2200      	movs	r2, #0
 8001c82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c86:	4821      	ldr	r0, [pc, #132]	@ (8001d0c <processusAffichageInit+0x90>)
 8001c88:	f000 fd0e 	bl	80026a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c92:	481e      	ldr	r0, [pc, #120]	@ (8001d0c <processusAffichageInit+0x90>)
 8001c94:	f000 fd08 	bl	80026a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c9e:	481b      	ldr	r0, [pc, #108]	@ (8001d0c <processusAffichageInit+0x90>)
 8001ca0:	f000 fd02 	bl	80026a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001caa:	4818      	ldr	r0, [pc, #96]	@ (8001d0c <processusAffichageInit+0x90>)
 8001cac:	f000 fcfc 	bl	80026a8 <HAL_GPIO_WritePin>

  HAL_Delay(100);
 8001cb0:	2064      	movs	r0, #100	@ 0x64
 8001cb2:	f000 f913 	bl	8001edc <HAL_Delay>
  vInitGLcd();
 8001cb6:	f7fe fc45 	bl	8000544 <vInitGLcd>
  HAL_Delay(100);
 8001cba:	2064      	movs	r0, #100	@ 0x64
 8001cbc:	f000 f90e 	bl	8001edc <HAL_Delay>
  vClearGLcd(0x00);
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f7fe fc6b 	bl	800059c <vClearGLcd>

  vPutStringGLcd(base_affichage[0], 0, 5);
 8001cc6:	2205      	movs	r2, #5
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4811      	ldr	r0, [pc, #68]	@ (8001d10 <processusAffichageInit+0x94>)
 8001ccc:	f7fe fd6e 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[1], 1, 5);
 8001cd0:	2205      	movs	r2, #5
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	480f      	ldr	r0, [pc, #60]	@ (8001d14 <processusAffichageInit+0x98>)
 8001cd6:	f7fe fd69 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[2], 2, 5);
 8001cda:	2205      	movs	r2, #5
 8001cdc:	2102      	movs	r1, #2
 8001cde:	480e      	ldr	r0, [pc, #56]	@ (8001d18 <processusAffichageInit+0x9c>)
 8001ce0:	f7fe fd64 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[3], 3, 5);
 8001ce4:	2205      	movs	r2, #5
 8001ce6:	2103      	movs	r1, #3
 8001ce8:	480c      	ldr	r0, [pc, #48]	@ (8001d1c <processusAffichageInit+0xa0>)
 8001cea:	f7fe fd5f 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[4], 4, 5);
 8001cee:	2205      	movs	r2, #5
 8001cf0:	2104      	movs	r1, #4
 8001cf2:	480b      	ldr	r0, [pc, #44]	@ (8001d20 <processusAffichageInit+0xa4>)
 8001cf4:	f7fe fd5a 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[5], 5, 5);
 8001cf8:	2205      	movs	r2, #5
 8001cfa:	2105      	movs	r1, #5
 8001cfc:	4809      	ldr	r0, [pc, #36]	@ (8001d24 <processusAffichageInit+0xa8>)
 8001cfe:	f7fe fd55 	bl	80007ac <vPutStringGLcd>

  serviceBaseDeTemps_execute[PROCESSUS_AFFICHAGE_PHASE] =
 8001d02:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <processusAffichageInit+0xac>)
 8001d04:	4a09      	ldr	r2, [pc, #36]	@ (8001d2c <processusAffichageInit+0xb0>)
 8001d06:	60da      	str	r2, [r3, #12]
      processusAffichage_Afficher;
}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40020400 	.word	0x40020400
 8001d10:	20000558 	.word	0x20000558
 8001d14:	2000056f 	.word	0x2000056f
 8001d18:	20000586 	.word	0x20000586
 8001d1c:	2000059d 	.word	0x2000059d
 8001d20:	200005b4 	.word	0x200005b4
 8001d24:	200005cb 	.word	0x200005cb
 8001d28:	200007a0 	.word	0x200007a0
 8001d2c:	08001a2d 	.word	0x08001a2d

08001d30 <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001d36:	2300      	movs	r3, #0
 8001d38:	71fb      	strb	r3, [r7, #7]
 8001d3a:	e007      	b.n	8001d4c <serviceBaseDeTemps_gere+0x1c>
  {
    serviceBaseDeTemps_execute[i]();
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	4a07      	ldr	r2, [pc, #28]	@ (8001d5c <serviceBaseDeTemps_gere+0x2c>)
 8001d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d44:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	71fb      	strb	r3, [r7, #7]
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	d9f4      	bls.n	8001d3c <serviceBaseDeTemps_gere+0xc>
  }
}
 8001d52:	bf00      	nop
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200007a0 	.word	0x200007a0

08001d60 <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001d66:	2300      	movs	r3, #0
 8001d68:	71fb      	strb	r3, [r7, #7]
 8001d6a:	e007      	b.n	8001d7c <serviceBaseDeTemps_initialise+0x1c>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	4a09      	ldr	r2, [pc, #36]	@ (8001d94 <serviceBaseDeTemps_initialise+0x34>)
 8001d70:	4909      	ldr	r1, [pc, #36]	@ (8001d98 <serviceBaseDeTemps_initialise+0x38>)
 8001d72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	71fb      	strb	r3, [r7, #7]
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	2b03      	cmp	r3, #3
 8001d80:	d9f4      	bls.n	8001d6c <serviceBaseDeTemps_initialise+0xc>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 8001d82:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <serviceBaseDeTemps_initialise+0x3c>)
 8001d84:	4a06      	ldr	r2, [pc, #24]	@ (8001da0 <serviceBaseDeTemps_initialise+0x40>)
 8001d86:	601a      	str	r2, [r3, #0]
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	200007a0 	.word	0x200007a0
 8001d98:	08000f59 	.word	0x08000f59
 8001d9c:	2000079c 	.word	0x2000079c
 8001da0:	08001d31 	.word	0x08001d31

08001da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001da4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ddc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001da8:	f7ff fcd0 	bl	800174c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dac:	480c      	ldr	r0, [pc, #48]	@ (8001de0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dae:	490d      	ldr	r1, [pc, #52]	@ (8001de4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001db0:	4a0d      	ldr	r2, [pc, #52]	@ (8001de8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db4:	e002      	b.n	8001dbc <LoopCopyDataInit>

08001db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dba:	3304      	adds	r3, #4

08001dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc0:	d3f9      	bcc.n	8001db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8001df0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc8:	e001      	b.n	8001dce <LoopFillZerobss>

08001dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dcc:	3204      	adds	r2, #4

08001dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd0:	d3fb      	bcc.n	8001dca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dd2:	f008 fc69 	bl	800a6a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dd6:	f7ff f8c6 	bl	8000f66 <main>
  bx  lr    
 8001dda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ddc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de4:	2000065c 	.word	0x2000065c
  ldr r2, =_sidata
 8001de8:	0800a7cc 	.word	0x0800a7cc
  ldr r2, =_sbss
 8001dec:	2000065c 	.word	0x2000065c
  ldr r4, =_ebss
 8001df0:	200010b8 	.word	0x200010b8

08001df4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df4:	e7fe      	b.n	8001df4 <ADC_IRQHandler>
	...

08001df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e38 <HAL_Init+0x40>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0d      	ldr	r2, [pc, #52]	@ (8001e38 <HAL_Init+0x40>)
 8001e02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e08:	4b0b      	ldr	r3, [pc, #44]	@ (8001e38 <HAL_Init+0x40>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e38 <HAL_Init+0x40>)
 8001e0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e14:	4b08      	ldr	r3, [pc, #32]	@ (8001e38 <HAL_Init+0x40>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a07      	ldr	r2, [pc, #28]	@ (8001e38 <HAL_Init+0x40>)
 8001e1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e20:	2003      	movs	r0, #3
 8001e22:	f000 fa4b 	bl	80022bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e26:	2000      	movs	r0, #0
 8001e28:	f000 f808 	bl	8001e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e2c:	f7ff fb06 	bl	800143c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40023c00 	.word	0x40023c00

08001e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e44:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_InitTick+0x54>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <HAL_InitTick+0x58>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f000 fa63 	bl	8002326 <HAL_SYSTICK_Config>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e00e      	b.n	8001e88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b0f      	cmp	r3, #15
 8001e6e:	d80a      	bhi.n	8001e86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e70:	2200      	movs	r2, #0
 8001e72:	6879      	ldr	r1, [r7, #4]
 8001e74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e78:	f000 fa2b 	bl	80022d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e7c:	4a06      	ldr	r2, [pc, #24]	@ (8001e98 <HAL_InitTick+0x5c>)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
 8001e84:	e000      	b.n	8001e88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000554 	.word	0x20000554
 8001e94:	200005e8 	.word	0x200005e8
 8001e98:	200005e4 	.word	0x200005e4

08001e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <HAL_IncTick+0x20>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_IncTick+0x24>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a04      	ldr	r2, [pc, #16]	@ (8001ec0 <HAL_IncTick+0x24>)
 8001eae:	6013      	str	r3, [r2, #0]
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	200005e8 	.word	0x200005e8
 8001ec0:	200007b0 	.word	0x200007b0

08001ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec8:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <HAL_GetTick+0x14>)
 8001eca:	681b      	ldr	r3, [r3, #0]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	200007b0 	.word	0x200007b0

08001edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee4:	f7ff ffee 	bl	8001ec4 <HAL_GetTick>
 8001ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ef4:	d005      	beq.n	8001f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_Delay+0x44>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4413      	add	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f02:	bf00      	nop
 8001f04:	f7ff ffde 	bl	8001ec4 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d8f7      	bhi.n	8001f04 <HAL_Delay+0x28>
  {
  }
}
 8001f14:	bf00      	nop
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	200005e8 	.word	0x200005e8

08001f24 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e0ed      	b.n	8002112 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d102      	bne.n	8001f48 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff faa2 	bl	800148c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f042 0201 	orr.w	r2, r2, #1
 8001f56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f58:	f7ff ffb4 	bl	8001ec4 <HAL_GetTick>
 8001f5c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f5e:	e012      	b.n	8001f86 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f60:	f7ff ffb0 	bl	8001ec4 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b0a      	cmp	r3, #10
 8001f6c:	d90b      	bls.n	8001f86 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2205      	movs	r2, #5
 8001f7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e0c5      	b.n	8002112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0e5      	beq.n	8001f60 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0202 	bic.w	r2, r2, #2
 8001fa2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fa4:	f7ff ff8e 	bl	8001ec4 <HAL_GetTick>
 8001fa8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001faa:	e012      	b.n	8001fd2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001fac:	f7ff ff8a 	bl	8001ec4 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b0a      	cmp	r3, #10
 8001fb8:	d90b      	bls.n	8001fd2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fbe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2205      	movs	r2, #5
 8001fca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e09f      	b.n	8002112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1e5      	bne.n	8001fac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	7e1b      	ldrb	r3, [r3, #24]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d108      	bne.n	8001ffa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	e007      	b.n	800200a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002008:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	7e5b      	ldrb	r3, [r3, #25]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d108      	bne.n	8002024 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	e007      	b.n	8002034 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002032:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7e9b      	ldrb	r3, [r3, #26]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d108      	bne.n	800204e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0220 	orr.w	r2, r2, #32
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	e007      	b.n	800205e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0220 	bic.w	r2, r2, #32
 800205c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	7edb      	ldrb	r3, [r3, #27]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d108      	bne.n	8002078 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 0210 	bic.w	r2, r2, #16
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e007      	b.n	8002088 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0210 	orr.w	r2, r2, #16
 8002086:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	7f1b      	ldrb	r3, [r3, #28]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d108      	bne.n	80020a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 0208 	orr.w	r2, r2, #8
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	e007      	b.n	80020b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 0208 	bic.w	r2, r2, #8
 80020b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	7f5b      	ldrb	r3, [r3, #29]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d108      	bne.n	80020cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f042 0204 	orr.w	r2, r2, #4
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	e007      	b.n	80020dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f022 0204 	bic.w	r2, r2, #4
 80020da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	431a      	orrs	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	431a      	orrs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	ea42 0103 	orr.w	r1, r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	1e5a      	subs	r2, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800212c:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002138:	4013      	ands	r3, r2
 800213a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002144:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002148:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800214c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800214e:	4a04      	ldr	r2, [pc, #16]	@ (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	60d3      	str	r3, [r2, #12]
}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002168:	4b04      	ldr	r3, [pc, #16]	@ (800217c <__NVIC_GetPriorityGrouping+0x18>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	0a1b      	lsrs	r3, r3, #8
 800216e:	f003 0307 	and.w	r3, r3, #7
}
 8002172:	4618      	mov	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218e:	2b00      	cmp	r3, #0
 8002190:	db0b      	blt.n	80021aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	f003 021f 	and.w	r2, r3, #31
 8002198:	4907      	ldr	r1, [pc, #28]	@ (80021b8 <__NVIC_EnableIRQ+0x38>)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	095b      	lsrs	r3, r3, #5
 80021a0:	2001      	movs	r0, #1
 80021a2:	fa00 f202 	lsl.w	r2, r0, r2
 80021a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000e100 	.word	0xe000e100

080021bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	6039      	str	r1, [r7, #0]
 80021c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	db0a      	blt.n	80021e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	490c      	ldr	r1, [pc, #48]	@ (8002208 <__NVIC_SetPriority+0x4c>)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	0112      	lsls	r2, r2, #4
 80021dc:	b2d2      	uxtb	r2, r2
 80021de:	440b      	add	r3, r1
 80021e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021e4:	e00a      	b.n	80021fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	4908      	ldr	r1, [pc, #32]	@ (800220c <__NVIC_SetPriority+0x50>)
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	f003 030f 	and.w	r3, r3, #15
 80021f2:	3b04      	subs	r3, #4
 80021f4:	0112      	lsls	r2, r2, #4
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	440b      	add	r3, r1
 80021fa:	761a      	strb	r2, [r3, #24]
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000e100 	.word	0xe000e100
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002210:	b480      	push	{r7}
 8002212:	b089      	sub	sp, #36	@ 0x24
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f1c3 0307 	rsb	r3, r3, #7
 800222a:	2b04      	cmp	r3, #4
 800222c:	bf28      	it	cs
 800222e:	2304      	movcs	r3, #4
 8002230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	3304      	adds	r3, #4
 8002236:	2b06      	cmp	r3, #6
 8002238:	d902      	bls.n	8002240 <NVIC_EncodePriority+0x30>
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3b03      	subs	r3, #3
 800223e:	e000      	b.n	8002242 <NVIC_EncodePriority+0x32>
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002244:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43da      	mvns	r2, r3
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	401a      	ands	r2, r3
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002258:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	fa01 f303 	lsl.w	r3, r1, r3
 8002262:	43d9      	mvns	r1, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002268:	4313      	orrs	r3, r2
         );
}
 800226a:	4618      	mov	r0, r3
 800226c:	3724      	adds	r7, #36	@ 0x24
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
	...

08002278 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3b01      	subs	r3, #1
 8002284:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002288:	d301      	bcc.n	800228e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800228a:	2301      	movs	r3, #1
 800228c:	e00f      	b.n	80022ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800228e:	4a0a      	ldr	r2, [pc, #40]	@ (80022b8 <SysTick_Config+0x40>)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3b01      	subs	r3, #1
 8002294:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002296:	210f      	movs	r1, #15
 8002298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800229c:	f7ff ff8e 	bl	80021bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a0:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <SysTick_Config+0x40>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022a6:	4b04      	ldr	r3, [pc, #16]	@ (80022b8 <SysTick_Config+0x40>)
 80022a8:	2207      	movs	r2, #7
 80022aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	e000e010 	.word	0xe000e010

080022bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f7ff ff29 	bl	800211c <__NVIC_SetPriorityGrouping>
}
 80022ca:	bf00      	nop
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b086      	sub	sp, #24
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	4603      	mov	r3, r0
 80022da:	60b9      	str	r1, [r7, #8]
 80022dc:	607a      	str	r2, [r7, #4]
 80022de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022e4:	f7ff ff3e 	bl	8002164 <__NVIC_GetPriorityGrouping>
 80022e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	68b9      	ldr	r1, [r7, #8]
 80022ee:	6978      	ldr	r0, [r7, #20]
 80022f0:	f7ff ff8e 	bl	8002210 <NVIC_EncodePriority>
 80022f4:	4602      	mov	r2, r0
 80022f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022fa:	4611      	mov	r1, r2
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff ff5d 	bl	80021bc <__NVIC_SetPriority>
}
 8002302:	bf00      	nop
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	4603      	mov	r3, r0
 8002312:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff31 	bl	8002180 <__NVIC_EnableIRQ>
}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff ffa2 	bl	8002278 <SysTick_Config>
 8002334:	4603      	mov	r3, r0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
	...

08002340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002340:	b480      	push	{r7}
 8002342:	b089      	sub	sp, #36	@ 0x24
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800234e:	2300      	movs	r3, #0
 8002350:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002352:	2300      	movs	r3, #0
 8002354:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002356:	2300      	movs	r3, #0
 8002358:	61fb      	str	r3, [r7, #28]
 800235a:	e16b      	b.n	8002634 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800235c:	2201      	movs	r2, #1
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	4013      	ands	r3, r2
 800236e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	429a      	cmp	r2, r3
 8002376:	f040 815a 	bne.w	800262e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f003 0303 	and.w	r3, r3, #3
 8002382:	2b01      	cmp	r3, #1
 8002384:	d005      	beq.n	8002392 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800238e:	2b02      	cmp	r3, #2
 8002390:	d130      	bne.n	80023f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	2203      	movs	r2, #3
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	4013      	ands	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023c8:	2201      	movs	r2, #1
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	43db      	mvns	r3, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4013      	ands	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	091b      	lsrs	r3, r3, #4
 80023de:	f003 0201 	and.w	r2, r3, #1
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 0303 	and.w	r3, r3, #3
 80023fc:	2b03      	cmp	r3, #3
 80023fe:	d017      	beq.n	8002430 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	2203      	movs	r2, #3
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4313      	orrs	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 0303 	and.w	r3, r3, #3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d123      	bne.n	8002484 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	08da      	lsrs	r2, r3, #3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3208      	adds	r2, #8
 8002444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002448:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	220f      	movs	r2, #15
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4013      	ands	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	691a      	ldr	r2, [r3, #16]
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	4313      	orrs	r3, r2
 8002474:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	08da      	lsrs	r2, r3, #3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3208      	adds	r2, #8
 800247e:	69b9      	ldr	r1, [r7, #24]
 8002480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f003 0203 	and.w	r2, r3, #3
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f000 80b4 	beq.w	800262e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	60fb      	str	r3, [r7, #12]
 80024ca:	4b60      	ldr	r3, [pc, #384]	@ (800264c <HAL_GPIO_Init+0x30c>)
 80024cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ce:	4a5f      	ldr	r2, [pc, #380]	@ (800264c <HAL_GPIO_Init+0x30c>)
 80024d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024d6:	4b5d      	ldr	r3, [pc, #372]	@ (800264c <HAL_GPIO_Init+0x30c>)
 80024d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024de:	60fb      	str	r3, [r7, #12]
 80024e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024e2:	4a5b      	ldr	r2, [pc, #364]	@ (8002650 <HAL_GPIO_Init+0x310>)
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	089b      	lsrs	r3, r3, #2
 80024e8:	3302      	adds	r3, #2
 80024ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	f003 0303 	and.w	r3, r3, #3
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	220f      	movs	r2, #15
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
 80024fe:	43db      	mvns	r3, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4013      	ands	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a52      	ldr	r2, [pc, #328]	@ (8002654 <HAL_GPIO_Init+0x314>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d02b      	beq.n	8002566 <HAL_GPIO_Init+0x226>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a51      	ldr	r2, [pc, #324]	@ (8002658 <HAL_GPIO_Init+0x318>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d025      	beq.n	8002562 <HAL_GPIO_Init+0x222>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a50      	ldr	r2, [pc, #320]	@ (800265c <HAL_GPIO_Init+0x31c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d01f      	beq.n	800255e <HAL_GPIO_Init+0x21e>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a4f      	ldr	r2, [pc, #316]	@ (8002660 <HAL_GPIO_Init+0x320>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d019      	beq.n	800255a <HAL_GPIO_Init+0x21a>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a4e      	ldr	r2, [pc, #312]	@ (8002664 <HAL_GPIO_Init+0x324>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d013      	beq.n	8002556 <HAL_GPIO_Init+0x216>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a4d      	ldr	r2, [pc, #308]	@ (8002668 <HAL_GPIO_Init+0x328>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d00d      	beq.n	8002552 <HAL_GPIO_Init+0x212>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a4c      	ldr	r2, [pc, #304]	@ (800266c <HAL_GPIO_Init+0x32c>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d007      	beq.n	800254e <HAL_GPIO_Init+0x20e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a4b      	ldr	r2, [pc, #300]	@ (8002670 <HAL_GPIO_Init+0x330>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d101      	bne.n	800254a <HAL_GPIO_Init+0x20a>
 8002546:	2307      	movs	r3, #7
 8002548:	e00e      	b.n	8002568 <HAL_GPIO_Init+0x228>
 800254a:	2308      	movs	r3, #8
 800254c:	e00c      	b.n	8002568 <HAL_GPIO_Init+0x228>
 800254e:	2306      	movs	r3, #6
 8002550:	e00a      	b.n	8002568 <HAL_GPIO_Init+0x228>
 8002552:	2305      	movs	r3, #5
 8002554:	e008      	b.n	8002568 <HAL_GPIO_Init+0x228>
 8002556:	2304      	movs	r3, #4
 8002558:	e006      	b.n	8002568 <HAL_GPIO_Init+0x228>
 800255a:	2303      	movs	r3, #3
 800255c:	e004      	b.n	8002568 <HAL_GPIO_Init+0x228>
 800255e:	2302      	movs	r3, #2
 8002560:	e002      	b.n	8002568 <HAL_GPIO_Init+0x228>
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_GPIO_Init+0x228>
 8002566:	2300      	movs	r3, #0
 8002568:	69fa      	ldr	r2, [r7, #28]
 800256a:	f002 0203 	and.w	r2, r2, #3
 800256e:	0092      	lsls	r2, r2, #2
 8002570:	4093      	lsls	r3, r2
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002578:	4935      	ldr	r1, [pc, #212]	@ (8002650 <HAL_GPIO_Init+0x310>)
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	089b      	lsrs	r3, r3, #2
 800257e:	3302      	adds	r3, #2
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002586:	4b3b      	ldr	r3, [pc, #236]	@ (8002674 <HAL_GPIO_Init+0x334>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	43db      	mvns	r3, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4013      	ands	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025aa:	4a32      	ldr	r2, [pc, #200]	@ (8002674 <HAL_GPIO_Init+0x334>)
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025b0:	4b30      	ldr	r3, [pc, #192]	@ (8002674 <HAL_GPIO_Init+0x334>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025d4:	4a27      	ldr	r2, [pc, #156]	@ (8002674 <HAL_GPIO_Init+0x334>)
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025da:	4b26      	ldr	r3, [pc, #152]	@ (8002674 <HAL_GPIO_Init+0x334>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	43db      	mvns	r3, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4013      	ands	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002674 <HAL_GPIO_Init+0x334>)
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002604:	4b1b      	ldr	r3, [pc, #108]	@ (8002674 <HAL_GPIO_Init+0x334>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002628:	4a12      	ldr	r2, [pc, #72]	@ (8002674 <HAL_GPIO_Init+0x334>)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3301      	adds	r3, #1
 8002632:	61fb      	str	r3, [r7, #28]
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	2b0f      	cmp	r3, #15
 8002638:	f67f ae90 	bls.w	800235c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800263c:	bf00      	nop
 800263e:	bf00      	nop
 8002640:	3724      	adds	r7, #36	@ 0x24
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800
 8002650:	40013800 	.word	0x40013800
 8002654:	40020000 	.word	0x40020000
 8002658:	40020400 	.word	0x40020400
 800265c:	40020800 	.word	0x40020800
 8002660:	40020c00 	.word	0x40020c00
 8002664:	40021000 	.word	0x40021000
 8002668:	40021400 	.word	0x40021400
 800266c:	40021800 	.word	0x40021800
 8002670:	40021c00 	.word	0x40021c00
 8002674:	40013c00 	.word	0x40013c00

08002678 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691a      	ldr	r2, [r3, #16]
 8002688:	887b      	ldrh	r3, [r7, #2]
 800268a:	4013      	ands	r3, r2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d002      	beq.n	8002696 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
 8002694:	e001      	b.n	800269a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002696:	2300      	movs	r3, #0
 8002698:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800269a:	7bfb      	ldrb	r3, [r7, #15]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	807b      	strh	r3, [r7, #2]
 80026b4:	4613      	mov	r3, r2
 80026b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026b8:	787b      	ldrb	r3, [r7, #1]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026be:	887a      	ldrh	r2, [r7, #2]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026c4:	e003      	b.n	80026ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026c6:	887b      	ldrh	r3, [r7, #2]
 80026c8:	041a      	lsls	r2, r3, #16
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	619a      	str	r2, [r3, #24]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
	...

080026dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026e6:	4b08      	ldr	r3, [pc, #32]	@ (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	4013      	ands	r3, r2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d006      	beq.n	8002700 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026f2:	4a05      	ldr	r2, [pc, #20]	@ (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff f932 	bl	8001964 <HAL_GPIO_EXTI_Callback>
  }
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40013c00 	.word	0x40013c00

0800270c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af02      	add	r7, sp, #8
 8002712:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e059      	b.n	80027d2 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b00      	cmp	r3, #0
 800272e:	d106      	bne.n	800273e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f007 fc3f 	bl	8009fbc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2203      	movs	r2, #3
 8002742:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800274c:	d102      	bne.n	8002754 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f004 fa4c 	bl	8006bf6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	7c1a      	ldrb	r2, [r3, #16]
 8002766:	f88d 2000 	strb.w	r2, [sp]
 800276a:	3304      	adds	r3, #4
 800276c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800276e:	f004 f9cd 	bl	8006b0c <USB_CoreInit>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2202      	movs	r2, #2
 800277c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e026      	b.n	80027d2 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2101      	movs	r1, #1
 800278a:	4618      	mov	r0, r3
 800278c:	f004 fa44 	bl	8006c18 <USB_SetCurrentMode>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d005      	beq.n	80027a2 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2202      	movs	r2, #2
 800279a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e017      	b.n	80027d2 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	7c1a      	ldrb	r2, [r3, #16]
 80027aa:	f88d 2000 	strb.w	r2, [sp]
 80027ae:	3304      	adds	r3, #4
 80027b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027b2:	f004 fbed 	bl	8006f90 <USB_HostInit>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d005      	beq.n	80027c8 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2202      	movs	r2, #2
 80027c0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e004      	b.n	80027d2 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80027da:	b590      	push	{r4, r7, lr}
 80027dc:	b08b      	sub	sp, #44	@ 0x2c
 80027de:	af04      	add	r7, sp, #16
 80027e0:	6078      	str	r0, [r7, #4]
 80027e2:	4608      	mov	r0, r1
 80027e4:	4611      	mov	r1, r2
 80027e6:	461a      	mov	r2, r3
 80027e8:	4603      	mov	r3, r0
 80027ea:	70fb      	strb	r3, [r7, #3]
 80027ec:	460b      	mov	r3, r1
 80027ee:	70bb      	strb	r3, [r7, #2]
 80027f0:	4613      	mov	r3, r2
 80027f2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80027f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80027f6:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d101      	bne.n	8002806 <HAL_HCD_HC_Init+0x2c>
 8002802:	2302      	movs	r3, #2
 8002804:	e09d      	b.n	8002942 <HAL_HCD_HC_Init+0x168>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800280e:	78fa      	ldrb	r2, [r7, #3]
 8002810:	6879      	ldr	r1, [r7, #4]
 8002812:	4613      	mov	r3, r2
 8002814:	011b      	lsls	r3, r3, #4
 8002816:	1a9b      	subs	r3, r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	440b      	add	r3, r1
 800281c:	3319      	adds	r3, #25
 800281e:	2200      	movs	r2, #0
 8002820:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002822:	78fa      	ldrb	r2, [r7, #3]
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	4613      	mov	r3, r2
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	1a9b      	subs	r3, r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	440b      	add	r3, r1
 8002830:	3314      	adds	r3, #20
 8002832:	787a      	ldrb	r2, [r7, #1]
 8002834:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002836:	78fa      	ldrb	r2, [r7, #3]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	1a9b      	subs	r3, r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	3315      	adds	r3, #21
 8002846:	78fa      	ldrb	r2, [r7, #3]
 8002848:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800284a:	78fa      	ldrb	r2, [r7, #3]
 800284c:	6879      	ldr	r1, [r7, #4]
 800284e:	4613      	mov	r3, r2
 8002850:	011b      	lsls	r3, r3, #4
 8002852:	1a9b      	subs	r3, r3, r2
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	440b      	add	r3, r1
 8002858:	3326      	adds	r3, #38	@ 0x26
 800285a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800285e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	78bb      	ldrb	r3, [r7, #2]
 8002864:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002868:	b2d8      	uxtb	r0, r3
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	4613      	mov	r3, r2
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	1a9b      	subs	r3, r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	3316      	adds	r3, #22
 8002878:	4602      	mov	r2, r0
 800287a:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	4619      	mov	r1, r3
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f000 fba5 	bl	8002fd0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002886:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800288a:	2b00      	cmp	r3, #0
 800288c:	da0a      	bge.n	80028a4 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800288e:	78fa      	ldrb	r2, [r7, #3]
 8002890:	6879      	ldr	r1, [r7, #4]
 8002892:	4613      	mov	r3, r2
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	1a9b      	subs	r3, r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	3317      	adds	r3, #23
 800289e:	2201      	movs	r2, #1
 80028a0:	701a      	strb	r2, [r3, #0]
 80028a2:	e009      	b.n	80028b8 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	6879      	ldr	r1, [r7, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	1a9b      	subs	r3, r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	3317      	adds	r3, #23
 80028b4:	2200      	movs	r2, #0
 80028b6:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f004 fccb 	bl	8007258 <USB_GetHostSpeed>
 80028c2:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80028c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d10b      	bne.n	80028e4 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80028cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d107      	bne.n	80028e4 <HAL_HCD_HC_Init+0x10a>
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d104      	bne.n	80028e4 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2bbc      	cmp	r3, #188	@ 0xbc
 80028de:	d901      	bls.n	80028e4 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80028e0:	23bc      	movs	r3, #188	@ 0xbc
 80028e2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80028e4:	78fa      	ldrb	r2, [r7, #3]
 80028e6:	6879      	ldr	r1, [r7, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	1a9b      	subs	r3, r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	440b      	add	r3, r1
 80028f2:	3318      	adds	r3, #24
 80028f4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80028f8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80028fa:	78fa      	ldrb	r2, [r7, #3]
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	b298      	uxth	r0, r3
 8002900:	6879      	ldr	r1, [r7, #4]
 8002902:	4613      	mov	r3, r2
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	1a9b      	subs	r3, r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	440b      	add	r3, r1
 800290c:	3328      	adds	r3, #40	@ 0x28
 800290e:	4602      	mov	r2, r0
 8002910:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6818      	ldr	r0, [r3, #0]
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	b29b      	uxth	r3, r3
 800291a:	787c      	ldrb	r4, [r7, #1]
 800291c:	78ba      	ldrb	r2, [r7, #2]
 800291e:	78f9      	ldrb	r1, [r7, #3]
 8002920:	9302      	str	r3, [sp, #8]
 8002922:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002926:	9301      	str	r3, [sp, #4]
 8002928:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	4623      	mov	r3, r4
 8002930:	f004 fcba 	bl	80072a8 <USB_HC_Init>
 8002934:	4603      	mov	r3, r0
 8002936:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002940:	7bfb      	ldrb	r3, [r7, #15]
}
 8002942:	4618      	mov	r0, r3
 8002944:	371c      	adds	r7, #28
 8002946:	46bd      	mov	sp, r7
 8002948:	bd90      	pop	{r4, r7, pc}
	...

0800294c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	4608      	mov	r0, r1
 8002956:	4611      	mov	r1, r2
 8002958:	461a      	mov	r2, r3
 800295a:	4603      	mov	r3, r0
 800295c:	70fb      	strb	r3, [r7, #3]
 800295e:	460b      	mov	r3, r1
 8002960:	70bb      	strb	r3, [r7, #2]
 8002962:	4613      	mov	r3, r2
 8002964:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002966:	78fa      	ldrb	r2, [r7, #3]
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	4613      	mov	r3, r2
 800296c:	011b      	lsls	r3, r3, #4
 800296e:	1a9b      	subs	r3, r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	3317      	adds	r3, #23
 8002976:	78ba      	ldrb	r2, [r7, #2]
 8002978:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800297a:	78fa      	ldrb	r2, [r7, #3]
 800297c:	6879      	ldr	r1, [r7, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	011b      	lsls	r3, r3, #4
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	440b      	add	r3, r1
 8002988:	3326      	adds	r3, #38	@ 0x26
 800298a:	787a      	ldrb	r2, [r7, #1]
 800298c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800298e:	7c3b      	ldrb	r3, [r7, #16]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d114      	bne.n	80029be <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	332a      	adds	r3, #42	@ 0x2a
 80029a4:	2203      	movs	r2, #3
 80029a6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80029a8:	78fa      	ldrb	r2, [r7, #3]
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	4613      	mov	r3, r2
 80029ae:	011b      	lsls	r3, r3, #4
 80029b0:	1a9b      	subs	r3, r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	3319      	adds	r3, #25
 80029b8:	7f3a      	ldrb	r2, [r7, #28]
 80029ba:	701a      	strb	r2, [r3, #0]
 80029bc:	e009      	b.n	80029d2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80029be:	78fa      	ldrb	r2, [r7, #3]
 80029c0:	6879      	ldr	r1, [r7, #4]
 80029c2:	4613      	mov	r3, r2
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	1a9b      	subs	r3, r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	332a      	adds	r3, #42	@ 0x2a
 80029ce:	2202      	movs	r2, #2
 80029d0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80029d2:	787b      	ldrb	r3, [r7, #1]
 80029d4:	2b03      	cmp	r3, #3
 80029d6:	f200 8102 	bhi.w	8002bde <HAL_HCD_HC_SubmitRequest+0x292>
 80029da:	a201      	add	r2, pc, #4	@ (adr r2, 80029e0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80029dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e0:	080029f1 	.word	0x080029f1
 80029e4:	08002bc9 	.word	0x08002bc9
 80029e8:	08002ab5 	.word	0x08002ab5
 80029ec:	08002b3f 	.word	0x08002b3f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80029f0:	7c3b      	ldrb	r3, [r7, #16]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	f040 80f5 	bne.w	8002be2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80029f8:	78bb      	ldrb	r3, [r7, #2]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d12d      	bne.n	8002a5a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80029fe:	8b3b      	ldrh	r3, [r7, #24]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d109      	bne.n	8002a18 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002a04:	78fa      	ldrb	r2, [r7, #3]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	440b      	add	r3, r1
 8002a12:	333d      	adds	r3, #61	@ 0x3d
 8002a14:	2201      	movs	r2, #1
 8002a16:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a18:	78fa      	ldrb	r2, [r7, #3]
 8002a1a:	6879      	ldr	r1, [r7, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	1a9b      	subs	r3, r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	440b      	add	r3, r1
 8002a26:	333d      	adds	r3, #61	@ 0x3d
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10a      	bne.n	8002a44 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	011b      	lsls	r3, r3, #4
 8002a36:	1a9b      	subs	r3, r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	332a      	adds	r3, #42	@ 0x2a
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002a42:	e0ce      	b.n	8002be2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a44:	78fa      	ldrb	r2, [r7, #3]
 8002a46:	6879      	ldr	r1, [r7, #4]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	011b      	lsls	r3, r3, #4
 8002a4c:	1a9b      	subs	r3, r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	440b      	add	r3, r1
 8002a52:	332a      	adds	r3, #42	@ 0x2a
 8002a54:	2202      	movs	r2, #2
 8002a56:	701a      	strb	r2, [r3, #0]
      break;
 8002a58:	e0c3      	b.n	8002be2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002a5a:	78fa      	ldrb	r2, [r7, #3]
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	011b      	lsls	r3, r3, #4
 8002a62:	1a9b      	subs	r3, r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	440b      	add	r3, r1
 8002a68:	331a      	adds	r3, #26
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	f040 80b8 	bne.w	8002be2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002a72:	78fa      	ldrb	r2, [r7, #3]
 8002a74:	6879      	ldr	r1, [r7, #4]
 8002a76:	4613      	mov	r3, r2
 8002a78:	011b      	lsls	r3, r3, #4
 8002a7a:	1a9b      	subs	r3, r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	440b      	add	r3, r1
 8002a80:	333c      	adds	r3, #60	@ 0x3c
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10a      	bne.n	8002a9e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a88:	78fa      	ldrb	r2, [r7, #3]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	1a9b      	subs	r3, r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	332a      	adds	r3, #42	@ 0x2a
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]
      break;
 8002a9c:	e0a1      	b.n	8002be2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a9e:	78fa      	ldrb	r2, [r7, #3]
 8002aa0:	6879      	ldr	r1, [r7, #4]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	011b      	lsls	r3, r3, #4
 8002aa6:	1a9b      	subs	r3, r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	332a      	adds	r3, #42	@ 0x2a
 8002aae:	2202      	movs	r2, #2
 8002ab0:	701a      	strb	r2, [r3, #0]
      break;
 8002ab2:	e096      	b.n	8002be2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002ab4:	78bb      	ldrb	r3, [r7, #2]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d120      	bne.n	8002afc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002aba:	78fa      	ldrb	r2, [r7, #3]
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	1a9b      	subs	r3, r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	333d      	adds	r3, #61	@ 0x3d
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d10a      	bne.n	8002ae6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ad0:	78fa      	ldrb	r2, [r7, #3]
 8002ad2:	6879      	ldr	r1, [r7, #4]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	1a9b      	subs	r3, r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	332a      	adds	r3, #42	@ 0x2a
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002ae4:	e07e      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	1a9b      	subs	r3, r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	440b      	add	r3, r1
 8002af4:	332a      	adds	r3, #42	@ 0x2a
 8002af6:	2202      	movs	r2, #2
 8002af8:	701a      	strb	r2, [r3, #0]
      break;
 8002afa:	e073      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002afc:	78fa      	ldrb	r2, [r7, #3]
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4613      	mov	r3, r2
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	1a9b      	subs	r3, r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	440b      	add	r3, r1
 8002b0a:	333c      	adds	r3, #60	@ 0x3c
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10a      	bne.n	8002b28 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b12:	78fa      	ldrb	r2, [r7, #3]
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	1a9b      	subs	r3, r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	440b      	add	r3, r1
 8002b20:	332a      	adds	r3, #42	@ 0x2a
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
      break;
 8002b26:	e05d      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b28:	78fa      	ldrb	r2, [r7, #3]
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	1a9b      	subs	r3, r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	332a      	adds	r3, #42	@ 0x2a
 8002b38:	2202      	movs	r2, #2
 8002b3a:	701a      	strb	r2, [r3, #0]
      break;
 8002b3c:	e052      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002b3e:	78bb      	ldrb	r3, [r7, #2]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d120      	bne.n	8002b86 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002b44:	78fa      	ldrb	r2, [r7, #3]
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	011b      	lsls	r3, r3, #4
 8002b4c:	1a9b      	subs	r3, r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	333d      	adds	r3, #61	@ 0x3d
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10a      	bne.n	8002b70 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	332a      	adds	r3, #42	@ 0x2a
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002b6e:	e039      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	332a      	adds	r3, #42	@ 0x2a
 8002b80:	2202      	movs	r2, #2
 8002b82:	701a      	strb	r2, [r3, #0]
      break;
 8002b84:	e02e      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	011b      	lsls	r3, r3, #4
 8002b8e:	1a9b      	subs	r3, r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	333c      	adds	r3, #60	@ 0x3c
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d10a      	bne.n	8002bb2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b9c:	78fa      	ldrb	r2, [r7, #3]
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	011b      	lsls	r3, r3, #4
 8002ba4:	1a9b      	subs	r3, r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	440b      	add	r3, r1
 8002baa:	332a      	adds	r3, #42	@ 0x2a
 8002bac:	2200      	movs	r2, #0
 8002bae:	701a      	strb	r2, [r3, #0]
      break;
 8002bb0:	e018      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002bb2:	78fa      	ldrb	r2, [r7, #3]
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	011b      	lsls	r3, r3, #4
 8002bba:	1a9b      	subs	r3, r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	332a      	adds	r3, #42	@ 0x2a
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	701a      	strb	r2, [r3, #0]
      break;
 8002bc6:	e00d      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002bc8:	78fa      	ldrb	r2, [r7, #3]
 8002bca:	6879      	ldr	r1, [r7, #4]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	1a9b      	subs	r3, r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	440b      	add	r3, r1
 8002bd6:	332a      	adds	r3, #42	@ 0x2a
 8002bd8:	2200      	movs	r2, #0
 8002bda:	701a      	strb	r2, [r3, #0]
      break;
 8002bdc:	e002      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002bde:	bf00      	nop
 8002be0:	e000      	b.n	8002be4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002be2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002be4:	78fa      	ldrb	r2, [r7, #3]
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	011b      	lsls	r3, r3, #4
 8002bec:	1a9b      	subs	r3, r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	332c      	adds	r3, #44	@ 0x2c
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	8b39      	ldrh	r1, [r7, #24]
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	1a9b      	subs	r3, r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4403      	add	r3, r0
 8002c08:	3334      	adds	r3, #52	@ 0x34
 8002c0a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	011b      	lsls	r3, r3, #4
 8002c14:	1a9b      	subs	r3, r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	440b      	add	r3, r1
 8002c1a:	334c      	adds	r3, #76	@ 0x4c
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002c20:	78fa      	ldrb	r2, [r7, #3]
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	1a9b      	subs	r3, r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	3338      	adds	r3, #56	@ 0x38
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	1a9b      	subs	r3, r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	3315      	adds	r3, #21
 8002c44:	78fa      	ldrb	r2, [r7, #3]
 8002c46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	334d      	adds	r3, #77	@ 0x4d
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	78fa      	ldrb	r2, [r7, #3]
 8002c62:	4613      	mov	r3, r2
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	1a9b      	subs	r3, r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	3310      	adds	r3, #16
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	4413      	add	r3, r2
 8002c70:	1d19      	adds	r1, r3, #4
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	799b      	ldrb	r3, [r3, #6]
 8002c76:	461a      	mov	r2, r3
 8002c78:	f004 fc42 	bl	8007500 <USB_HC_StartXfer>
 8002c7c:	4603      	mov	r3, r0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop

08002c88 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f004 f930 	bl	8006f04 <USB_GetMode>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	f040 80fb 	bne.w	8002ea2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f004 f8f3 	bl	8006e9c <USB_ReadInterrupts>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80f1 	beq.w	8002ea0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f004 f8ea 	bl	8006e9c <USB_ReadInterrupts>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cd2:	d104      	bne.n	8002cde <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002cdc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f004 f8da 	bl	8006e9c <USB_ReadInterrupts>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cf2:	d104      	bne.n	8002cfe <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002cfc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f004 f8ca 	bl	8006e9c <USB_ReadInterrupts>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d12:	d104      	bne.n	8002d1e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002d1c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f004 f8ba 	bl	8006e9c <USB_ReadInterrupts>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d103      	bne.n	8002d3a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2202      	movs	r2, #2
 8002d38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f004 f8ac 	bl	8006e9c <USB_ReadInterrupts>
 8002d44:	4603      	mov	r3, r0
 8002d46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d4e:	d120      	bne.n	8002d92 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002d58:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d113      	bne.n	8002d92 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002d6a:	2110      	movs	r1, #16
 8002d6c:	6938      	ldr	r0, [r7, #16]
 8002d6e:	f003 ff9f 	bl	8006cb0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002d72:	6938      	ldr	r0, [r7, #16]
 8002d74:	f003 ffce 	bl	8006d14 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	7a5b      	ldrb	r3, [r3, #9]
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d105      	bne.n	8002d8c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2101      	movs	r1, #1
 8002d86:	4618      	mov	r0, r3
 8002d88:	f004 f9c6 	bl	8007118 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f007 f993 	bl	800a0b8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f004 f880 	bl	8006e9c <USB_ReadInterrupts>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002da2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002da6:	d102      	bne.n	8002dae <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f001 fd4d 	bl	8004848 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f004 f872 	bl	8006e9c <USB_ReadInterrupts>
 8002db8:	4603      	mov	r3, r0
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b08      	cmp	r3, #8
 8002dc0:	d106      	bne.n	8002dd0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f007 f95c 	bl	800a080 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2208      	movs	r2, #8
 8002dce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f004 f861 	bl	8006e9c <USB_ReadInterrupts>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002de4:	d139      	bne.n	8002e5a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f004 fe02 	bl	80079f4 <USB_HC_ReadInterrupt>
 8002df0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e025      	b.n	8002e44 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f003 030f 	and.w	r3, r3, #15
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	fa22 f303 	lsr.w	r3, r2, r3
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d018      	beq.n	8002e3e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	015a      	lsls	r2, r3, #5
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4413      	add	r3, r2
 8002e14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e22:	d106      	bne.n	8002e32 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	4619      	mov	r1, r3
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f905 	bl	800303a <HCD_HC_IN_IRQHandler>
 8002e30:	e005      	b.n	8002e3e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	4619      	mov	r1, r3
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 ff67 	bl	8003d0c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	3301      	adds	r3, #1
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	795b      	ldrb	r3, [r3, #5]
 8002e48:	461a      	mov	r2, r3
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d3d3      	bcc.n	8002df8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f004 f81c 	bl	8006e9c <USB_ReadInterrupts>
 8002e64:	4603      	mov	r3, r0
 8002e66:	f003 0310 	and.w	r3, r3, #16
 8002e6a:	2b10      	cmp	r3, #16
 8002e6c:	d101      	bne.n	8002e72 <HAL_HCD_IRQHandler+0x1ea>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_HCD_IRQHandler+0x1ec>
 8002e72:	2300      	movs	r3, #0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d014      	beq.n	8002ea2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	699a      	ldr	r2, [r3, #24]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0210 	bic.w	r2, r2, #16
 8002e86:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f001 fbfe 	bl	800468a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	699a      	ldr	r2, [r3, #24]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f042 0210 	orr.w	r2, r2, #16
 8002e9c:	619a      	str	r2, [r3, #24]
 8002e9e:	e000      	b.n	8002ea2 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002ea0:	bf00      	nop
    }
  }
}
 8002ea2:	3718      	adds	r7, #24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d101      	bne.n	8002ebe <HAL_HCD_Start+0x16>
 8002eba:	2302      	movs	r3, #2
 8002ebc:	e013      	b.n	8002ee6 <HAL_HCD_Start+0x3e>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2101      	movs	r1, #1
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f004 f98a 	bl	80071e6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f003 fe7c 	bl	8006bd4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d101      	bne.n	8002f04 <HAL_HCD_Stop+0x16>
 8002f00:	2302      	movs	r3, #2
 8002f02:	e00d      	b.n	8002f20 <HAL_HCD_Stop+0x32>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f004 fedd 	bl	8007cd0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f004 f92c 	bl	8007192 <USB_ResetPort>
 8002f3a:	4603      	mov	r3, r0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002f50:	78fa      	ldrb	r2, [r7, #3]
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	4613      	mov	r3, r2
 8002f56:	011b      	lsls	r3, r3, #4
 8002f58:	1a9b      	subs	r3, r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	440b      	add	r3, r1
 8002f5e:	334c      	adds	r3, #76	@ 0x4c
 8002f60:	781b      	ldrb	r3, [r3, #0]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	460b      	mov	r3, r1
 8002f78:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	1a9b      	subs	r3, r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	3338      	adds	r3, #56	@ 0x38
 8002f8a:	681b      	ldr	r3, [r3, #0]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f004 f96e 	bl	8007286 <USB_GetCurrentFrame>
 8002faa:	4603      	mov	r3, r0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f004 f949 	bl	8007258 <USB_GetHostSpeed>
 8002fc6:	4603      	mov	r3, r0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3708      	adds	r7, #8
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	331a      	adds	r3, #26
 8002fec:	2200      	movs	r2, #0
 8002fee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002ff0:	78fa      	ldrb	r2, [r7, #3]
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	331b      	adds	r3, #27
 8003000:	2200      	movs	r2, #0
 8003002:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003004:	78fa      	ldrb	r2, [r7, #3]
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	4613      	mov	r3, r2
 800300a:	011b      	lsls	r3, r3, #4
 800300c:	1a9b      	subs	r3, r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	3325      	adds	r3, #37	@ 0x25
 8003014:	2200      	movs	r2, #0
 8003016:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	1a9b      	subs	r3, r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	3324      	adds	r3, #36	@ 0x24
 8003028:	2200      	movs	r2, #0
 800302a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b086      	sub	sp, #24
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	4611      	mov	r1, r2
 8003058:	4618      	mov	r0, r3
 800305a:	f003 ff32 	bl	8006ec2 <USB_ReadChInterrupts>
 800305e:	4603      	mov	r3, r0
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b04      	cmp	r3, #4
 8003066:	d11a      	bne.n	800309e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003068:	78fb      	ldrb	r3, [r7, #3]
 800306a:	015a      	lsls	r2, r3, #5
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	4413      	add	r3, r2
 8003070:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003074:	461a      	mov	r2, r3
 8003076:	2304      	movs	r3, #4
 8003078:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800307a:	78fa      	ldrb	r2, [r7, #3]
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	4613      	mov	r3, r2
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	1a9b      	subs	r3, r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	334d      	adds	r3, #77	@ 0x4d
 800308a:	2207      	movs	r2, #7
 800308c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	78fa      	ldrb	r2, [r7, #3]
 8003094:	4611      	mov	r1, r2
 8003096:	4618      	mov	r0, r3
 8003098:	f004 fcbd 	bl	8007a16 <USB_HC_Halt>
 800309c:	e09e      	b.n	80031dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	4611      	mov	r1, r2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f003 ff0b 	bl	8006ec2 <USB_ReadChInterrupts>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030b6:	d11b      	bne.n	80030f0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	015a      	lsls	r2, r3, #5
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	4413      	add	r3, r2
 80030c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030c4:	461a      	mov	r2, r3
 80030c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	1a9b      	subs	r3, r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	334d      	adds	r3, #77	@ 0x4d
 80030dc:	2208      	movs	r2, #8
 80030de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	78fa      	ldrb	r2, [r7, #3]
 80030e6:	4611      	mov	r1, r2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f004 fc94 	bl	8007a16 <USB_HC_Halt>
 80030ee:	e075      	b.n	80031dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	4611      	mov	r1, r2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f003 fee2 	bl	8006ec2 <USB_ReadChInterrupts>
 80030fe:	4603      	mov	r3, r0
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b08      	cmp	r3, #8
 8003106:	d11a      	bne.n	800313e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003108:	78fb      	ldrb	r3, [r7, #3]
 800310a:	015a      	lsls	r2, r3, #5
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4413      	add	r3, r2
 8003110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003114:	461a      	mov	r2, r3
 8003116:	2308      	movs	r3, #8
 8003118:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800311a:	78fa      	ldrb	r2, [r7, #3]
 800311c:	6879      	ldr	r1, [r7, #4]
 800311e:	4613      	mov	r3, r2
 8003120:	011b      	lsls	r3, r3, #4
 8003122:	1a9b      	subs	r3, r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	440b      	add	r3, r1
 8003128:	334d      	adds	r3, #77	@ 0x4d
 800312a:	2206      	movs	r2, #6
 800312c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	78fa      	ldrb	r2, [r7, #3]
 8003134:	4611      	mov	r1, r2
 8003136:	4618      	mov	r0, r3
 8003138:	f004 fc6d 	bl	8007a16 <USB_HC_Halt>
 800313c:	e04e      	b.n	80031dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	78fa      	ldrb	r2, [r7, #3]
 8003144:	4611      	mov	r1, r2
 8003146:	4618      	mov	r0, r3
 8003148:	f003 febb 	bl	8006ec2 <USB_ReadChInterrupts>
 800314c:	4603      	mov	r3, r0
 800314e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003156:	d11b      	bne.n	8003190 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003158:	78fb      	ldrb	r3, [r7, #3]
 800315a:	015a      	lsls	r2, r3, #5
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	4413      	add	r3, r2
 8003160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003164:	461a      	mov	r2, r3
 8003166:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800316a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	334d      	adds	r3, #77	@ 0x4d
 800317c:	2209      	movs	r2, #9
 800317e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	4611      	mov	r1, r2
 8003188:	4618      	mov	r0, r3
 800318a:	f004 fc44 	bl	8007a16 <USB_HC_Halt>
 800318e:	e025      	b.n	80031dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	4611      	mov	r1, r2
 8003198:	4618      	mov	r0, r3
 800319a:	f003 fe92 	bl	8006ec2 <USB_ReadChInterrupts>
 800319e:	4603      	mov	r3, r0
 80031a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a4:	2b80      	cmp	r3, #128	@ 0x80
 80031a6:	d119      	bne.n	80031dc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	015a      	lsls	r2, r3, #5
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4413      	add	r3, r2
 80031b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b4:	461a      	mov	r2, r3
 80031b6:	2380      	movs	r3, #128	@ 0x80
 80031b8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	334d      	adds	r3, #77	@ 0x4d
 80031ca:	2207      	movs	r2, #7
 80031cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	4611      	mov	r1, r2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f004 fc1d 	bl	8007a16 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	4611      	mov	r1, r2
 80031e4:	4618      	mov	r0, r3
 80031e6:	f003 fe6c 	bl	8006ec2 <USB_ReadChInterrupts>
 80031ea:	4603      	mov	r3, r0
 80031ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f4:	d112      	bne.n	800321c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	78fa      	ldrb	r2, [r7, #3]
 80031fc:	4611      	mov	r1, r2
 80031fe:	4618      	mov	r0, r3
 8003200:	f004 fc09 	bl	8007a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003204:	78fb      	ldrb	r3, [r7, #3]
 8003206:	015a      	lsls	r2, r3, #5
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	4413      	add	r3, r2
 800320c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003210:	461a      	mov	r2, r3
 8003212:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003216:	6093      	str	r3, [r2, #8]
 8003218:	f000 bd75 	b.w	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	78fa      	ldrb	r2, [r7, #3]
 8003222:	4611      	mov	r1, r2
 8003224:	4618      	mov	r0, r3
 8003226:	f003 fe4c 	bl	8006ec2 <USB_ReadChInterrupts>
 800322a:	4603      	mov	r3, r0
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b01      	cmp	r3, #1
 8003232:	f040 8128 	bne.w	8003486 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003236:	78fb      	ldrb	r3, [r7, #3]
 8003238:	015a      	lsls	r2, r3, #5
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	4413      	add	r3, r2
 800323e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003242:	461a      	mov	r2, r3
 8003244:	2320      	movs	r3, #32
 8003246:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	331b      	adds	r3, #27
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d119      	bne.n	8003292 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	331b      	adds	r3, #27
 800326e:	2200      	movs	r2, #0
 8003270:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003272:	78fb      	ldrb	r3, [r7, #3]
 8003274:	015a      	lsls	r2, r3, #5
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	4413      	add	r3, r2
 800327a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	78fa      	ldrb	r2, [r7, #3]
 8003282:	0151      	lsls	r1, r2, #5
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	440a      	add	r2, r1
 8003288:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800328c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003290:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	799b      	ldrb	r3, [r3, #6]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d01b      	beq.n	80032d2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800329a:	78fa      	ldrb	r2, [r7, #3]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	1a9b      	subs	r3, r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	3330      	adds	r3, #48	@ 0x30
 80032aa:	6819      	ldr	r1, [r3, #0]
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	015a      	lsls	r2, r3, #5
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4413      	add	r3, r2
 80032b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032be:	78fa      	ldrb	r2, [r7, #3]
 80032c0:	1ac9      	subs	r1, r1, r3
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	011b      	lsls	r3, r3, #4
 80032c8:	1a9b      	subs	r3, r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4403      	add	r3, r0
 80032ce:	3338      	adds	r3, #56	@ 0x38
 80032d0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80032d2:	78fa      	ldrb	r2, [r7, #3]
 80032d4:	6879      	ldr	r1, [r7, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	1a9b      	subs	r3, r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	334d      	adds	r3, #77	@ 0x4d
 80032e2:	2201      	movs	r2, #1
 80032e4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80032e6:	78fa      	ldrb	r2, [r7, #3]
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	4613      	mov	r3, r2
 80032ec:	011b      	lsls	r3, r3, #4
 80032ee:	1a9b      	subs	r3, r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	440b      	add	r3, r1
 80032f4:	3344      	adds	r3, #68	@ 0x44
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80032fa:	78fb      	ldrb	r3, [r7, #3]
 80032fc:	015a      	lsls	r2, r3, #5
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	4413      	add	r3, r2
 8003302:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003306:	461a      	mov	r2, r3
 8003308:	2301      	movs	r3, #1
 800330a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800330c:	78fa      	ldrb	r2, [r7, #3]
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	011b      	lsls	r3, r3, #4
 8003314:	1a9b      	subs	r3, r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	3326      	adds	r3, #38	@ 0x26
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00a      	beq.n	8003338 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	3326      	adds	r3, #38	@ 0x26
 8003332:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003334:	2b02      	cmp	r3, #2
 8003336:	d110      	bne.n	800335a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	4611      	mov	r1, r2
 8003340:	4618      	mov	r0, r3
 8003342:	f004 fb68 	bl	8007a16 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003346:	78fb      	ldrb	r3, [r7, #3]
 8003348:	015a      	lsls	r2, r3, #5
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	4413      	add	r3, r2
 800334e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003352:	461a      	mov	r2, r3
 8003354:	2310      	movs	r3, #16
 8003356:	6093      	str	r3, [r2, #8]
 8003358:	e03d      	b.n	80033d6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800335a:	78fa      	ldrb	r2, [r7, #3]
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	4613      	mov	r3, r2
 8003360:	011b      	lsls	r3, r3, #4
 8003362:	1a9b      	subs	r3, r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	440b      	add	r3, r1
 8003368:	3326      	adds	r3, #38	@ 0x26
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b03      	cmp	r3, #3
 800336e:	d00a      	beq.n	8003386 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003370:	78fa      	ldrb	r2, [r7, #3]
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	4613      	mov	r3, r2
 8003376:	011b      	lsls	r3, r3, #4
 8003378:	1a9b      	subs	r3, r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	3326      	adds	r3, #38	@ 0x26
 8003380:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003382:	2b01      	cmp	r3, #1
 8003384:	d127      	bne.n	80033d6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003386:	78fb      	ldrb	r3, [r7, #3]
 8003388:	015a      	lsls	r2, r3, #5
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	4413      	add	r3, r2
 800338e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	78fa      	ldrb	r2, [r7, #3]
 8003396:	0151      	lsls	r1, r2, #5
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	440a      	add	r2, r1
 800339c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033a4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80033a6:	78fa      	ldrb	r2, [r7, #3]
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	4613      	mov	r3, r2
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	1a9b      	subs	r3, r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	440b      	add	r3, r1
 80033b4:	334c      	adds	r3, #76	@ 0x4c
 80033b6:	2201      	movs	r2, #1
 80033b8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80033ba:	78fa      	ldrb	r2, [r7, #3]
 80033bc:	6879      	ldr	r1, [r7, #4]
 80033be:	4613      	mov	r3, r2
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	334c      	adds	r3, #76	@ 0x4c
 80033ca:	781a      	ldrb	r2, [r3, #0]
 80033cc:	78fb      	ldrb	r3, [r7, #3]
 80033ce:	4619      	mov	r1, r3
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f006 fe7f 	bl	800a0d4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	799b      	ldrb	r3, [r3, #6]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d13b      	bne.n	8003456 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80033de:	78fa      	ldrb	r2, [r7, #3]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	3338      	adds	r3, #56	@ 0x38
 80033ee:	6819      	ldr	r1, [r3, #0]
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4403      	add	r3, r0
 80033fe:	3328      	adds	r3, #40	@ 0x28
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	440b      	add	r3, r1
 8003404:	1e59      	subs	r1, r3, #1
 8003406:	78fa      	ldrb	r2, [r7, #3]
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	1a9b      	subs	r3, r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4403      	add	r3, r0
 8003414:	3328      	adds	r3, #40	@ 0x28
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	fbb1 f3f3 	udiv	r3, r1, r3
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 8470 	beq.w	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003426:	78fa      	ldrb	r2, [r7, #3]
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	4613      	mov	r3, r2
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	333c      	adds	r3, #60	@ 0x3c
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	78fa      	ldrb	r2, [r7, #3]
 800343a:	f083 0301 	eor.w	r3, r3, #1
 800343e:	b2d8      	uxtb	r0, r3
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	1a9b      	subs	r3, r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	440b      	add	r3, r1
 800344c:	333c      	adds	r3, #60	@ 0x3c
 800344e:	4602      	mov	r2, r0
 8003450:	701a      	strb	r2, [r3, #0]
 8003452:	f000 bc58 	b.w	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	1a9b      	subs	r3, r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	440b      	add	r3, r1
 8003464:	333c      	adds	r3, #60	@ 0x3c
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	78fa      	ldrb	r2, [r7, #3]
 800346a:	f083 0301 	eor.w	r3, r3, #1
 800346e:	b2d8      	uxtb	r0, r3
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	4613      	mov	r3, r2
 8003474:	011b      	lsls	r3, r3, #4
 8003476:	1a9b      	subs	r3, r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	440b      	add	r3, r1
 800347c:	333c      	adds	r3, #60	@ 0x3c
 800347e:	4602      	mov	r2, r0
 8003480:	701a      	strb	r2, [r3, #0]
 8003482:	f000 bc40 	b.w	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	78fa      	ldrb	r2, [r7, #3]
 800348c:	4611      	mov	r1, r2
 800348e:	4618      	mov	r0, r3
 8003490:	f003 fd17 	bl	8006ec2 <USB_ReadChInterrupts>
 8003494:	4603      	mov	r3, r0
 8003496:	f003 0320 	and.w	r3, r3, #32
 800349a:	2b20      	cmp	r3, #32
 800349c:	d131      	bne.n	8003502 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800349e:	78fb      	ldrb	r3, [r7, #3]
 80034a0:	015a      	lsls	r2, r3, #5
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4413      	add	r3, r2
 80034a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034aa:	461a      	mov	r2, r3
 80034ac:	2320      	movs	r3, #32
 80034ae:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	331a      	adds	r3, #26
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	f040 841f 	bne.w	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	1a9b      	subs	r3, r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	331b      	adds	r3, #27
 80034d8:	2201      	movs	r2, #1
 80034da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	334d      	adds	r3, #77	@ 0x4d
 80034ec:	2203      	movs	r2, #3
 80034ee:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	78fa      	ldrb	r2, [r7, #3]
 80034f6:	4611      	mov	r1, r2
 80034f8:	4618      	mov	r0, r3
 80034fa:	f004 fa8c 	bl	8007a16 <USB_HC_Halt>
 80034fe:	f000 bc02 	b.w	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	78fa      	ldrb	r2, [r7, #3]
 8003508:	4611      	mov	r1, r2
 800350a:	4618      	mov	r0, r3
 800350c:	f003 fcd9 	bl	8006ec2 <USB_ReadChInterrupts>
 8003510:	4603      	mov	r3, r0
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b02      	cmp	r3, #2
 8003518:	f040 8305 	bne.w	8003b26 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800351c:	78fb      	ldrb	r3, [r7, #3]
 800351e:	015a      	lsls	r2, r3, #5
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	4413      	add	r3, r2
 8003524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003528:	461a      	mov	r2, r3
 800352a:	2302      	movs	r3, #2
 800352c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800352e:	78fa      	ldrb	r2, [r7, #3]
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	1a9b      	subs	r3, r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	440b      	add	r3, r1
 800353c:	334d      	adds	r3, #77	@ 0x4d
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d114      	bne.n	800356e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	4613      	mov	r3, r2
 800354a:	011b      	lsls	r3, r3, #4
 800354c:	1a9b      	subs	r3, r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	334d      	adds	r3, #77	@ 0x4d
 8003554:	2202      	movs	r2, #2
 8003556:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	4613      	mov	r3, r2
 800355e:	011b      	lsls	r3, r3, #4
 8003560:	1a9b      	subs	r3, r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	334c      	adds	r3, #76	@ 0x4c
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
 800356c:	e2cc      	b.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	4613      	mov	r3, r2
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	1a9b      	subs	r3, r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	440b      	add	r3, r1
 800357c:	334d      	adds	r3, #77	@ 0x4d
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	2b06      	cmp	r3, #6
 8003582:	d114      	bne.n	80035ae <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003584:	78fa      	ldrb	r2, [r7, #3]
 8003586:	6879      	ldr	r1, [r7, #4]
 8003588:	4613      	mov	r3, r2
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	1a9b      	subs	r3, r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	440b      	add	r3, r1
 8003592:	334d      	adds	r3, #77	@ 0x4d
 8003594:	2202      	movs	r2, #2
 8003596:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003598:	78fa      	ldrb	r2, [r7, #3]
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	334c      	adds	r3, #76	@ 0x4c
 80035a8:	2205      	movs	r2, #5
 80035aa:	701a      	strb	r2, [r3, #0]
 80035ac:	e2ac      	b.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80035ae:	78fa      	ldrb	r2, [r7, #3]
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	440b      	add	r3, r1
 80035bc:	334d      	adds	r3, #77	@ 0x4d
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b07      	cmp	r3, #7
 80035c2:	d00b      	beq.n	80035dc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80035c4:	78fa      	ldrb	r2, [r7, #3]
 80035c6:	6879      	ldr	r1, [r7, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	1a9b      	subs	r3, r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	440b      	add	r3, r1
 80035d2:	334d      	adds	r3, #77	@ 0x4d
 80035d4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80035d6:	2b09      	cmp	r3, #9
 80035d8:	f040 80a6 	bne.w	8003728 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035dc:	78fa      	ldrb	r2, [r7, #3]
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	334d      	adds	r3, #77	@ 0x4d
 80035ec:	2202      	movs	r2, #2
 80035ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80035f0:	78fa      	ldrb	r2, [r7, #3]
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	1a9b      	subs	r3, r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	3344      	adds	r3, #68	@ 0x44
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	1c59      	adds	r1, r3, #1
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4403      	add	r3, r0
 8003610:	3344      	adds	r3, #68	@ 0x44
 8003612:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003614:	78fa      	ldrb	r2, [r7, #3]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	3344      	adds	r3, #68	@ 0x44
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2b02      	cmp	r3, #2
 8003628:	d943      	bls.n	80036b2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800362a:	78fa      	ldrb	r2, [r7, #3]
 800362c:	6879      	ldr	r1, [r7, #4]
 800362e:	4613      	mov	r3, r2
 8003630:	011b      	lsls	r3, r3, #4
 8003632:	1a9b      	subs	r3, r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	440b      	add	r3, r1
 8003638:	3344      	adds	r3, #68	@ 0x44
 800363a:	2200      	movs	r2, #0
 800363c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800363e:	78fa      	ldrb	r2, [r7, #3]
 8003640:	6879      	ldr	r1, [r7, #4]
 8003642:	4613      	mov	r3, r2
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	1a9b      	subs	r3, r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	440b      	add	r3, r1
 800364c:	331a      	adds	r3, #26
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d123      	bne.n	800369c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003654:	78fa      	ldrb	r2, [r7, #3]
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4613      	mov	r3, r2
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	1a9b      	subs	r3, r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	331b      	adds	r3, #27
 8003664:	2200      	movs	r2, #0
 8003666:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003668:	78fa      	ldrb	r2, [r7, #3]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	011b      	lsls	r3, r3, #4
 8003670:	1a9b      	subs	r3, r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	331c      	adds	r3, #28
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800367c:	78fb      	ldrb	r3, [r7, #3]
 800367e:	015a      	lsls	r2, r3, #5
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4413      	add	r3, r2
 8003684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	78fa      	ldrb	r2, [r7, #3]
 800368c:	0151      	lsls	r1, r2, #5
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	440a      	add	r2, r1
 8003692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800369a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800369c:	78fa      	ldrb	r2, [r7, #3]
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	4613      	mov	r3, r2
 80036a2:	011b      	lsls	r3, r3, #4
 80036a4:	1a9b      	subs	r3, r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	440b      	add	r3, r1
 80036aa:	334c      	adds	r3, #76	@ 0x4c
 80036ac:	2204      	movs	r2, #4
 80036ae:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036b0:	e229      	b.n	8003b06 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036b2:	78fa      	ldrb	r2, [r7, #3]
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	4613      	mov	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	1a9b      	subs	r3, r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	440b      	add	r3, r1
 80036c0:	334c      	adds	r3, #76	@ 0x4c
 80036c2:	2202      	movs	r2, #2
 80036c4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036c6:	78fa      	ldrb	r2, [r7, #3]
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	4613      	mov	r3, r2
 80036cc:	011b      	lsls	r3, r3, #4
 80036ce:	1a9b      	subs	r3, r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	440b      	add	r3, r1
 80036d4:	3326      	adds	r3, #38	@ 0x26
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00b      	beq.n	80036f4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80036dc:	78fa      	ldrb	r2, [r7, #3]
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	4613      	mov	r3, r2
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	1a9b      	subs	r3, r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	3326      	adds	r3, #38	@ 0x26
 80036ec:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	f040 8209 	bne.w	8003b06 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80036f4:	78fb      	ldrb	r3, [r7, #3]
 80036f6:	015a      	lsls	r2, r3, #5
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	4413      	add	r3, r2
 80036fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800370a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003712:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003714:	78fb      	ldrb	r3, [r7, #3]
 8003716:	015a      	lsls	r2, r3, #5
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	4413      	add	r3, r2
 800371c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003720:	461a      	mov	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003726:	e1ee      	b.n	8003b06 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	4613      	mov	r3, r2
 800372e:	011b      	lsls	r3, r3, #4
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	334d      	adds	r3, #77	@ 0x4d
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	2b05      	cmp	r3, #5
 800373c:	f040 80c8 	bne.w	80038d0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003740:	78fa      	ldrb	r2, [r7, #3]
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	011b      	lsls	r3, r3, #4
 8003748:	1a9b      	subs	r3, r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	334d      	adds	r3, #77	@ 0x4d
 8003750:	2202      	movs	r2, #2
 8003752:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003754:	78fa      	ldrb	r2, [r7, #3]
 8003756:	6879      	ldr	r1, [r7, #4]
 8003758:	4613      	mov	r3, r2
 800375a:	011b      	lsls	r3, r3, #4
 800375c:	1a9b      	subs	r3, r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	440b      	add	r3, r1
 8003762:	331b      	adds	r3, #27
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	2b01      	cmp	r3, #1
 8003768:	f040 81ce 	bne.w	8003b08 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800376c:	78fa      	ldrb	r2, [r7, #3]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	3326      	adds	r3, #38	@ 0x26
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	2b03      	cmp	r3, #3
 8003780:	d16b      	bne.n	800385a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003782:	78fa      	ldrb	r2, [r7, #3]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	011b      	lsls	r3, r3, #4
 800378a:	1a9b      	subs	r3, r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	3348      	adds	r3, #72	@ 0x48
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	1c59      	adds	r1, r3, #1
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	4613      	mov	r3, r2
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	1a9b      	subs	r3, r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4403      	add	r3, r0
 80037a2:	3348      	adds	r3, #72	@ 0x48
 80037a4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80037a6:	78fa      	ldrb	r2, [r7, #3]
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	440b      	add	r3, r1
 80037b4:	3348      	adds	r3, #72	@ 0x48
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d943      	bls.n	8003844 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80037bc:	78fa      	ldrb	r2, [r7, #3]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	3348      	adds	r3, #72	@ 0x48
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	1a9b      	subs	r3, r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	331b      	adds	r3, #27
 80037e0:	2200      	movs	r2, #0
 80037e2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80037e4:	78fa      	ldrb	r2, [r7, #3]
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	3344      	adds	r3, #68	@ 0x44
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d809      	bhi.n	800380e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80037fa:	78fa      	ldrb	r2, [r7, #3]
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	4613      	mov	r3, r2
 8003800:	011b      	lsls	r3, r3, #4
 8003802:	1a9b      	subs	r3, r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	440b      	add	r3, r1
 8003808:	331c      	adds	r3, #28
 800380a:	2201      	movs	r2, #1
 800380c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800380e:	78fb      	ldrb	r3, [r7, #3]
 8003810:	015a      	lsls	r2, r3, #5
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	4413      	add	r3, r2
 8003816:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	78fa      	ldrb	r2, [r7, #3]
 800381e:	0151      	lsls	r1, r2, #5
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	440a      	add	r2, r1
 8003824:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003828:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800382c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800382e:	78fa      	ldrb	r2, [r7, #3]
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	4613      	mov	r3, r2
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	1a9b      	subs	r3, r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	440b      	add	r3, r1
 800383c:	334c      	adds	r3, #76	@ 0x4c
 800383e:	2204      	movs	r2, #4
 8003840:	701a      	strb	r2, [r3, #0]
 8003842:	e014      	b.n	800386e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003844:	78fa      	ldrb	r2, [r7, #3]
 8003846:	6879      	ldr	r1, [r7, #4]
 8003848:	4613      	mov	r3, r2
 800384a:	011b      	lsls	r3, r3, #4
 800384c:	1a9b      	subs	r3, r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	440b      	add	r3, r1
 8003852:	334c      	adds	r3, #76	@ 0x4c
 8003854:	2202      	movs	r2, #2
 8003856:	701a      	strb	r2, [r3, #0]
 8003858:	e009      	b.n	800386e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800385a:	78fa      	ldrb	r2, [r7, #3]
 800385c:	6879      	ldr	r1, [r7, #4]
 800385e:	4613      	mov	r3, r2
 8003860:	011b      	lsls	r3, r3, #4
 8003862:	1a9b      	subs	r3, r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	440b      	add	r3, r1
 8003868:	334c      	adds	r3, #76	@ 0x4c
 800386a:	2202      	movs	r2, #2
 800386c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800386e:	78fa      	ldrb	r2, [r7, #3]
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	1a9b      	subs	r3, r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	440b      	add	r3, r1
 800387c:	3326      	adds	r3, #38	@ 0x26
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00b      	beq.n	800389c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003884:	78fa      	ldrb	r2, [r7, #3]
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	011b      	lsls	r3, r3, #4
 800388c:	1a9b      	subs	r3, r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	3326      	adds	r3, #38	@ 0x26
 8003894:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003896:	2b02      	cmp	r3, #2
 8003898:	f040 8136 	bne.w	8003b08 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800389c:	78fb      	ldrb	r3, [r7, #3]
 800389e:	015a      	lsls	r2, r3, #5
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	4413      	add	r3, r2
 80038a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80038b2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80038ba:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80038bc:	78fb      	ldrb	r3, [r7, #3]
 80038be:	015a      	lsls	r2, r3, #5
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	4413      	add	r3, r2
 80038c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038c8:	461a      	mov	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	e11b      	b.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	4613      	mov	r3, r2
 80038d6:	011b      	lsls	r3, r3, #4
 80038d8:	1a9b      	subs	r3, r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	334d      	adds	r3, #77	@ 0x4d
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	f040 8081 	bne.w	80039ea <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80038e8:	78fa      	ldrb	r2, [r7, #3]
 80038ea:	6879      	ldr	r1, [r7, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	1a9b      	subs	r3, r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	334d      	adds	r3, #77	@ 0x4d
 80038f8:	2202      	movs	r2, #2
 80038fa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80038fc:	78fa      	ldrb	r2, [r7, #3]
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4613      	mov	r3, r2
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	331b      	adds	r3, #27
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b01      	cmp	r3, #1
 8003910:	f040 80fa 	bne.w	8003b08 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003914:	78fa      	ldrb	r2, [r7, #3]
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	4613      	mov	r3, r2
 800391a:	011b      	lsls	r3, r3, #4
 800391c:	1a9b      	subs	r3, r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	334c      	adds	r3, #76	@ 0x4c
 8003924:	2202      	movs	r2, #2
 8003926:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003928:	78fb      	ldrb	r3, [r7, #3]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4413      	add	r3, r2
 8003930:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	0151      	lsls	r1, r2, #5
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	440a      	add	r2, r1
 800393e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003946:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003948:	78fb      	ldrb	r3, [r7, #3]
 800394a:	015a      	lsls	r2, r3, #5
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	4413      	add	r3, r2
 8003950:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	0151      	lsls	r1, r2, #5
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	440a      	add	r2, r1
 800395e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003966:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	015a      	lsls	r2, r3, #5
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	4413      	add	r3, r2
 8003970:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	78fa      	ldrb	r2, [r7, #3]
 8003978:	0151      	lsls	r1, r2, #5
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	440a      	add	r2, r1
 800397e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003982:	f023 0320 	bic.w	r3, r3, #32
 8003986:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	3326      	adds	r3, #38	@ 0x26
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00b      	beq.n	80039b6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	3326      	adds	r3, #38	@ 0x26
 80039ae:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	f040 80a9 	bne.w	8003b08 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80039b6:	78fb      	ldrb	r3, [r7, #3]
 80039b8:	015a      	lsls	r2, r3, #5
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	4413      	add	r3, r2
 80039be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80039cc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80039d4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80039d6:	78fb      	ldrb	r3, [r7, #3]
 80039d8:	015a      	lsls	r2, r3, #5
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	4413      	add	r3, r2
 80039de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039e2:	461a      	mov	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6013      	str	r3, [r2, #0]
 80039e8:	e08e      	b.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80039ea:	78fa      	ldrb	r2, [r7, #3]
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	334d      	adds	r3, #77	@ 0x4d
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d143      	bne.n	8003a88 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	6879      	ldr	r1, [r7, #4]
 8003a04:	4613      	mov	r3, r2
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	1a9b      	subs	r3, r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	334d      	adds	r3, #77	@ 0x4d
 8003a10:	2202      	movs	r2, #2
 8003a12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a14:	78fa      	ldrb	r2, [r7, #3]
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	440b      	add	r3, r1
 8003a22:	334c      	adds	r3, #76	@ 0x4c
 8003a24:	2202      	movs	r2, #2
 8003a26:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a28:	78fa      	ldrb	r2, [r7, #3]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	3326      	adds	r3, #38	@ 0x26
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00a      	beq.n	8003a54 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003a3e:	78fa      	ldrb	r2, [r7, #3]
 8003a40:	6879      	ldr	r1, [r7, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	1a9b      	subs	r3, r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	440b      	add	r3, r1
 8003a4c:	3326      	adds	r3, #38	@ 0x26
 8003a4e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d159      	bne.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003a54:	78fb      	ldrb	r3, [r7, #3]
 8003a56:	015a      	lsls	r2, r3, #5
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a6a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a72:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a74:	78fb      	ldrb	r3, [r7, #3]
 8003a76:	015a      	lsls	r2, r3, #5
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a80:	461a      	mov	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6013      	str	r3, [r2, #0]
 8003a86:	e03f      	b.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003a88:	78fa      	ldrb	r2, [r7, #3]
 8003a8a:	6879      	ldr	r1, [r7, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	1a9b      	subs	r3, r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	440b      	add	r3, r1
 8003a96:	334d      	adds	r3, #77	@ 0x4d
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b08      	cmp	r3, #8
 8003a9c:	d126      	bne.n	8003aec <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a9e:	78fa      	ldrb	r2, [r7, #3]
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	011b      	lsls	r3, r3, #4
 8003aa6:	1a9b      	subs	r3, r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	440b      	add	r3, r1
 8003aac:	334d      	adds	r3, #77	@ 0x4d
 8003aae:	2202      	movs	r2, #2
 8003ab0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003ab2:	78fa      	ldrb	r2, [r7, #3]
 8003ab4:	6879      	ldr	r1, [r7, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	1a9b      	subs	r3, r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	440b      	add	r3, r1
 8003ac0:	3344      	adds	r3, #68	@ 0x44
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	1c59      	adds	r1, r3, #1
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	4403      	add	r3, r0
 8003ad2:	3344      	adds	r3, #68	@ 0x44
 8003ad4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	011b      	lsls	r3, r3, #4
 8003ade:	1a9b      	subs	r3, r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	334c      	adds	r3, #76	@ 0x4c
 8003ae6:	2204      	movs	r2, #4
 8003ae8:	701a      	strb	r2, [r3, #0]
 8003aea:	e00d      	b.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	011b      	lsls	r3, r3, #4
 8003af4:	1a9b      	subs	r3, r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	334d      	adds	r3, #77	@ 0x4d
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	f000 8100 	beq.w	8003d04 <HCD_HC_IN_IRQHandler+0xcca>
 8003b04:	e000      	b.n	8003b08 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b06:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b08:	78fa      	ldrb	r2, [r7, #3]
 8003b0a:	6879      	ldr	r1, [r7, #4]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	011b      	lsls	r3, r3, #4
 8003b10:	1a9b      	subs	r3, r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	440b      	add	r3, r1
 8003b16:	334c      	adds	r3, #76	@ 0x4c
 8003b18:	781a      	ldrb	r2, [r3, #0]
 8003b1a:	78fb      	ldrb	r3, [r7, #3]
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f006 fad8 	bl	800a0d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003b24:	e0ef      	b.n	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	78fa      	ldrb	r2, [r7, #3]
 8003b2c:	4611      	mov	r1, r2
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f003 f9c7 	bl	8006ec2 <USB_ReadChInterrupts>
 8003b34:	4603      	mov	r3, r0
 8003b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b3a:	2b40      	cmp	r3, #64	@ 0x40
 8003b3c:	d12f      	bne.n	8003b9e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003b3e:	78fb      	ldrb	r3, [r7, #3]
 8003b40:	015a      	lsls	r2, r3, #5
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	4413      	add	r3, r2
 8003b46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	2340      	movs	r3, #64	@ 0x40
 8003b4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003b50:	78fa      	ldrb	r2, [r7, #3]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	334d      	adds	r3, #77	@ 0x4d
 8003b60:	2205      	movs	r2, #5
 8003b62:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	331a      	adds	r3, #26
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d109      	bne.n	8003b8e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	1a9b      	subs	r3, r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	440b      	add	r3, r1
 8003b88:	3344      	adds	r3, #68	@ 0x44
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	78fa      	ldrb	r2, [r7, #3]
 8003b94:	4611      	mov	r1, r2
 8003b96:	4618      	mov	r0, r3
 8003b98:	f003 ff3d 	bl	8007a16 <USB_HC_Halt>
 8003b9c:	e0b3      	b.n	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	78fa      	ldrb	r2, [r7, #3]
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f003 f98b 	bl	8006ec2 <USB_ReadChInterrupts>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b10      	cmp	r3, #16
 8003bb4:	f040 80a7 	bne.w	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	1a9b      	subs	r3, r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	3326      	adds	r3, #38	@ 0x26
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b03      	cmp	r3, #3
 8003bcc:	d11b      	bne.n	8003c06 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	011b      	lsls	r3, r3, #4
 8003bd6:	1a9b      	subs	r3, r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	440b      	add	r3, r1
 8003bdc:	3344      	adds	r3, #68	@ 0x44
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003be2:	78fa      	ldrb	r2, [r7, #3]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	1a9b      	subs	r3, r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	334d      	adds	r3, #77	@ 0x4d
 8003bf2:	2204      	movs	r2, #4
 8003bf4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	4611      	mov	r1, r2
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f003 ff09 	bl	8007a16 <USB_HC_Halt>
 8003c04:	e03f      	b.n	8003c86 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c06:	78fa      	ldrb	r2, [r7, #3]
 8003c08:	6879      	ldr	r1, [r7, #4]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	1a9b      	subs	r3, r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	3326      	adds	r3, #38	@ 0x26
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00a      	beq.n	8003c32 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c1c:	78fa      	ldrb	r2, [r7, #3]
 8003c1e:	6879      	ldr	r1, [r7, #4]
 8003c20:	4613      	mov	r3, r2
 8003c22:	011b      	lsls	r3, r3, #4
 8003c24:	1a9b      	subs	r3, r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	440b      	add	r3, r1
 8003c2a:	3326      	adds	r3, #38	@ 0x26
 8003c2c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d129      	bne.n	8003c86 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c32:	78fa      	ldrb	r2, [r7, #3]
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	4613      	mov	r3, r2
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	3344      	adds	r3, #68	@ 0x44
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	799b      	ldrb	r3, [r3, #6]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00a      	beq.n	8003c64 <HCD_HC_IN_IRQHandler+0xc2a>
 8003c4e:	78fa      	ldrb	r2, [r7, #3]
 8003c50:	6879      	ldr	r1, [r7, #4]
 8003c52:	4613      	mov	r3, r2
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	331b      	adds	r3, #27
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d110      	bne.n	8003c86 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003c64:	78fa      	ldrb	r2, [r7, #3]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	440b      	add	r3, r1
 8003c72:	334d      	adds	r3, #77	@ 0x4d
 8003c74:	2204      	movs	r2, #4
 8003c76:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	78fa      	ldrb	r2, [r7, #3]
 8003c7e:	4611      	mov	r1, r2
 8003c80:	4618      	mov	r0, r3
 8003c82:	f003 fec8 	bl	8007a16 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	440b      	add	r3, r1
 8003c94:	331b      	adds	r3, #27
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d129      	bne.n	8003cf0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003c9c:	78fa      	ldrb	r2, [r7, #3]
 8003c9e:	6879      	ldr	r1, [r7, #4]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	011b      	lsls	r3, r3, #4
 8003ca4:	1a9b      	subs	r3, r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	440b      	add	r3, r1
 8003caa:	331b      	adds	r3, #27
 8003cac:	2200      	movs	r2, #0
 8003cae:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003cb0:	78fb      	ldrb	r3, [r7, #3]
 8003cb2:	015a      	lsls	r2, r3, #5
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	78fa      	ldrb	r2, [r7, #3]
 8003cc0:	0151      	lsls	r1, r2, #5
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	440a      	add	r2, r1
 8003cc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003cca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cce:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003cd0:	78fb      	ldrb	r3, [r7, #3]
 8003cd2:	015a      	lsls	r2, r3, #5
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	78fa      	ldrb	r2, [r7, #3]
 8003ce0:	0151      	lsls	r1, r2, #5
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	440a      	add	r2, r1
 8003ce6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003cea:	f043 0320 	orr.w	r3, r3, #32
 8003cee:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003cf0:	78fb      	ldrb	r3, [r7, #3]
 8003cf2:	015a      	lsls	r2, r3, #5
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	2310      	movs	r3, #16
 8003d00:	6093      	str	r3, [r2, #8]
 8003d02:	e000      	b.n	8003d06 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003d04:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	4611      	mov	r1, r2
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f003 f8c9 	bl	8006ec2 <USB_ReadChInterrupts>
 8003d30:	4603      	mov	r3, r0
 8003d32:	f003 0304 	and.w	r3, r3, #4
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d11b      	bne.n	8003d72 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003d3a:	78fb      	ldrb	r3, [r7, #3]
 8003d3c:	015a      	lsls	r2, r3, #5
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	4413      	add	r3, r2
 8003d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d46:	461a      	mov	r2, r3
 8003d48:	2304      	movs	r3, #4
 8003d4a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	334d      	adds	r3, #77	@ 0x4d
 8003d5c:	2207      	movs	r2, #7
 8003d5e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	78fa      	ldrb	r2, [r7, #3]
 8003d66:	4611      	mov	r1, r2
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f003 fe54 	bl	8007a16 <USB_HC_Halt>
 8003d6e:	f000 bc89 	b.w	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	78fa      	ldrb	r2, [r7, #3]
 8003d78:	4611      	mov	r1, r2
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f003 f8a1 	bl	8006ec2 <USB_ReadChInterrupts>
 8003d80:	4603      	mov	r3, r0
 8003d82:	f003 0320 	and.w	r3, r3, #32
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	f040 8082 	bne.w	8003e90 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003d8c:	78fb      	ldrb	r3, [r7, #3]
 8003d8e:	015a      	lsls	r2, r3, #5
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	4413      	add	r3, r2
 8003d94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d98:	461a      	mov	r2, r3
 8003d9a:	2320      	movs	r3, #32
 8003d9c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003d9e:	78fa      	ldrb	r2, [r7, #3]
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	4613      	mov	r3, r2
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	1a9b      	subs	r3, r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	440b      	add	r3, r1
 8003dac:	3319      	adds	r3, #25
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d124      	bne.n	8003dfe <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003db4:	78fa      	ldrb	r2, [r7, #3]
 8003db6:	6879      	ldr	r1, [r7, #4]
 8003db8:	4613      	mov	r3, r2
 8003dba:	011b      	lsls	r3, r3, #4
 8003dbc:	1a9b      	subs	r3, r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	440b      	add	r3, r1
 8003dc2:	3319      	adds	r3, #25
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dc8:	78fa      	ldrb	r2, [r7, #3]
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	011b      	lsls	r3, r3, #4
 8003dd0:	1a9b      	subs	r3, r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	440b      	add	r3, r1
 8003dd6:	334c      	adds	r3, #76	@ 0x4c
 8003dd8:	2202      	movs	r2, #2
 8003dda:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003ddc:	78fa      	ldrb	r2, [r7, #3]
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	4613      	mov	r3, r2
 8003de2:	011b      	lsls	r3, r3, #4
 8003de4:	1a9b      	subs	r3, r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	334d      	adds	r3, #77	@ 0x4d
 8003dec:	2203      	movs	r2, #3
 8003dee:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	78fa      	ldrb	r2, [r7, #3]
 8003df6:	4611      	mov	r1, r2
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f003 fe0c 	bl	8007a16 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003dfe:	78fa      	ldrb	r2, [r7, #3]
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	4613      	mov	r3, r2
 8003e04:	011b      	lsls	r3, r3, #4
 8003e06:	1a9b      	subs	r3, r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	331a      	adds	r3, #26
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	f040 8437 	bne.w	8004684 <HCD_HC_OUT_IRQHandler+0x978>
 8003e16:	78fa      	ldrb	r2, [r7, #3]
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	011b      	lsls	r3, r3, #4
 8003e1e:	1a9b      	subs	r3, r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	440b      	add	r3, r1
 8003e24:	331b      	adds	r3, #27
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f040 842b 	bne.w	8004684 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4613      	mov	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	3326      	adds	r3, #38	@ 0x26
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d009      	beq.n	8003e58 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003e44:	78fa      	ldrb	r2, [r7, #3]
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	331b      	adds	r3, #27
 8003e54:	2201      	movs	r2, #1
 8003e56:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003e58:	78fa      	ldrb	r2, [r7, #3]
 8003e5a:	6879      	ldr	r1, [r7, #4]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	1a9b      	subs	r3, r3, r2
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	440b      	add	r3, r1
 8003e66:	334d      	adds	r3, #77	@ 0x4d
 8003e68:	2203      	movs	r2, #3
 8003e6a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	78fa      	ldrb	r2, [r7, #3]
 8003e72:	4611      	mov	r1, r2
 8003e74:	4618      	mov	r0, r3
 8003e76:	f003 fdce 	bl	8007a16 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	1a9b      	subs	r3, r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	440b      	add	r3, r1
 8003e88:	3344      	adds	r3, #68	@ 0x44
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	e3f9      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	4611      	mov	r1, r2
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f003 f812 	bl	8006ec2 <USB_ReadChInterrupts>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ea8:	d111      	bne.n	8003ece <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003eaa:	78fb      	ldrb	r3, [r7, #3]
 8003eac:	015a      	lsls	r2, r3, #5
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ebc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	78fa      	ldrb	r2, [r7, #3]
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f003 fda5 	bl	8007a16 <USB_HC_Halt>
 8003ecc:	e3da      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	78fa      	ldrb	r2, [r7, #3]
 8003ed4:	4611      	mov	r1, r2
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f002 fff3 	bl	8006ec2 <USB_ReadChInterrupts>
 8003edc:	4603      	mov	r3, r0
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d168      	bne.n	8003fb8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003ee6:	78fa      	ldrb	r2, [r7, #3]
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	3344      	adds	r3, #68	@ 0x44
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	4611      	mov	r1, r2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f002 ffdd 	bl	8006ec2 <USB_ReadChInterrupts>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0e:	2b40      	cmp	r3, #64	@ 0x40
 8003f10:	d112      	bne.n	8003f38 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	3319      	adds	r3, #25
 8003f22:	2201      	movs	r2, #1
 8003f24:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003f26:	78fb      	ldrb	r3, [r7, #3]
 8003f28:	015a      	lsls	r2, r3, #5
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f32:	461a      	mov	r2, r3
 8003f34:	2340      	movs	r3, #64	@ 0x40
 8003f36:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003f38:	78fa      	ldrb	r2, [r7, #3]
 8003f3a:	6879      	ldr	r1, [r7, #4]
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	011b      	lsls	r3, r3, #4
 8003f40:	1a9b      	subs	r3, r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	331b      	adds	r3, #27
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d019      	beq.n	8003f82 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003f4e:	78fa      	ldrb	r2, [r7, #3]
 8003f50:	6879      	ldr	r1, [r7, #4]
 8003f52:	4613      	mov	r3, r2
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	1a9b      	subs	r3, r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	331b      	adds	r3, #27
 8003f5e:	2200      	movs	r2, #0
 8003f60:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	015a      	lsls	r2, r3, #5
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4413      	add	r3, r2
 8003f6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	78fa      	ldrb	r2, [r7, #3]
 8003f72:	0151      	lsls	r1, r2, #5
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	440a      	add	r2, r1
 8003f78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f80:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003f82:	78fb      	ldrb	r3, [r7, #3]
 8003f84:	015a      	lsls	r2, r3, #5
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	4413      	add	r3, r2
 8003f8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f8e:	461a      	mov	r2, r3
 8003f90:	2301      	movs	r3, #1
 8003f92:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	1a9b      	subs	r3, r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	334d      	adds	r3, #77	@ 0x4d
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	78fa      	ldrb	r2, [r7, #3]
 8003fae:	4611      	mov	r1, r2
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f003 fd30 	bl	8007a16 <USB_HC_Halt>
 8003fb6:	e365      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	78fa      	ldrb	r2, [r7, #3]
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f002 ff7e 	bl	8006ec2 <USB_ReadChInterrupts>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fcc:	2b40      	cmp	r3, #64	@ 0x40
 8003fce:	d139      	bne.n	8004044 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003fd0:	78fa      	ldrb	r2, [r7, #3]
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	011b      	lsls	r3, r3, #4
 8003fd8:	1a9b      	subs	r3, r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	440b      	add	r3, r1
 8003fde:	334d      	adds	r3, #77	@ 0x4d
 8003fe0:	2205      	movs	r2, #5
 8003fe2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003fe4:	78fa      	ldrb	r2, [r7, #3]
 8003fe6:	6879      	ldr	r1, [r7, #4]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	011b      	lsls	r3, r3, #4
 8003fec:	1a9b      	subs	r3, r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	440b      	add	r3, r1
 8003ff2:	331a      	adds	r3, #26
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d109      	bne.n	800400e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003ffa:	78fa      	ldrb	r2, [r7, #3]
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	4613      	mov	r3, r2
 8004000:	011b      	lsls	r3, r3, #4
 8004002:	1a9b      	subs	r3, r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	440b      	add	r3, r1
 8004008:	3319      	adds	r3, #25
 800400a:	2201      	movs	r2, #1
 800400c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800400e:	78fa      	ldrb	r2, [r7, #3]
 8004010:	6879      	ldr	r1, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	011b      	lsls	r3, r3, #4
 8004016:	1a9b      	subs	r3, r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	440b      	add	r3, r1
 800401c:	3344      	adds	r3, #68	@ 0x44
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	78fa      	ldrb	r2, [r7, #3]
 8004028:	4611      	mov	r1, r2
 800402a:	4618      	mov	r0, r3
 800402c:	f003 fcf3 	bl	8007a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004030:	78fb      	ldrb	r3, [r7, #3]
 8004032:	015a      	lsls	r2, r3, #5
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	4413      	add	r3, r2
 8004038:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800403c:	461a      	mov	r2, r3
 800403e:	2340      	movs	r3, #64	@ 0x40
 8004040:	6093      	str	r3, [r2, #8]
 8004042:	e31f      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	78fa      	ldrb	r2, [r7, #3]
 800404a:	4611      	mov	r1, r2
 800404c:	4618      	mov	r0, r3
 800404e:	f002 ff38 	bl	8006ec2 <USB_ReadChInterrupts>
 8004052:	4603      	mov	r3, r0
 8004054:	f003 0308 	and.w	r3, r3, #8
 8004058:	2b08      	cmp	r3, #8
 800405a:	d11a      	bne.n	8004092 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	015a      	lsls	r2, r3, #5
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4413      	add	r3, r2
 8004064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004068:	461a      	mov	r2, r3
 800406a:	2308      	movs	r3, #8
 800406c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800406e:	78fa      	ldrb	r2, [r7, #3]
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	4613      	mov	r3, r2
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	334d      	adds	r3, #77	@ 0x4d
 800407e:	2206      	movs	r2, #6
 8004080:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	78fa      	ldrb	r2, [r7, #3]
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f003 fcc3 	bl	8007a16 <USB_HC_Halt>
 8004090:	e2f8      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	78fa      	ldrb	r2, [r7, #3]
 8004098:	4611      	mov	r1, r2
 800409a:	4618      	mov	r0, r3
 800409c:	f002 ff11 	bl	8006ec2 <USB_ReadChInterrupts>
 80040a0:	4603      	mov	r3, r0
 80040a2:	f003 0310 	and.w	r3, r3, #16
 80040a6:	2b10      	cmp	r3, #16
 80040a8:	d144      	bne.n	8004134 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80040aa:	78fa      	ldrb	r2, [r7, #3]
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	4613      	mov	r3, r2
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	3344      	adds	r3, #68	@ 0x44
 80040ba:	2200      	movs	r2, #0
 80040bc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80040be:	78fa      	ldrb	r2, [r7, #3]
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	4613      	mov	r3, r2
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	334d      	adds	r3, #77	@ 0x4d
 80040ce:	2204      	movs	r2, #4
 80040d0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80040d2:	78fa      	ldrb	r2, [r7, #3]
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	4613      	mov	r3, r2
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	1a9b      	subs	r3, r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	440b      	add	r3, r1
 80040e0:	3319      	adds	r3, #25
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d114      	bne.n	8004112 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80040e8:	78fa      	ldrb	r2, [r7, #3]
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4613      	mov	r3, r2
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	3318      	adds	r3, #24
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d109      	bne.n	8004112 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80040fe:	78fa      	ldrb	r2, [r7, #3]
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	440b      	add	r3, r1
 800410c:	3319      	adds	r3, #25
 800410e:	2201      	movs	r2, #1
 8004110:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	78fa      	ldrb	r2, [r7, #3]
 8004118:	4611      	mov	r1, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f003 fc7b 	bl	8007a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004120:	78fb      	ldrb	r3, [r7, #3]
 8004122:	015a      	lsls	r2, r3, #5
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	4413      	add	r3, r2
 8004128:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800412c:	461a      	mov	r2, r3
 800412e:	2310      	movs	r3, #16
 8004130:	6093      	str	r3, [r2, #8]
 8004132:	e2a7      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	4611      	mov	r1, r2
 800413c:	4618      	mov	r0, r3
 800413e:	f002 fec0 	bl	8006ec2 <USB_ReadChInterrupts>
 8004142:	4603      	mov	r3, r0
 8004144:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004148:	2b80      	cmp	r3, #128	@ 0x80
 800414a:	f040 8083 	bne.w	8004254 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	799b      	ldrb	r3, [r3, #6]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d111      	bne.n	800417a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004156:	78fa      	ldrb	r2, [r7, #3]
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4613      	mov	r3, r2
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	334d      	adds	r3, #77	@ 0x4d
 8004166:	2207      	movs	r2, #7
 8004168:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	78fa      	ldrb	r2, [r7, #3]
 8004170:	4611      	mov	r1, r2
 8004172:	4618      	mov	r0, r3
 8004174:	f003 fc4f 	bl	8007a16 <USB_HC_Halt>
 8004178:	e062      	b.n	8004240 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800417a:	78fa      	ldrb	r2, [r7, #3]
 800417c:	6879      	ldr	r1, [r7, #4]
 800417e:	4613      	mov	r3, r2
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	1a9b      	subs	r3, r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	440b      	add	r3, r1
 8004188:	3344      	adds	r3, #68	@ 0x44
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	1c59      	adds	r1, r3, #1
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	4613      	mov	r3, r2
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	4403      	add	r3, r0
 800419a:	3344      	adds	r3, #68	@ 0x44
 800419c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800419e:	78fa      	ldrb	r2, [r7, #3]
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	1a9b      	subs	r3, r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	3344      	adds	r3, #68	@ 0x44
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d922      	bls.n	80041fa <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80041b4:	78fa      	ldrb	r2, [r7, #3]
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	4613      	mov	r3, r2
 80041ba:	011b      	lsls	r3, r3, #4
 80041bc:	1a9b      	subs	r3, r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	440b      	add	r3, r1
 80041c2:	3344      	adds	r3, #68	@ 0x44
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80041c8:	78fa      	ldrb	r2, [r7, #3]
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	4613      	mov	r3, r2
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	1a9b      	subs	r3, r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	334c      	adds	r3, #76	@ 0x4c
 80041d8:	2204      	movs	r2, #4
 80041da:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80041dc:	78fa      	ldrb	r2, [r7, #3]
 80041de:	6879      	ldr	r1, [r7, #4]
 80041e0:	4613      	mov	r3, r2
 80041e2:	011b      	lsls	r3, r3, #4
 80041e4:	1a9b      	subs	r3, r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	440b      	add	r3, r1
 80041ea:	334c      	adds	r3, #76	@ 0x4c
 80041ec:	781a      	ldrb	r2, [r3, #0]
 80041ee:	78fb      	ldrb	r3, [r7, #3]
 80041f0:	4619      	mov	r1, r3
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f005 ff6e 	bl	800a0d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80041f8:	e022      	b.n	8004240 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041fa:	78fa      	ldrb	r2, [r7, #3]
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	1a9b      	subs	r3, r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	334c      	adds	r3, #76	@ 0x4c
 800420a:	2202      	movs	r2, #2
 800420c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800420e:	78fb      	ldrb	r3, [r7, #3]
 8004210:	015a      	lsls	r2, r3, #5
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	4413      	add	r3, r2
 8004216:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004224:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800422c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800422e:	78fb      	ldrb	r3, [r7, #3]
 8004230:	015a      	lsls	r2, r3, #5
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	4413      	add	r3, r2
 8004236:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800423a:	461a      	mov	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004240:	78fb      	ldrb	r3, [r7, #3]
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	4413      	add	r3, r2
 8004248:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800424c:	461a      	mov	r2, r3
 800424e:	2380      	movs	r3, #128	@ 0x80
 8004250:	6093      	str	r3, [r2, #8]
 8004252:	e217      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	78fa      	ldrb	r2, [r7, #3]
 800425a:	4611      	mov	r1, r2
 800425c:	4618      	mov	r0, r3
 800425e:	f002 fe30 	bl	8006ec2 <USB_ReadChInterrupts>
 8004262:	4603      	mov	r3, r0
 8004264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004268:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800426c:	d11b      	bne.n	80042a6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800426e:	78fa      	ldrb	r2, [r7, #3]
 8004270:	6879      	ldr	r1, [r7, #4]
 8004272:	4613      	mov	r3, r2
 8004274:	011b      	lsls	r3, r3, #4
 8004276:	1a9b      	subs	r3, r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	334d      	adds	r3, #77	@ 0x4d
 800427e:	2209      	movs	r2, #9
 8004280:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	78fa      	ldrb	r2, [r7, #3]
 8004288:	4611      	mov	r1, r2
 800428a:	4618      	mov	r0, r3
 800428c:	f003 fbc3 	bl	8007a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	015a      	lsls	r2, r3, #5
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	4413      	add	r3, r2
 8004298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800429c:	461a      	mov	r2, r3
 800429e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042a2:	6093      	str	r3, [r2, #8]
 80042a4:	e1ee      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	4611      	mov	r1, r2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f002 fe07 	bl	8006ec2 <USB_ReadChInterrupts>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	f040 81df 	bne.w	800467e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80042c0:	78fb      	ldrb	r3, [r7, #3]
 80042c2:	015a      	lsls	r2, r3, #5
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042cc:	461a      	mov	r2, r3
 80042ce:	2302      	movs	r3, #2
 80042d0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80042d2:	78fa      	ldrb	r2, [r7, #3]
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	440b      	add	r3, r1
 80042e0:	334d      	adds	r3, #77	@ 0x4d
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	f040 8093 	bne.w	8004410 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042ea:	78fa      	ldrb	r2, [r7, #3]
 80042ec:	6879      	ldr	r1, [r7, #4]
 80042ee:	4613      	mov	r3, r2
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	1a9b      	subs	r3, r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	440b      	add	r3, r1
 80042f8:	334d      	adds	r3, #77	@ 0x4d
 80042fa:	2202      	movs	r2, #2
 80042fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80042fe:	78fa      	ldrb	r2, [r7, #3]
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	4613      	mov	r3, r2
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	1a9b      	subs	r3, r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	440b      	add	r3, r1
 800430c:	334c      	adds	r3, #76	@ 0x4c
 800430e:	2201      	movs	r2, #1
 8004310:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004312:	78fa      	ldrb	r2, [r7, #3]
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	4613      	mov	r3, r2
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	1a9b      	subs	r3, r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	440b      	add	r3, r1
 8004320:	3326      	adds	r3, #38	@ 0x26
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	2b02      	cmp	r3, #2
 8004326:	d00b      	beq.n	8004340 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004328:	78fa      	ldrb	r2, [r7, #3]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	1a9b      	subs	r3, r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	3326      	adds	r3, #38	@ 0x26
 8004338:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800433a:	2b03      	cmp	r3, #3
 800433c:	f040 8190 	bne.w	8004660 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	799b      	ldrb	r3, [r3, #6]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d115      	bne.n	8004374 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004348:	78fa      	ldrb	r2, [r7, #3]
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	4613      	mov	r3, r2
 800434e:	011b      	lsls	r3, r3, #4
 8004350:	1a9b      	subs	r3, r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	440b      	add	r3, r1
 8004356:	333d      	adds	r3, #61	@ 0x3d
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	78fa      	ldrb	r2, [r7, #3]
 800435c:	f083 0301 	eor.w	r3, r3, #1
 8004360:	b2d8      	uxtb	r0, r3
 8004362:	6879      	ldr	r1, [r7, #4]
 8004364:	4613      	mov	r3, r2
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	1a9b      	subs	r3, r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	333d      	adds	r3, #61	@ 0x3d
 8004370:	4602      	mov	r2, r0
 8004372:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	799b      	ldrb	r3, [r3, #6]
 8004378:	2b01      	cmp	r3, #1
 800437a:	f040 8171 	bne.w	8004660 <HCD_HC_OUT_IRQHandler+0x954>
 800437e:	78fa      	ldrb	r2, [r7, #3]
 8004380:	6879      	ldr	r1, [r7, #4]
 8004382:	4613      	mov	r3, r2
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	1a9b      	subs	r3, r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	440b      	add	r3, r1
 800438c:	3334      	adds	r3, #52	@ 0x34
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 8165 	beq.w	8004660 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4613      	mov	r3, r2
 800439c:	011b      	lsls	r3, r3, #4
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	440b      	add	r3, r1
 80043a4:	3334      	adds	r3, #52	@ 0x34
 80043a6:	6819      	ldr	r1, [r3, #0]
 80043a8:	78fa      	ldrb	r2, [r7, #3]
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4613      	mov	r3, r2
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	1a9b      	subs	r3, r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4403      	add	r3, r0
 80043b6:	3328      	adds	r3, #40	@ 0x28
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	440b      	add	r3, r1
 80043bc:	1e59      	subs	r1, r3, #1
 80043be:	78fa      	ldrb	r2, [r7, #3]
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	4613      	mov	r3, r2
 80043c4:	011b      	lsls	r3, r3, #4
 80043c6:	1a9b      	subs	r3, r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4403      	add	r3, r0
 80043cc:	3328      	adds	r3, #40	@ 0x28
 80043ce:	881b      	ldrh	r3, [r3, #0]
 80043d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80043d4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 813f 	beq.w	8004660 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80043e2:	78fa      	ldrb	r2, [r7, #3]
 80043e4:	6879      	ldr	r1, [r7, #4]
 80043e6:	4613      	mov	r3, r2
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	1a9b      	subs	r3, r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	440b      	add	r3, r1
 80043f0:	333d      	adds	r3, #61	@ 0x3d
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	f083 0301 	eor.w	r3, r3, #1
 80043fa:	b2d8      	uxtb	r0, r3
 80043fc:	6879      	ldr	r1, [r7, #4]
 80043fe:	4613      	mov	r3, r2
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	440b      	add	r3, r1
 8004408:	333d      	adds	r3, #61	@ 0x3d
 800440a:	4602      	mov	r2, r0
 800440c:	701a      	strb	r2, [r3, #0]
 800440e:	e127      	b.n	8004660 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004410:	78fa      	ldrb	r2, [r7, #3]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	4613      	mov	r3, r2
 8004416:	011b      	lsls	r3, r3, #4
 8004418:	1a9b      	subs	r3, r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	440b      	add	r3, r1
 800441e:	334d      	adds	r3, #77	@ 0x4d
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	2b03      	cmp	r3, #3
 8004424:	d120      	bne.n	8004468 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004426:	78fa      	ldrb	r2, [r7, #3]
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	4613      	mov	r3, r2
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	1a9b      	subs	r3, r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	440b      	add	r3, r1
 8004434:	334d      	adds	r3, #77	@ 0x4d
 8004436:	2202      	movs	r2, #2
 8004438:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800443a:	78fa      	ldrb	r2, [r7, #3]
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	440b      	add	r3, r1
 8004448:	331b      	adds	r3, #27
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b01      	cmp	r3, #1
 800444e:	f040 8107 	bne.w	8004660 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004452:	78fa      	ldrb	r2, [r7, #3]
 8004454:	6879      	ldr	r1, [r7, #4]
 8004456:	4613      	mov	r3, r2
 8004458:	011b      	lsls	r3, r3, #4
 800445a:	1a9b      	subs	r3, r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	440b      	add	r3, r1
 8004460:	334c      	adds	r3, #76	@ 0x4c
 8004462:	2202      	movs	r2, #2
 8004464:	701a      	strb	r2, [r3, #0]
 8004466:	e0fb      	b.n	8004660 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004468:	78fa      	ldrb	r2, [r7, #3]
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	4613      	mov	r3, r2
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	1a9b      	subs	r3, r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	440b      	add	r3, r1
 8004476:	334d      	adds	r3, #77	@ 0x4d
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b04      	cmp	r3, #4
 800447c:	d13a      	bne.n	80044f4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800447e:	78fa      	ldrb	r2, [r7, #3]
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	4613      	mov	r3, r2
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	1a9b      	subs	r3, r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	440b      	add	r3, r1
 800448c:	334d      	adds	r3, #77	@ 0x4d
 800448e:	2202      	movs	r2, #2
 8004490:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004492:	78fa      	ldrb	r2, [r7, #3]
 8004494:	6879      	ldr	r1, [r7, #4]
 8004496:	4613      	mov	r3, r2
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	1a9b      	subs	r3, r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	440b      	add	r3, r1
 80044a0:	334c      	adds	r3, #76	@ 0x4c
 80044a2:	2202      	movs	r2, #2
 80044a4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80044a6:	78fa      	ldrb	r2, [r7, #3]
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	4613      	mov	r3, r2
 80044ac:	011b      	lsls	r3, r3, #4
 80044ae:	1a9b      	subs	r3, r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	440b      	add	r3, r1
 80044b4:	331b      	adds	r3, #27
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	f040 80d1 	bne.w	8004660 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80044be:	78fa      	ldrb	r2, [r7, #3]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4613      	mov	r3, r2
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	331b      	adds	r3, #27
 80044ce:	2200      	movs	r2, #0
 80044d0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80044d2:	78fb      	ldrb	r3, [r7, #3]
 80044d4:	015a      	lsls	r2, r3, #5
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	4413      	add	r3, r2
 80044da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	78fa      	ldrb	r2, [r7, #3]
 80044e2:	0151      	lsls	r1, r2, #5
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	440a      	add	r2, r1
 80044e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044f0:	6053      	str	r3, [r2, #4]
 80044f2:	e0b5      	b.n	8004660 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80044f4:	78fa      	ldrb	r2, [r7, #3]
 80044f6:	6879      	ldr	r1, [r7, #4]
 80044f8:	4613      	mov	r3, r2
 80044fa:	011b      	lsls	r3, r3, #4
 80044fc:	1a9b      	subs	r3, r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	440b      	add	r3, r1
 8004502:	334d      	adds	r3, #77	@ 0x4d
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	2b05      	cmp	r3, #5
 8004508:	d114      	bne.n	8004534 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800450a:	78fa      	ldrb	r2, [r7, #3]
 800450c:	6879      	ldr	r1, [r7, #4]
 800450e:	4613      	mov	r3, r2
 8004510:	011b      	lsls	r3, r3, #4
 8004512:	1a9b      	subs	r3, r3, r2
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	440b      	add	r3, r1
 8004518:	334d      	adds	r3, #77	@ 0x4d
 800451a:	2202      	movs	r2, #2
 800451c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800451e:	78fa      	ldrb	r2, [r7, #3]
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	011b      	lsls	r3, r3, #4
 8004526:	1a9b      	subs	r3, r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	334c      	adds	r3, #76	@ 0x4c
 800452e:	2202      	movs	r2, #2
 8004530:	701a      	strb	r2, [r3, #0]
 8004532:	e095      	b.n	8004660 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004534:	78fa      	ldrb	r2, [r7, #3]
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	1a9b      	subs	r3, r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	334d      	adds	r3, #77	@ 0x4d
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	2b06      	cmp	r3, #6
 8004548:	d114      	bne.n	8004574 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800454a:	78fa      	ldrb	r2, [r7, #3]
 800454c:	6879      	ldr	r1, [r7, #4]
 800454e:	4613      	mov	r3, r2
 8004550:	011b      	lsls	r3, r3, #4
 8004552:	1a9b      	subs	r3, r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	440b      	add	r3, r1
 8004558:	334d      	adds	r3, #77	@ 0x4d
 800455a:	2202      	movs	r2, #2
 800455c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800455e:	78fa      	ldrb	r2, [r7, #3]
 8004560:	6879      	ldr	r1, [r7, #4]
 8004562:	4613      	mov	r3, r2
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	1a9b      	subs	r3, r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	440b      	add	r3, r1
 800456c:	334c      	adds	r3, #76	@ 0x4c
 800456e:	2205      	movs	r2, #5
 8004570:	701a      	strb	r2, [r3, #0]
 8004572:	e075      	b.n	8004660 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004574:	78fa      	ldrb	r2, [r7, #3]
 8004576:	6879      	ldr	r1, [r7, #4]
 8004578:	4613      	mov	r3, r2
 800457a:	011b      	lsls	r3, r3, #4
 800457c:	1a9b      	subs	r3, r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	334d      	adds	r3, #77	@ 0x4d
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	2b07      	cmp	r3, #7
 8004588:	d00a      	beq.n	80045a0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800458a:	78fa      	ldrb	r2, [r7, #3]
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	4613      	mov	r3, r2
 8004590:	011b      	lsls	r3, r3, #4
 8004592:	1a9b      	subs	r3, r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	440b      	add	r3, r1
 8004598:	334d      	adds	r3, #77	@ 0x4d
 800459a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800459c:	2b09      	cmp	r3, #9
 800459e:	d170      	bne.n	8004682 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045a0:	78fa      	ldrb	r2, [r7, #3]
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	4613      	mov	r3, r2
 80045a6:	011b      	lsls	r3, r3, #4
 80045a8:	1a9b      	subs	r3, r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	334d      	adds	r3, #77	@ 0x4d
 80045b0:	2202      	movs	r2, #2
 80045b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80045b4:	78fa      	ldrb	r2, [r7, #3]
 80045b6:	6879      	ldr	r1, [r7, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	3344      	adds	r3, #68	@ 0x44
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	1c59      	adds	r1, r3, #1
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	011b      	lsls	r3, r3, #4
 80045ce:	1a9b      	subs	r3, r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4403      	add	r3, r0
 80045d4:	3344      	adds	r3, #68	@ 0x44
 80045d6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045d8:	78fa      	ldrb	r2, [r7, #3]
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	4613      	mov	r3, r2
 80045de:	011b      	lsls	r3, r3, #4
 80045e0:	1a9b      	subs	r3, r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	440b      	add	r3, r1
 80045e6:	3344      	adds	r3, #68	@ 0x44
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d914      	bls.n	8004618 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80045ee:	78fa      	ldrb	r2, [r7, #3]
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	4613      	mov	r3, r2
 80045f4:	011b      	lsls	r3, r3, #4
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	3344      	adds	r3, #68	@ 0x44
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004602:	78fa      	ldrb	r2, [r7, #3]
 8004604:	6879      	ldr	r1, [r7, #4]
 8004606:	4613      	mov	r3, r2
 8004608:	011b      	lsls	r3, r3, #4
 800460a:	1a9b      	subs	r3, r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	440b      	add	r3, r1
 8004610:	334c      	adds	r3, #76	@ 0x4c
 8004612:	2204      	movs	r2, #4
 8004614:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004616:	e022      	b.n	800465e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004618:	78fa      	ldrb	r2, [r7, #3]
 800461a:	6879      	ldr	r1, [r7, #4]
 800461c:	4613      	mov	r3, r2
 800461e:	011b      	lsls	r3, r3, #4
 8004620:	1a9b      	subs	r3, r3, r2
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	334c      	adds	r3, #76	@ 0x4c
 8004628:	2202      	movs	r2, #2
 800462a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800462c:	78fb      	ldrb	r3, [r7, #3]
 800462e:	015a      	lsls	r2, r3, #5
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	4413      	add	r3, r2
 8004634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004642:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800464a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800464c:	78fb      	ldrb	r3, [r7, #3]
 800464e:	015a      	lsls	r2, r3, #5
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	4413      	add	r3, r2
 8004654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004658:	461a      	mov	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800465e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004660:	78fa      	ldrb	r2, [r7, #3]
 8004662:	6879      	ldr	r1, [r7, #4]
 8004664:	4613      	mov	r3, r2
 8004666:	011b      	lsls	r3, r3, #4
 8004668:	1a9b      	subs	r3, r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	440b      	add	r3, r1
 800466e:	334c      	adds	r3, #76	@ 0x4c
 8004670:	781a      	ldrb	r2, [r3, #0]
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	4619      	mov	r1, r3
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f005 fd2c 	bl	800a0d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800467c:	e002      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800467e:	bf00      	nop
 8004680:	e000      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004682:	bf00      	nop
  }
}
 8004684:	3718      	adds	r7, #24
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b08a      	sub	sp, #40	@ 0x28
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	0c5b      	lsrs	r3, r3, #17
 80046b0:	f003 030f 	and.w	r3, r3, #15
 80046b4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	091b      	lsrs	r3, r3, #4
 80046ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046be:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d004      	beq.n	80046d0 <HCD_RXQLVL_IRQHandler+0x46>
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	2b05      	cmp	r3, #5
 80046ca:	f000 80b6 	beq.w	800483a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80046ce:	e0b7      	b.n	8004840 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 80b3 	beq.w	800483e <HCD_RXQLVL_IRQHandler+0x1b4>
 80046d8:	6879      	ldr	r1, [r7, #4]
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	4613      	mov	r3, r2
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	1a9b      	subs	r3, r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	332c      	adds	r3, #44	@ 0x2c
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f000 80a7 	beq.w	800483e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	4613      	mov	r3, r2
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	1a9b      	subs	r3, r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	440b      	add	r3, r1
 80046fe:	3338      	adds	r3, #56	@ 0x38
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	18d1      	adds	r1, r2, r3
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	4613      	mov	r3, r2
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	1a9b      	subs	r3, r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	4403      	add	r3, r0
 8004714:	3334      	adds	r3, #52	@ 0x34
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4299      	cmp	r1, r3
 800471a:	f200 8083 	bhi.w	8004824 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6818      	ldr	r0, [r3, #0]
 8004722:	6879      	ldr	r1, [r7, #4]
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	4613      	mov	r3, r2
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	1a9b      	subs	r3, r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	440b      	add	r3, r1
 8004730:	332c      	adds	r3, #44	@ 0x2c
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	b292      	uxth	r2, r2
 8004738:	4619      	mov	r1, r3
 800473a:	f002 fb57 	bl	8006dec <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800473e:	6879      	ldr	r1, [r7, #4]
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4613      	mov	r3, r2
 8004744:	011b      	lsls	r3, r3, #4
 8004746:	1a9b      	subs	r3, r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	440b      	add	r3, r1
 800474c:	332c      	adds	r3, #44	@ 0x2c
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	18d1      	adds	r1, r2, r3
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	4613      	mov	r3, r2
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	1a9b      	subs	r3, r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4403      	add	r3, r0
 8004762:	332c      	adds	r3, #44	@ 0x2c
 8004764:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004766:	6879      	ldr	r1, [r7, #4]
 8004768:	69ba      	ldr	r2, [r7, #24]
 800476a:	4613      	mov	r3, r2
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	1a9b      	subs	r3, r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	440b      	add	r3, r1
 8004774:	3338      	adds	r3, #56	@ 0x38
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	18d1      	adds	r1, r2, r3
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	4613      	mov	r3, r2
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	1a9b      	subs	r3, r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4403      	add	r3, r0
 800478a:	3338      	adds	r3, #56	@ 0x38
 800478c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	015a      	lsls	r2, r3, #5
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	4413      	add	r3, r2
 8004796:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	0cdb      	lsrs	r3, r3, #19
 800479e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047a2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80047a4:	6879      	ldr	r1, [r7, #4]
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4613      	mov	r3, r2
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	1a9b      	subs	r3, r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	440b      	add	r3, r1
 80047b2:	3328      	adds	r3, #40	@ 0x28
 80047b4:	881b      	ldrh	r3, [r3, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d13f      	bne.n	800483e <HCD_RXQLVL_IRQHandler+0x1b4>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d03c      	beq.n	800483e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	015a      	lsls	r2, r3, #5
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	4413      	add	r3, r2
 80047cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80047da:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80047e2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	015a      	lsls	r2, r3, #5
 80047e8:	6a3b      	ldr	r3, [r7, #32]
 80047ea:	4413      	add	r3, r2
 80047ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047f0:	461a      	mov	r2, r3
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80047f6:	6879      	ldr	r1, [r7, #4]
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4613      	mov	r3, r2
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	1a9b      	subs	r3, r3, r2
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	440b      	add	r3, r1
 8004804:	333c      	adds	r3, #60	@ 0x3c
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	f083 0301 	eor.w	r3, r3, #1
 800480c:	b2d8      	uxtb	r0, r3
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	4613      	mov	r3, r2
 8004814:	011b      	lsls	r3, r3, #4
 8004816:	1a9b      	subs	r3, r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	440b      	add	r3, r1
 800481c:	333c      	adds	r3, #60	@ 0x3c
 800481e:	4602      	mov	r2, r0
 8004820:	701a      	strb	r2, [r3, #0]
      break;
 8004822:	e00c      	b.n	800483e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	69ba      	ldr	r2, [r7, #24]
 8004828:	4613      	mov	r3, r2
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	1a9b      	subs	r3, r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	334c      	adds	r3, #76	@ 0x4c
 8004834:	2204      	movs	r2, #4
 8004836:	701a      	strb	r2, [r3, #0]
      break;
 8004838:	e001      	b.n	800483e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800483a:	bf00      	nop
 800483c:	e000      	b.n	8004840 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800483e:	bf00      	nop
  }
}
 8004840:	bf00      	nop
 8004842:	3728      	adds	r7, #40	@ 0x28
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004874:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b02      	cmp	r3, #2
 800487e:	d10b      	bne.n	8004898 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b01      	cmp	r3, #1
 8004888:	d102      	bne.n	8004890 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f005 fc06 	bl	800a09c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f043 0302 	orr.w	r3, r3, #2
 8004896:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f003 0308 	and.w	r3, r3, #8
 800489e:	2b08      	cmp	r3, #8
 80048a0:	d132      	bne.n	8004908 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	f043 0308 	orr.w	r3, r3, #8
 80048a8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f003 0304 	and.w	r3, r3, #4
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	d126      	bne.n	8004902 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	7a5b      	ldrb	r3, [r3, #9]
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d113      	bne.n	80048e4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80048c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048c6:	d106      	bne.n	80048d6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2102      	movs	r1, #2
 80048ce:	4618      	mov	r0, r3
 80048d0:	f002 fc22 	bl	8007118 <USB_InitFSLSPClkSel>
 80048d4:	e011      	b.n	80048fa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2101      	movs	r1, #1
 80048dc:	4618      	mov	r0, r3
 80048de:	f002 fc1b 	bl	8007118 <USB_InitFSLSPClkSel>
 80048e2:	e00a      	b.n	80048fa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	79db      	ldrb	r3, [r3, #7]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d106      	bne.n	80048fa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80048f2:	461a      	mov	r2, r3
 80048f4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80048f8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f005 fbf8 	bl	800a0f0 <HAL_HCD_PortEnabled_Callback>
 8004900:	e002      	b.n	8004908 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f005 fc02 	bl	800a10c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f003 0320 	and.w	r3, r3, #32
 800490e:	2b20      	cmp	r3, #32
 8004910:	d103      	bne.n	800491a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	f043 0320 	orr.w	r3, r3, #32
 8004918:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004920:	461a      	mov	r2, r3
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	6013      	str	r3, [r2, #0]
}
 8004926:	bf00      	nop
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
	...

08004930 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e12b      	b.n	8004b9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d106      	bne.n	800495c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f7fc fde0 	bl	800151c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2224      	movs	r2, #36	@ 0x24
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 0201 	bic.w	r2, r2, #1
 8004972:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004982:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004992:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004994:	f001 fc36 	bl	8006204 <HAL_RCC_GetPCLK1Freq>
 8004998:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	4a81      	ldr	r2, [pc, #516]	@ (8004ba4 <HAL_I2C_Init+0x274>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d807      	bhi.n	80049b4 <HAL_I2C_Init+0x84>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4a80      	ldr	r2, [pc, #512]	@ (8004ba8 <HAL_I2C_Init+0x278>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	bf94      	ite	ls
 80049ac:	2301      	movls	r3, #1
 80049ae:	2300      	movhi	r3, #0
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	e006      	b.n	80049c2 <HAL_I2C_Init+0x92>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	4a7d      	ldr	r2, [pc, #500]	@ (8004bac <HAL_I2C_Init+0x27c>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	bf94      	ite	ls
 80049bc:	2301      	movls	r3, #1
 80049be:	2300      	movhi	r3, #0
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e0e7      	b.n	8004b9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	4a78      	ldr	r2, [pc, #480]	@ (8004bb0 <HAL_I2C_Init+0x280>)
 80049ce:	fba2 2303 	umull	r2, r3, r2, r3
 80049d2:	0c9b      	lsrs	r3, r3, #18
 80049d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	4a6a      	ldr	r2, [pc, #424]	@ (8004ba4 <HAL_I2C_Init+0x274>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d802      	bhi.n	8004a04 <HAL_I2C_Init+0xd4>
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	3301      	adds	r3, #1
 8004a02:	e009      	b.n	8004a18 <HAL_I2C_Init+0xe8>
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a0a:	fb02 f303 	mul.w	r3, r2, r3
 8004a0e:	4a69      	ldr	r2, [pc, #420]	@ (8004bb4 <HAL_I2C_Init+0x284>)
 8004a10:	fba2 2303 	umull	r2, r3, r2, r3
 8004a14:	099b      	lsrs	r3, r3, #6
 8004a16:	3301      	adds	r3, #1
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	6812      	ldr	r2, [r2, #0]
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a2a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	495c      	ldr	r1, [pc, #368]	@ (8004ba4 <HAL_I2C_Init+0x274>)
 8004a34:	428b      	cmp	r3, r1
 8004a36:	d819      	bhi.n	8004a6c <HAL_I2C_Init+0x13c>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	1e59      	subs	r1, r3, #1
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	005b      	lsls	r3, r3, #1
 8004a42:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a46:	1c59      	adds	r1, r3, #1
 8004a48:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a4c:	400b      	ands	r3, r1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <HAL_I2C_Init+0x138>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	1e59      	subs	r1, r3, #1
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a60:	3301      	adds	r3, #1
 8004a62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a66:	e051      	b.n	8004b0c <HAL_I2C_Init+0x1dc>
 8004a68:	2304      	movs	r3, #4
 8004a6a:	e04f      	b.n	8004b0c <HAL_I2C_Init+0x1dc>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d111      	bne.n	8004a98 <HAL_I2C_Init+0x168>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	1e58      	subs	r0, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6859      	ldr	r1, [r3, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	005b      	lsls	r3, r3, #1
 8004a80:	440b      	add	r3, r1
 8004a82:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a86:	3301      	adds	r3, #1
 8004a88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	bf0c      	ite	eq
 8004a90:	2301      	moveq	r3, #1
 8004a92:	2300      	movne	r3, #0
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	e012      	b.n	8004abe <HAL_I2C_Init+0x18e>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	1e58      	subs	r0, r3, #1
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6859      	ldr	r1, [r3, #4]
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	440b      	add	r3, r1
 8004aa6:	0099      	lsls	r1, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aae:	3301      	adds	r3, #1
 8004ab0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	bf0c      	ite	eq
 8004ab8:	2301      	moveq	r3, #1
 8004aba:	2300      	movne	r3, #0
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d001      	beq.n	8004ac6 <HAL_I2C_Init+0x196>
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e022      	b.n	8004b0c <HAL_I2C_Init+0x1dc>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10e      	bne.n	8004aec <HAL_I2C_Init+0x1bc>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	1e58      	subs	r0, r3, #1
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6859      	ldr	r1, [r3, #4]
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	440b      	add	r3, r1
 8004adc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004aea:	e00f      	b.n	8004b0c <HAL_I2C_Init+0x1dc>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	1e58      	subs	r0, r3, #1
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6859      	ldr	r1, [r3, #4]
 8004af4:	460b      	mov	r3, r1
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	0099      	lsls	r1, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b02:	3301      	adds	r3, #1
 8004b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	6809      	ldr	r1, [r1, #0]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	69da      	ldr	r2, [r3, #28]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	6911      	ldr	r1, [r2, #16]
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	68d2      	ldr	r2, [r2, #12]
 8004b46:	4311      	orrs	r1, r2
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6812      	ldr	r2, [r2, #0]
 8004b4c:	430b      	orrs	r3, r1
 8004b4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	695a      	ldr	r2, [r3, #20]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f042 0201 	orr.w	r2, r2, #1
 8004b7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2220      	movs	r2, #32
 8004b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	000186a0 	.word	0x000186a0
 8004ba8:	001e847f 	.word	0x001e847f
 8004bac:	003d08ff 	.word	0x003d08ff
 8004bb0:	431bde83 	.word	0x431bde83
 8004bb4:	10624dd3 	.word	0x10624dd3

08004bb8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b088      	sub	sp, #32
 8004bbc:	af02      	add	r7, sp, #8
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	607a      	str	r2, [r7, #4]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	817b      	strh	r3, [r7, #10]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bcc:	f7fd f97a 	bl	8001ec4 <HAL_GetTick>
 8004bd0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b20      	cmp	r3, #32
 8004bdc:	f040 80e0 	bne.w	8004da0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	2319      	movs	r3, #25
 8004be6:	2201      	movs	r2, #1
 8004be8:	4970      	ldr	r1, [pc, #448]	@ (8004dac <HAL_I2C_Master_Transmit+0x1f4>)
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f000 fc64 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d001      	beq.n	8004bfa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	e0d3      	b.n	8004da2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d101      	bne.n	8004c08 <HAL_I2C_Master_Transmit+0x50>
 8004c04:	2302      	movs	r3, #2
 8004c06:	e0cc      	b.n	8004da2 <HAL_I2C_Master_Transmit+0x1ea>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d007      	beq.n	8004c2e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f042 0201 	orr.w	r2, r2, #1
 8004c2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2221      	movs	r2, #33	@ 0x21
 8004c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2210      	movs	r2, #16
 8004c4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	893a      	ldrh	r2, [r7, #8]
 8004c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	4a50      	ldr	r2, [pc, #320]	@ (8004db0 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c70:	8979      	ldrh	r1, [r7, #10]
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	6a3a      	ldr	r2, [r7, #32]
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 face 	bl	8005218 <I2C_MasterRequestWrite>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e08d      	b.n	8004da2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c86:	2300      	movs	r3, #0
 8004c88:	613b      	str	r3, [r7, #16]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	613b      	str	r3, [r7, #16]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c9c:	e066      	b.n	8004d6c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	6a39      	ldr	r1, [r7, #32]
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 fd22 	bl	80056ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00d      	beq.n	8004cca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d107      	bne.n	8004cc6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e06b      	b.n	8004da2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cce:	781a      	ldrb	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	b29a      	uxth	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	f003 0304 	and.w	r3, r3, #4
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d11b      	bne.n	8004d40 <HAL_I2C_Master_Transmit+0x188>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d017      	beq.n	8004d40 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d14:	781a      	ldrb	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d20:	1c5a      	adds	r2, r3, #1
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	6a39      	ldr	r1, [r7, #32]
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 fd19 	bl	800577c <I2C_WaitOnBTFFlagUntilTimeout>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00d      	beq.n	8004d6c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d54:	2b04      	cmp	r3, #4
 8004d56:	d107      	bne.n	8004d68 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d66:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e01a      	b.n	8004da2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d194      	bne.n	8004c9e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	e000      	b.n	8004da2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004da0:	2302      	movs	r3, #2
  }
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	00100002 	.word	0x00100002
 8004db0:	ffff0000 	.word	0xffff0000

08004db4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08c      	sub	sp, #48	@ 0x30
 8004db8:	af02      	add	r7, sp, #8
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	607a      	str	r2, [r7, #4]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	817b      	strh	r3, [r7, #10]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dc8:	f7fd f87c 	bl	8001ec4 <HAL_GetTick>
 8004dcc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	2b20      	cmp	r3, #32
 8004dd8:	f040 8217 	bne.w	800520a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	2319      	movs	r3, #25
 8004de2:	2201      	movs	r2, #1
 8004de4:	497c      	ldr	r1, [pc, #496]	@ (8004fd8 <HAL_I2C_Master_Receive+0x224>)
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 fb66 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004df2:	2302      	movs	r3, #2
 8004df4:	e20a      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d101      	bne.n	8004e04 <HAL_I2C_Master_Receive+0x50>
 8004e00:	2302      	movs	r3, #2
 8004e02:	e203      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d007      	beq.n	8004e2a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f042 0201 	orr.w	r2, r2, #1
 8004e28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e38:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2222      	movs	r2, #34	@ 0x22
 8004e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2210      	movs	r2, #16
 8004e46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	893a      	ldrh	r2, [r7, #8]
 8004e5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	4a5c      	ldr	r2, [pc, #368]	@ (8004fdc <HAL_I2C_Master_Receive+0x228>)
 8004e6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e6c:	8979      	ldrh	r1, [r7, #10]
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f000 fa52 	bl	800531c <I2C_MasterRequestRead>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e1c4      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d113      	bne.n	8004eb2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	623b      	str	r3, [r7, #32]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	623b      	str	r3, [r7, #32]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	623b      	str	r3, [r7, #32]
 8004e9e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	e198      	b.n	80051e4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d11b      	bne.n	8004ef2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61fb      	str	r3, [r7, #28]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	61fb      	str	r3, [r7, #28]
 8004ede:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	e178      	b.n	80051e4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d11b      	bne.n	8004f32 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f08:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	61bb      	str	r3, [r7, #24]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	61bb      	str	r3, [r7, #24]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	61bb      	str	r3, [r7, #24]
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	e158      	b.n	80051e4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f42:	2300      	movs	r3, #0
 8004f44:	617b      	str	r3, [r7, #20]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	617b      	str	r3, [r7, #20]
 8004f56:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f58:	e144      	b.n	80051e4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	f200 80f1 	bhi.w	8005146 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d123      	bne.n	8004fb4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 fc4b 	bl	800580c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e145      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	691a      	ldr	r2, [r3, #16]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8a:	b2d2      	uxtb	r2, r2
 8004f8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f92:	1c5a      	adds	r2, r3, #1
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004fb2:	e117      	b.n	80051e4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d14e      	bne.n	800505a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbe:	9300      	str	r3, [sp, #0]
 8004fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	4906      	ldr	r1, [pc, #24]	@ (8004fe0 <HAL_I2C_Master_Receive+0x22c>)
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f000 fa76 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d008      	beq.n	8004fe4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e11a      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
 8004fd6:	bf00      	nop
 8004fd8:	00100002 	.word	0x00100002
 8004fdc:	ffff0000 	.word	0xffff0000
 8004fe0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ff2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	691a      	ldr	r2, [r3, #16]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffe:	b2d2      	uxtb	r2, r2
 8005000:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	3b01      	subs	r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005030:	b2d2      	uxtb	r2, r2
 8005032:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005038:	1c5a      	adds	r2, r3, #1
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005042:	3b01      	subs	r3, #1
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504e:	b29b      	uxth	r3, r3
 8005050:	3b01      	subs	r3, #1
 8005052:	b29a      	uxth	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005058:	e0c4      	b.n	80051e4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800505a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	2200      	movs	r2, #0
 8005062:	496c      	ldr	r1, [pc, #432]	@ (8005214 <HAL_I2C_Master_Receive+0x460>)
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 fa27 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e0cb      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005082:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	691a      	ldr	r2, [r3, #16]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508e:	b2d2      	uxtb	r2, r2
 8005090:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005096:	1c5a      	adds	r2, r3, #1
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a0:	3b01      	subs	r3, #1
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	3b01      	subs	r3, #1
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	2200      	movs	r2, #0
 80050be:	4955      	ldr	r1, [pc, #340]	@ (8005214 <HAL_I2C_Master_Receive+0x460>)
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 f9f9 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e09d      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	691a      	ldr	r2, [r3, #16]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	b2d2      	uxtb	r2, r2
 80050ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f2:	1c5a      	adds	r2, r3, #1
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050fc:	3b01      	subs	r3, #1
 80050fe:	b29a      	uxth	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005108:	b29b      	uxth	r3, r3
 800510a:	3b01      	subs	r3, #1
 800510c:	b29a      	uxth	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	691a      	ldr	r2, [r3, #16]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	b2d2      	uxtb	r2, r2
 800511e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005124:	1c5a      	adds	r2, r3, #1
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800512e:	3b01      	subs	r3, #1
 8005130:	b29a      	uxth	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800513a:	b29b      	uxth	r3, r3
 800513c:	3b01      	subs	r3, #1
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005144:	e04e      	b.n	80051e4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005148:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 fb5e 	bl	800580c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e058      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005164:	b2d2      	uxtb	r2, r2
 8005166:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	1c5a      	adds	r2, r3, #1
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	f003 0304 	and.w	r3, r3, #4
 8005196:	2b04      	cmp	r3, #4
 8005198:	d124      	bne.n	80051e4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800519e:	2b03      	cmp	r3, #3
 80051a0:	d107      	bne.n	80051b2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051b0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	691a      	ldr	r2, [r3, #16]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051bc:	b2d2      	uxtb	r2, r2
 80051be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f47f aeb6 	bne.w	8004f5a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2220      	movs	r2, #32
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	e000      	b.n	800520c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800520a:	2302      	movs	r3, #2
  }
}
 800520c:	4618      	mov	r0, r3
 800520e:	3728      	adds	r7, #40	@ 0x28
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	00010004 	.word	0x00010004

08005218 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af02      	add	r7, sp, #8
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	607a      	str	r2, [r7, #4]
 8005222:	603b      	str	r3, [r7, #0]
 8005224:	460b      	mov	r3, r1
 8005226:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2b08      	cmp	r3, #8
 8005232:	d006      	beq.n	8005242 <I2C_MasterRequestWrite+0x2a>
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	2b01      	cmp	r3, #1
 8005238:	d003      	beq.n	8005242 <I2C_MasterRequestWrite+0x2a>
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005240:	d108      	bne.n	8005254 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	e00b      	b.n	800526c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005258:	2b12      	cmp	r3, #18
 800525a:	d107      	bne.n	800526c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800526a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f000 f91d 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00d      	beq.n	80052a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800528e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005292:	d103      	bne.n	800529c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800529a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e035      	b.n	800530c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052a8:	d108      	bne.n	80052bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052aa:	897b      	ldrh	r3, [r7, #10]
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	461a      	mov	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80052b8:	611a      	str	r2, [r3, #16]
 80052ba:	e01b      	b.n	80052f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80052bc:	897b      	ldrh	r3, [r7, #10]
 80052be:	11db      	asrs	r3, r3, #7
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	f003 0306 	and.w	r3, r3, #6
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	f063 030f 	orn	r3, r3, #15
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	490e      	ldr	r1, [pc, #56]	@ (8005314 <I2C_MasterRequestWrite+0xfc>)
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 f966 	bl	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e010      	b.n	800530c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80052ea:	897b      	ldrh	r3, [r7, #10]
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	4907      	ldr	r1, [pc, #28]	@ (8005318 <I2C_MasterRequestWrite+0x100>)
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f956 	bl	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e000      	b.n	800530c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3718      	adds	r7, #24
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	00010008 	.word	0x00010008
 8005318:	00010002 	.word	0x00010002

0800531c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b088      	sub	sp, #32
 8005320:	af02      	add	r7, sp, #8
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	607a      	str	r2, [r7, #4]
 8005326:	603b      	str	r3, [r7, #0]
 8005328:	460b      	mov	r3, r1
 800532a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005340:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2b08      	cmp	r3, #8
 8005346:	d006      	beq.n	8005356 <I2C_MasterRequestRead+0x3a>
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d003      	beq.n	8005356 <I2C_MasterRequestRead+0x3a>
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005354:	d108      	bne.n	8005368 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005364:	601a      	str	r2, [r3, #0]
 8005366:	e00b      	b.n	8005380 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536c:	2b11      	cmp	r3, #17
 800536e:	d107      	bne.n	8005380 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800537e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f000 f893 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d00d      	beq.n	80053b4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053a6:	d103      	bne.n	80053b0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e079      	b.n	80054a8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053bc:	d108      	bne.n	80053d0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80053be:	897b      	ldrh	r3, [r7, #10]
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f043 0301 	orr.w	r3, r3, #1
 80053c6:	b2da      	uxtb	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	611a      	str	r2, [r3, #16]
 80053ce:	e05f      	b.n	8005490 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80053d0:	897b      	ldrh	r3, [r7, #10]
 80053d2:	11db      	asrs	r3, r3, #7
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	f003 0306 	and.w	r3, r3, #6
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	f063 030f 	orn	r3, r3, #15
 80053e0:	b2da      	uxtb	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	4930      	ldr	r1, [pc, #192]	@ (80054b0 <I2C_MasterRequestRead+0x194>)
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f000 f8dc 	bl	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e054      	b.n	80054a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80053fe:	897b      	ldrh	r3, [r7, #10]
 8005400:	b2da      	uxtb	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	4929      	ldr	r1, [pc, #164]	@ (80054b4 <I2C_MasterRequestRead+0x198>)
 800540e:	68f8      	ldr	r0, [r7, #12]
 8005410:	f000 f8cc 	bl	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d001      	beq.n	800541e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e044      	b.n	80054a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800541e:	2300      	movs	r3, #0
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	613b      	str	r3, [r7, #16]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	613b      	str	r3, [r7, #16]
 8005432:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005442:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f000 f831 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00d      	beq.n	8005478 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005466:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800546a:	d103      	bne.n	8005474 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005472:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e017      	b.n	80054a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005478:	897b      	ldrh	r3, [r7, #10]
 800547a:	11db      	asrs	r3, r3, #7
 800547c:	b2db      	uxtb	r3, r3
 800547e:	f003 0306 	and.w	r3, r3, #6
 8005482:	b2db      	uxtb	r3, r3
 8005484:	f063 030e 	orn	r3, r3, #14
 8005488:	b2da      	uxtb	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	4907      	ldr	r1, [pc, #28]	@ (80054b4 <I2C_MasterRequestRead+0x198>)
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f000 f888 	bl	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	00010008 	.word	0x00010008
 80054b4:	00010002 	.word	0x00010002

080054b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	603b      	str	r3, [r7, #0]
 80054c4:	4613      	mov	r3, r2
 80054c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054c8:	e048      	b.n	800555c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054d0:	d044      	beq.n	800555c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d2:	f7fc fcf7 	bl	8001ec4 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	69bb      	ldr	r3, [r7, #24]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	683a      	ldr	r2, [r7, #0]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d302      	bcc.n	80054e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d139      	bne.n	800555c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	0c1b      	lsrs	r3, r3, #16
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d10d      	bne.n	800550e <I2C_WaitOnFlagUntilTimeout+0x56>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	43da      	mvns	r2, r3
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	4013      	ands	r3, r2
 80054fe:	b29b      	uxth	r3, r3
 8005500:	2b00      	cmp	r3, #0
 8005502:	bf0c      	ite	eq
 8005504:	2301      	moveq	r3, #1
 8005506:	2300      	movne	r3, #0
 8005508:	b2db      	uxtb	r3, r3
 800550a:	461a      	mov	r2, r3
 800550c:	e00c      	b.n	8005528 <I2C_WaitOnFlagUntilTimeout+0x70>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	43da      	mvns	r2, r3
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	4013      	ands	r3, r2
 800551a:	b29b      	uxth	r3, r3
 800551c:	2b00      	cmp	r3, #0
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	461a      	mov	r2, r3
 8005528:	79fb      	ldrb	r3, [r7, #7]
 800552a:	429a      	cmp	r2, r3
 800552c:	d116      	bne.n	800555c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2220      	movs	r2, #32
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005548:	f043 0220 	orr.w	r2, r3, #32
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e023      	b.n	80055a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	0c1b      	lsrs	r3, r3, #16
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b01      	cmp	r3, #1
 8005564:	d10d      	bne.n	8005582 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	43da      	mvns	r2, r3
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	4013      	ands	r3, r2
 8005572:	b29b      	uxth	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	bf0c      	ite	eq
 8005578:	2301      	moveq	r3, #1
 800557a:	2300      	movne	r3, #0
 800557c:	b2db      	uxtb	r3, r3
 800557e:	461a      	mov	r2, r3
 8005580:	e00c      	b.n	800559c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	43da      	mvns	r2, r3
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	4013      	ands	r3, r2
 800558e:	b29b      	uxth	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	bf0c      	ite	eq
 8005594:	2301      	moveq	r3, #1
 8005596:	2300      	movne	r3, #0
 8005598:	b2db      	uxtb	r3, r3
 800559a:	461a      	mov	r2, r3
 800559c:	79fb      	ldrb	r3, [r7, #7]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d093      	beq.n	80054ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3710      	adds	r7, #16
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055ba:	e071      	b.n	80056a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ca:	d123      	bne.n	8005614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2220      	movs	r2, #32
 80055f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005600:	f043 0204 	orr.w	r2, r3, #4
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e067      	b.n	80056e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800561a:	d041      	beq.n	80056a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800561c:	f7fc fc52 	bl	8001ec4 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	429a      	cmp	r2, r3
 800562a:	d302      	bcc.n	8005632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d136      	bne.n	80056a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	0c1b      	lsrs	r3, r3, #16
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b01      	cmp	r3, #1
 800563a:	d10c      	bne.n	8005656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	43da      	mvns	r2, r3
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	4013      	ands	r3, r2
 8005648:	b29b      	uxth	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	bf14      	ite	ne
 800564e:	2301      	movne	r3, #1
 8005650:	2300      	moveq	r3, #0
 8005652:	b2db      	uxtb	r3, r3
 8005654:	e00b      	b.n	800566e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	43da      	mvns	r2, r3
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	4013      	ands	r3, r2
 8005662:	b29b      	uxth	r3, r3
 8005664:	2b00      	cmp	r3, #0
 8005666:	bf14      	ite	ne
 8005668:	2301      	movne	r3, #1
 800566a:	2300      	moveq	r3, #0
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d016      	beq.n	80056a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2220      	movs	r2, #32
 800567c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	f043 0220 	orr.w	r2, r3, #32
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e021      	b.n	80056e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	0c1b      	lsrs	r3, r3, #16
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d10c      	bne.n	80056c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	43da      	mvns	r2, r3
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	4013      	ands	r3, r2
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	bf14      	ite	ne
 80056bc:	2301      	movne	r3, #1
 80056be:	2300      	moveq	r3, #0
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	e00b      	b.n	80056dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	43da      	mvns	r2, r3
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	4013      	ands	r3, r2
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	bf14      	ite	ne
 80056d6:	2301      	movne	r3, #1
 80056d8:	2300      	moveq	r3, #0
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f47f af6d 	bne.w	80055bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3710      	adds	r7, #16
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056f8:	e034      	b.n	8005764 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 f8e3 	bl	80058c6 <I2C_IsAcknowledgeFailed>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e034      	b.n	8005774 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005710:	d028      	beq.n	8005764 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005712:	f7fc fbd7 	bl	8001ec4 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	429a      	cmp	r2, r3
 8005720:	d302      	bcc.n	8005728 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d11d      	bne.n	8005764 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005732:	2b80      	cmp	r3, #128	@ 0x80
 8005734:	d016      	beq.n	8005764 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2220      	movs	r2, #32
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005750:	f043 0220 	orr.w	r2, r3, #32
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e007      	b.n	8005774 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576e:	2b80      	cmp	r3, #128	@ 0x80
 8005770:	d1c3      	bne.n	80056fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005788:	e034      	b.n	80057f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f000 f89b 	bl	80058c6 <I2C_IsAcknowledgeFailed>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e034      	b.n	8005804 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057a0:	d028      	beq.n	80057f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057a2:	f7fc fb8f 	bl	8001ec4 <HAL_GetTick>
 80057a6:	4602      	mov	r2, r0
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d302      	bcc.n	80057b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d11d      	bne.n	80057f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	f003 0304 	and.w	r3, r3, #4
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d016      	beq.n	80057f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2220      	movs	r2, #32
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e0:	f043 0220 	orr.w	r2, r3, #32
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e007      	b.n	8005804 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f003 0304 	and.w	r3, r3, #4
 80057fe:	2b04      	cmp	r3, #4
 8005800:	d1c3      	bne.n	800578a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005818:	e049      	b.n	80058ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	f003 0310 	and.w	r3, r3, #16
 8005824:	2b10      	cmp	r3, #16
 8005826:	d119      	bne.n	800585c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f06f 0210 	mvn.w	r2, #16
 8005830:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e030      	b.n	80058be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800585c:	f7fc fb32 	bl	8001ec4 <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	429a      	cmp	r2, r3
 800586a:	d302      	bcc.n	8005872 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d11d      	bne.n	80058ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587c:	2b40      	cmp	r3, #64	@ 0x40
 800587e:	d016      	beq.n	80058ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	f043 0220 	orr.w	r2, r3, #32
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e007      	b.n	80058be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b8:	2b40      	cmp	r3, #64	@ 0x40
 80058ba:	d1ae      	bne.n	800581a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	695b      	ldr	r3, [r3, #20]
 80058d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058dc:	d11b      	bne.n	8005916 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005902:	f043 0204 	orr.w	r2, r3, #4
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e000      	b.n	8005918 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e267      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d075      	beq.n	8005a2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005942:	4b88      	ldr	r3, [pc, #544]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 030c 	and.w	r3, r3, #12
 800594a:	2b04      	cmp	r3, #4
 800594c:	d00c      	beq.n	8005968 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800594e:	4b85      	ldr	r3, [pc, #532]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005956:	2b08      	cmp	r3, #8
 8005958:	d112      	bne.n	8005980 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800595a:	4b82      	ldr	r3, [pc, #520]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005962:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005966:	d10b      	bne.n	8005980 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005968:	4b7e      	ldr	r3, [pc, #504]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005970:	2b00      	cmp	r3, #0
 8005972:	d05b      	beq.n	8005a2c <HAL_RCC_OscConfig+0x108>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d157      	bne.n	8005a2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e242      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005988:	d106      	bne.n	8005998 <HAL_RCC_OscConfig+0x74>
 800598a:	4b76      	ldr	r3, [pc, #472]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a75      	ldr	r2, [pc, #468]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005994:	6013      	str	r3, [r2, #0]
 8005996:	e01d      	b.n	80059d4 <HAL_RCC_OscConfig+0xb0>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059a0:	d10c      	bne.n	80059bc <HAL_RCC_OscConfig+0x98>
 80059a2:	4b70      	ldr	r3, [pc, #448]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a6f      	ldr	r2, [pc, #444]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80059ac:	6013      	str	r3, [r2, #0]
 80059ae:	4b6d      	ldr	r3, [pc, #436]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a6c      	ldr	r2, [pc, #432]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059b8:	6013      	str	r3, [r2, #0]
 80059ba:	e00b      	b.n	80059d4 <HAL_RCC_OscConfig+0xb0>
 80059bc:	4b69      	ldr	r3, [pc, #420]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a68      	ldr	r2, [pc, #416]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059c6:	6013      	str	r3, [r2, #0]
 80059c8:	4b66      	ldr	r3, [pc, #408]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a65      	ldr	r2, [pc, #404]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d013      	beq.n	8005a04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059dc:	f7fc fa72 	bl	8001ec4 <HAL_GetTick>
 80059e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059e2:	e008      	b.n	80059f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059e4:	f7fc fa6e 	bl	8001ec4 <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	2b64      	cmp	r3, #100	@ 0x64
 80059f0:	d901      	bls.n	80059f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e207      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059f6:	4b5b      	ldr	r3, [pc, #364]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0f0      	beq.n	80059e4 <HAL_RCC_OscConfig+0xc0>
 8005a02:	e014      	b.n	8005a2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a04:	f7fc fa5e 	bl	8001ec4 <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a0c:	f7fc fa5a 	bl	8001ec4 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b64      	cmp	r3, #100	@ 0x64
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e1f3      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a1e:	4b51      	ldr	r3, [pc, #324]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1f0      	bne.n	8005a0c <HAL_RCC_OscConfig+0xe8>
 8005a2a:	e000      	b.n	8005a2e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d063      	beq.n	8005b02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a3a:	4b4a      	ldr	r3, [pc, #296]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f003 030c 	and.w	r3, r3, #12
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00b      	beq.n	8005a5e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a46:	4b47      	ldr	r3, [pc, #284]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a4e:	2b08      	cmp	r3, #8
 8005a50:	d11c      	bne.n	8005a8c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a52:	4b44      	ldr	r3, [pc, #272]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d116      	bne.n	8005a8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a5e:	4b41      	ldr	r3, [pc, #260]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <HAL_RCC_OscConfig+0x152>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d001      	beq.n	8005a76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e1c7      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a76:	4b3b      	ldr	r3, [pc, #236]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	00db      	lsls	r3, r3, #3
 8005a84:	4937      	ldr	r1, [pc, #220]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a8a:	e03a      	b.n	8005b02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d020      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a94:	4b34      	ldr	r3, [pc, #208]	@ (8005b68 <HAL_RCC_OscConfig+0x244>)
 8005a96:	2201      	movs	r2, #1
 8005a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9a:	f7fc fa13 	bl	8001ec4 <HAL_GetTick>
 8005a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005aa0:	e008      	b.n	8005ab4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005aa2:	f7fc fa0f 	bl	8001ec4 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e1a8      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0302 	and.w	r3, r3, #2
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d0f0      	beq.n	8005aa2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ac0:	4b28      	ldr	r3, [pc, #160]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	00db      	lsls	r3, r3, #3
 8005ace:	4925      	ldr	r1, [pc, #148]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	600b      	str	r3, [r1, #0]
 8005ad4:	e015      	b.n	8005b02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ad6:	4b24      	ldr	r3, [pc, #144]	@ (8005b68 <HAL_RCC_OscConfig+0x244>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005adc:	f7fc f9f2 	bl	8001ec4 <HAL_GetTick>
 8005ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ae2:	e008      	b.n	8005af6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ae4:	f7fc f9ee 	bl	8001ec4 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e187      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005af6:	4b1b      	ldr	r3, [pc, #108]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1f0      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0308 	and.w	r3, r3, #8
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d036      	beq.n	8005b7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d016      	beq.n	8005b44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b16:	4b15      	ldr	r3, [pc, #84]	@ (8005b6c <HAL_RCC_OscConfig+0x248>)
 8005b18:	2201      	movs	r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b1c:	f7fc f9d2 	bl	8001ec4 <HAL_GetTick>
 8005b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b22:	e008      	b.n	8005b36 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b24:	f7fc f9ce 	bl	8001ec4 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e167      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b36:	4b0b      	ldr	r3, [pc, #44]	@ (8005b64 <HAL_RCC_OscConfig+0x240>)
 8005b38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d0f0      	beq.n	8005b24 <HAL_RCC_OscConfig+0x200>
 8005b42:	e01b      	b.n	8005b7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b44:	4b09      	ldr	r3, [pc, #36]	@ (8005b6c <HAL_RCC_OscConfig+0x248>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b4a:	f7fc f9bb 	bl	8001ec4 <HAL_GetTick>
 8005b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b50:	e00e      	b.n	8005b70 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b52:	f7fc f9b7 	bl	8001ec4 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d907      	bls.n	8005b70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e150      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
 8005b64:	40023800 	.word	0x40023800
 8005b68:	42470000 	.word	0x42470000
 8005b6c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b70:	4b88      	ldr	r3, [pc, #544]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005b72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1ea      	bne.n	8005b52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0304 	and.w	r3, r3, #4
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 8097 	beq.w	8005cb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b8e:	4b81      	ldr	r3, [pc, #516]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10f      	bne.n	8005bba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	60bb      	str	r3, [r7, #8]
 8005b9e:	4b7d      	ldr	r3, [pc, #500]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba2:	4a7c      	ldr	r2, [pc, #496]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005baa:	4b7a      	ldr	r3, [pc, #488]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bb2:	60bb      	str	r3, [r7, #8]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bba:	4b77      	ldr	r3, [pc, #476]	@ (8005d98 <HAL_RCC_OscConfig+0x474>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d118      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bc6:	4b74      	ldr	r3, [pc, #464]	@ (8005d98 <HAL_RCC_OscConfig+0x474>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a73      	ldr	r2, [pc, #460]	@ (8005d98 <HAL_RCC_OscConfig+0x474>)
 8005bcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bd2:	f7fc f977 	bl	8001ec4 <HAL_GetTick>
 8005bd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bd8:	e008      	b.n	8005bec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bda:	f7fc f973 	bl	8001ec4 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d901      	bls.n	8005bec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005be8:	2303      	movs	r3, #3
 8005bea:	e10c      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bec:	4b6a      	ldr	r3, [pc, #424]	@ (8005d98 <HAL_RCC_OscConfig+0x474>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d0f0      	beq.n	8005bda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d106      	bne.n	8005c0e <HAL_RCC_OscConfig+0x2ea>
 8005c00:	4b64      	ldr	r3, [pc, #400]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c04:	4a63      	ldr	r2, [pc, #396]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c06:	f043 0301 	orr.w	r3, r3, #1
 8005c0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c0c:	e01c      	b.n	8005c48 <HAL_RCC_OscConfig+0x324>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	2b05      	cmp	r3, #5
 8005c14:	d10c      	bne.n	8005c30 <HAL_RCC_OscConfig+0x30c>
 8005c16:	4b5f      	ldr	r3, [pc, #380]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1a:	4a5e      	ldr	r2, [pc, #376]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c1c:	f043 0304 	orr.w	r3, r3, #4
 8005c20:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c22:	4b5c      	ldr	r3, [pc, #368]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c26:	4a5b      	ldr	r2, [pc, #364]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c28:	f043 0301 	orr.w	r3, r3, #1
 8005c2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c2e:	e00b      	b.n	8005c48 <HAL_RCC_OscConfig+0x324>
 8005c30:	4b58      	ldr	r3, [pc, #352]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c34:	4a57      	ldr	r2, [pc, #348]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c36:	f023 0301 	bic.w	r3, r3, #1
 8005c3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c3c:	4b55      	ldr	r3, [pc, #340]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c40:	4a54      	ldr	r2, [pc, #336]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c42:	f023 0304 	bic.w	r3, r3, #4
 8005c46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d015      	beq.n	8005c7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c50:	f7fc f938 	bl	8001ec4 <HAL_GetTick>
 8005c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c56:	e00a      	b.n	8005c6e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c58:	f7fc f934 	bl	8001ec4 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e0cb      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c6e:	4b49      	ldr	r3, [pc, #292]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d0ee      	beq.n	8005c58 <HAL_RCC_OscConfig+0x334>
 8005c7a:	e014      	b.n	8005ca6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c7c:	f7fc f922 	bl	8001ec4 <HAL_GetTick>
 8005c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c82:	e00a      	b.n	8005c9a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c84:	f7fc f91e 	bl	8001ec4 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d901      	bls.n	8005c9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e0b5      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1ee      	bne.n	8005c84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ca6:	7dfb      	ldrb	r3, [r7, #23]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d105      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cac:	4b39      	ldr	r3, [pc, #228]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb0:	4a38      	ldr	r2, [pc, #224]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005cb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cb6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f000 80a1 	beq.w	8005e04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005cc2:	4b34      	ldr	r3, [pc, #208]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f003 030c 	and.w	r3, r3, #12
 8005cca:	2b08      	cmp	r3, #8
 8005ccc:	d05c      	beq.n	8005d88 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d141      	bne.n	8005d5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cd6:	4b31      	ldr	r3, [pc, #196]	@ (8005d9c <HAL_RCC_OscConfig+0x478>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cdc:	f7fc f8f2 	bl	8001ec4 <HAL_GetTick>
 8005ce0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ce2:	e008      	b.n	8005cf6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ce4:	f7fc f8ee 	bl	8001ec4 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	d901      	bls.n	8005cf6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e087      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cf6:	4b27      	ldr	r3, [pc, #156]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1f0      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	69da      	ldr	r2, [r3, #28]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d10:	019b      	lsls	r3, r3, #6
 8005d12:	431a      	orrs	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d18:	085b      	lsrs	r3, r3, #1
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	041b      	lsls	r3, r3, #16
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d24:	061b      	lsls	r3, r3, #24
 8005d26:	491b      	ldr	r1, [pc, #108]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8005d9c <HAL_RCC_OscConfig+0x478>)
 8005d2e:	2201      	movs	r2, #1
 8005d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d32:	f7fc f8c7 	bl	8001ec4 <HAL_GetTick>
 8005d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d38:	e008      	b.n	8005d4c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d3a:	f7fc f8c3 	bl	8001ec4 <HAL_GetTick>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	2b02      	cmp	r3, #2
 8005d46:	d901      	bls.n	8005d4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e05c      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d4c:	4b11      	ldr	r3, [pc, #68]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d0f0      	beq.n	8005d3a <HAL_RCC_OscConfig+0x416>
 8005d58:	e054      	b.n	8005e04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d5a:	4b10      	ldr	r3, [pc, #64]	@ (8005d9c <HAL_RCC_OscConfig+0x478>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d60:	f7fc f8b0 	bl	8001ec4 <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d68:	f7fc f8ac 	bl	8001ec4 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e045      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d7a:	4b06      	ldr	r3, [pc, #24]	@ (8005d94 <HAL_RCC_OscConfig+0x470>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1f0      	bne.n	8005d68 <HAL_RCC_OscConfig+0x444>
 8005d86:	e03d      	b.n	8005e04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	699b      	ldr	r3, [r3, #24]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d107      	bne.n	8005da0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e038      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
 8005d94:	40023800 	.word	0x40023800
 8005d98:	40007000 	.word	0x40007000
 8005d9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005da0:	4b1b      	ldr	r3, [pc, #108]	@ (8005e10 <HAL_RCC_OscConfig+0x4ec>)
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d028      	beq.n	8005e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d121      	bne.n	8005e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d11a      	bne.n	8005e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005dd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d111      	bne.n	8005e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de6:	085b      	lsrs	r3, r3, #1
 8005de8:	3b01      	subs	r3, #1
 8005dea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d107      	bne.n	8005e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d001      	beq.n	8005e04 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e000      	b.n	8005e06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	40023800 	.word	0x40023800

08005e14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d101      	bne.n	8005e28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e0cc      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e28:	4b68      	ldr	r3, [pc, #416]	@ (8005fcc <HAL_RCC_ClockConfig+0x1b8>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0307 	and.w	r3, r3, #7
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d90c      	bls.n	8005e50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e36:	4b65      	ldr	r3, [pc, #404]	@ (8005fcc <HAL_RCC_ClockConfig+0x1b8>)
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	b2d2      	uxtb	r2, r2
 8005e3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e3e:	4b63      	ldr	r3, [pc, #396]	@ (8005fcc <HAL_RCC_ClockConfig+0x1b8>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d001      	beq.n	8005e50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e0b8      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0302 	and.w	r3, r3, #2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d020      	beq.n	8005e9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0304 	and.w	r3, r3, #4
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e68:	4b59      	ldr	r3, [pc, #356]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	4a58      	ldr	r2, [pc, #352]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e72:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0308 	and.w	r3, r3, #8
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d005      	beq.n	8005e8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e80:	4b53      	ldr	r3, [pc, #332]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	4a52      	ldr	r2, [pc, #328]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e8c:	4b50      	ldr	r3, [pc, #320]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	494d      	ldr	r1, [pc, #308]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d044      	beq.n	8005f34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d107      	bne.n	8005ec2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eb2:	4b47      	ldr	r3, [pc, #284]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d119      	bne.n	8005ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e07f      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d003      	beq.n	8005ed2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	d107      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ed2:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d109      	bne.n	8005ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e06f      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ee2:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d101      	bne.n	8005ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e067      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ef2:	4b37      	ldr	r3, [pc, #220]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f023 0203 	bic.w	r2, r3, #3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	4934      	ldr	r1, [pc, #208]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f04:	f7fb ffde 	bl	8001ec4 <HAL_GetTick>
 8005f08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f0a:	e00a      	b.n	8005f22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f0c:	f7fb ffda 	bl	8001ec4 <HAL_GetTick>
 8005f10:	4602      	mov	r2, r0
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d901      	bls.n	8005f22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e04f      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f22:	4b2b      	ldr	r3, [pc, #172]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f003 020c 	and.w	r2, r3, #12
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d1eb      	bne.n	8005f0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f34:	4b25      	ldr	r3, [pc, #148]	@ (8005fcc <HAL_RCC_ClockConfig+0x1b8>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d20c      	bcs.n	8005f5c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f42:	4b22      	ldr	r3, [pc, #136]	@ (8005fcc <HAL_RCC_ClockConfig+0x1b8>)
 8005f44:	683a      	ldr	r2, [r7, #0]
 8005f46:	b2d2      	uxtb	r2, r2
 8005f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f4a:	4b20      	ldr	r3, [pc, #128]	@ (8005fcc <HAL_RCC_ClockConfig+0x1b8>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0307 	and.w	r3, r3, #7
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d001      	beq.n	8005f5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e032      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 0304 	and.w	r3, r3, #4
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d008      	beq.n	8005f7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f68:	4b19      	ldr	r3, [pc, #100]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	4916      	ldr	r1, [pc, #88]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f76:	4313      	orrs	r3, r2
 8005f78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d009      	beq.n	8005f9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f86:	4b12      	ldr	r3, [pc, #72]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	691b      	ldr	r3, [r3, #16]
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	490e      	ldr	r1, [pc, #56]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f9a:	f000 f821 	bl	8005fe0 <HAL_RCC_GetSysClockFreq>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	091b      	lsrs	r3, r3, #4
 8005fa6:	f003 030f 	and.w	r3, r3, #15
 8005faa:	490a      	ldr	r1, [pc, #40]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005fac:	5ccb      	ldrb	r3, [r1, r3]
 8005fae:	fa22 f303 	lsr.w	r3, r2, r3
 8005fb2:	4a09      	ldr	r2, [pc, #36]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005fb6:	4b09      	ldr	r3, [pc, #36]	@ (8005fdc <HAL_RCC_ClockConfig+0x1c8>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7fb ff3e 	bl	8001e3c <HAL_InitTick>

  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	40023c00 	.word	0x40023c00
 8005fd0:	40023800 	.word	0x40023800
 8005fd4:	0800a7a4 	.word	0x0800a7a4
 8005fd8:	20000554 	.word	0x20000554
 8005fdc:	200005e4 	.word	0x200005e4

08005fe0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fe4:	b094      	sub	sp, #80	@ 0x50
 8005fe6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005fec:	2300      	movs	r3, #0
 8005fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ff8:	4b79      	ldr	r3, [pc, #484]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f003 030c 	and.w	r3, r3, #12
 8006000:	2b08      	cmp	r3, #8
 8006002:	d00d      	beq.n	8006020 <HAL_RCC_GetSysClockFreq+0x40>
 8006004:	2b08      	cmp	r3, #8
 8006006:	f200 80e1 	bhi.w	80061cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800600a:	2b00      	cmp	r3, #0
 800600c:	d002      	beq.n	8006014 <HAL_RCC_GetSysClockFreq+0x34>
 800600e:	2b04      	cmp	r3, #4
 8006010:	d003      	beq.n	800601a <HAL_RCC_GetSysClockFreq+0x3a>
 8006012:	e0db      	b.n	80061cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006014:	4b73      	ldr	r3, [pc, #460]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006016:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006018:	e0db      	b.n	80061d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800601a:	4b73      	ldr	r3, [pc, #460]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800601c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800601e:	e0d8      	b.n	80061d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006020:	4b6f      	ldr	r3, [pc, #444]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006028:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800602a:	4b6d      	ldr	r3, [pc, #436]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d063      	beq.n	80060fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006036:	4b6a      	ldr	r3, [pc, #424]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	099b      	lsrs	r3, r3, #6
 800603c:	2200      	movs	r2, #0
 800603e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006040:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006048:	633b      	str	r3, [r7, #48]	@ 0x30
 800604a:	2300      	movs	r3, #0
 800604c:	637b      	str	r3, [r7, #52]	@ 0x34
 800604e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006052:	4622      	mov	r2, r4
 8006054:	462b      	mov	r3, r5
 8006056:	f04f 0000 	mov.w	r0, #0
 800605a:	f04f 0100 	mov.w	r1, #0
 800605e:	0159      	lsls	r1, r3, #5
 8006060:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006064:	0150      	lsls	r0, r2, #5
 8006066:	4602      	mov	r2, r0
 8006068:	460b      	mov	r3, r1
 800606a:	4621      	mov	r1, r4
 800606c:	1a51      	subs	r1, r2, r1
 800606e:	6139      	str	r1, [r7, #16]
 8006070:	4629      	mov	r1, r5
 8006072:	eb63 0301 	sbc.w	r3, r3, r1
 8006076:	617b      	str	r3, [r7, #20]
 8006078:	f04f 0200 	mov.w	r2, #0
 800607c:	f04f 0300 	mov.w	r3, #0
 8006080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006084:	4659      	mov	r1, fp
 8006086:	018b      	lsls	r3, r1, #6
 8006088:	4651      	mov	r1, sl
 800608a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800608e:	4651      	mov	r1, sl
 8006090:	018a      	lsls	r2, r1, #6
 8006092:	4651      	mov	r1, sl
 8006094:	ebb2 0801 	subs.w	r8, r2, r1
 8006098:	4659      	mov	r1, fp
 800609a:	eb63 0901 	sbc.w	r9, r3, r1
 800609e:	f04f 0200 	mov.w	r2, #0
 80060a2:	f04f 0300 	mov.w	r3, #0
 80060a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060b2:	4690      	mov	r8, r2
 80060b4:	4699      	mov	r9, r3
 80060b6:	4623      	mov	r3, r4
 80060b8:	eb18 0303 	adds.w	r3, r8, r3
 80060bc:	60bb      	str	r3, [r7, #8]
 80060be:	462b      	mov	r3, r5
 80060c0:	eb49 0303 	adc.w	r3, r9, r3
 80060c4:	60fb      	str	r3, [r7, #12]
 80060c6:	f04f 0200 	mov.w	r2, #0
 80060ca:	f04f 0300 	mov.w	r3, #0
 80060ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80060d2:	4629      	mov	r1, r5
 80060d4:	024b      	lsls	r3, r1, #9
 80060d6:	4621      	mov	r1, r4
 80060d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80060dc:	4621      	mov	r1, r4
 80060de:	024a      	lsls	r2, r1, #9
 80060e0:	4610      	mov	r0, r2
 80060e2:	4619      	mov	r1, r3
 80060e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060e6:	2200      	movs	r2, #0
 80060e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060f0:	f7fa f86a 	bl	80001c8 <__aeabi_uldivmod>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	4613      	mov	r3, r2
 80060fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060fc:	e058      	b.n	80061b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060fe:	4b38      	ldr	r3, [pc, #224]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	099b      	lsrs	r3, r3, #6
 8006104:	2200      	movs	r2, #0
 8006106:	4618      	mov	r0, r3
 8006108:	4611      	mov	r1, r2
 800610a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800610e:	623b      	str	r3, [r7, #32]
 8006110:	2300      	movs	r3, #0
 8006112:	627b      	str	r3, [r7, #36]	@ 0x24
 8006114:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006118:	4642      	mov	r2, r8
 800611a:	464b      	mov	r3, r9
 800611c:	f04f 0000 	mov.w	r0, #0
 8006120:	f04f 0100 	mov.w	r1, #0
 8006124:	0159      	lsls	r1, r3, #5
 8006126:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800612a:	0150      	lsls	r0, r2, #5
 800612c:	4602      	mov	r2, r0
 800612e:	460b      	mov	r3, r1
 8006130:	4641      	mov	r1, r8
 8006132:	ebb2 0a01 	subs.w	sl, r2, r1
 8006136:	4649      	mov	r1, r9
 8006138:	eb63 0b01 	sbc.w	fp, r3, r1
 800613c:	f04f 0200 	mov.w	r2, #0
 8006140:	f04f 0300 	mov.w	r3, #0
 8006144:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006148:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800614c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006150:	ebb2 040a 	subs.w	r4, r2, sl
 8006154:	eb63 050b 	sbc.w	r5, r3, fp
 8006158:	f04f 0200 	mov.w	r2, #0
 800615c:	f04f 0300 	mov.w	r3, #0
 8006160:	00eb      	lsls	r3, r5, #3
 8006162:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006166:	00e2      	lsls	r2, r4, #3
 8006168:	4614      	mov	r4, r2
 800616a:	461d      	mov	r5, r3
 800616c:	4643      	mov	r3, r8
 800616e:	18e3      	adds	r3, r4, r3
 8006170:	603b      	str	r3, [r7, #0]
 8006172:	464b      	mov	r3, r9
 8006174:	eb45 0303 	adc.w	r3, r5, r3
 8006178:	607b      	str	r3, [r7, #4]
 800617a:	f04f 0200 	mov.w	r2, #0
 800617e:	f04f 0300 	mov.w	r3, #0
 8006182:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006186:	4629      	mov	r1, r5
 8006188:	028b      	lsls	r3, r1, #10
 800618a:	4621      	mov	r1, r4
 800618c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006190:	4621      	mov	r1, r4
 8006192:	028a      	lsls	r2, r1, #10
 8006194:	4610      	mov	r0, r2
 8006196:	4619      	mov	r1, r3
 8006198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800619a:	2200      	movs	r2, #0
 800619c:	61bb      	str	r3, [r7, #24]
 800619e:	61fa      	str	r2, [r7, #28]
 80061a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061a4:	f7fa f810 	bl	80001c8 <__aeabi_uldivmod>
 80061a8:	4602      	mov	r2, r0
 80061aa:	460b      	mov	r3, r1
 80061ac:	4613      	mov	r3, r2
 80061ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80061b0:	4b0b      	ldr	r3, [pc, #44]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	0c1b      	lsrs	r3, r3, #16
 80061b6:	f003 0303 	and.w	r3, r3, #3
 80061ba:	3301      	adds	r3, #1
 80061bc:	005b      	lsls	r3, r3, #1
 80061be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80061c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061ca:	e002      	b.n	80061d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061cc:	4b05      	ldr	r3, [pc, #20]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80061ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3750      	adds	r7, #80	@ 0x50
 80061d8:	46bd      	mov	sp, r7
 80061da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061de:	bf00      	nop
 80061e0:	40023800 	.word	0x40023800
 80061e4:	00f42400 	.word	0x00f42400
 80061e8:	007a1200 	.word	0x007a1200

080061ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061ec:	b480      	push	{r7}
 80061ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061f0:	4b03      	ldr	r3, [pc, #12]	@ (8006200 <HAL_RCC_GetHCLKFreq+0x14>)
 80061f2:	681b      	ldr	r3, [r3, #0]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	20000554 	.word	0x20000554

08006204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006208:	f7ff fff0 	bl	80061ec <HAL_RCC_GetHCLKFreq>
 800620c:	4602      	mov	r2, r0
 800620e:	4b05      	ldr	r3, [pc, #20]	@ (8006224 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	0a9b      	lsrs	r3, r3, #10
 8006214:	f003 0307 	and.w	r3, r3, #7
 8006218:	4903      	ldr	r1, [pc, #12]	@ (8006228 <HAL_RCC_GetPCLK1Freq+0x24>)
 800621a:	5ccb      	ldrb	r3, [r1, r3]
 800621c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006220:	4618      	mov	r0, r3
 8006222:	bd80      	pop	{r7, pc}
 8006224:	40023800 	.word	0x40023800
 8006228:	0800a7b4 	.word	0x0800a7b4

0800622c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e041      	b.n	80062c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d106      	bne.n	8006258 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7fb f9aa 	bl	80015ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	3304      	adds	r3, #4
 8006268:	4619      	mov	r1, r3
 800626a:	4610      	mov	r0, r2
 800626c:	f000 fa7e 	bl	800676c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3708      	adds	r7, #8
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
	...

080062cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d001      	beq.n	80062e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e04e      	b.n	8006382 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68da      	ldr	r2, [r3, #12]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f042 0201 	orr.w	r2, r2, #1
 80062fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a23      	ldr	r2, [pc, #140]	@ (8006390 <HAL_TIM_Base_Start_IT+0xc4>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d022      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x80>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630e:	d01d      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x80>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a1f      	ldr	r2, [pc, #124]	@ (8006394 <HAL_TIM_Base_Start_IT+0xc8>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d018      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x80>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a1e      	ldr	r2, [pc, #120]	@ (8006398 <HAL_TIM_Base_Start_IT+0xcc>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d013      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x80>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a1c      	ldr	r2, [pc, #112]	@ (800639c <HAL_TIM_Base_Start_IT+0xd0>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d00e      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x80>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a1b      	ldr	r2, [pc, #108]	@ (80063a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d009      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x80>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a19      	ldr	r2, [pc, #100]	@ (80063a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d004      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x80>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a18      	ldr	r2, [pc, #96]	@ (80063a8 <HAL_TIM_Base_Start_IT+0xdc>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d111      	bne.n	8006370 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f003 0307 	and.w	r3, r3, #7
 8006356:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2b06      	cmp	r3, #6
 800635c:	d010      	beq.n	8006380 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f042 0201 	orr.w	r2, r2, #1
 800636c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800636e:	e007      	b.n	8006380 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f042 0201 	orr.w	r2, r2, #1
 800637e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3714      	adds	r7, #20
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	40010000 	.word	0x40010000
 8006394:	40000400 	.word	0x40000400
 8006398:	40000800 	.word	0x40000800
 800639c:	40000c00 	.word	0x40000c00
 80063a0:	40010400 	.word	0x40010400
 80063a4:	40014000 	.word	0x40014000
 80063a8:	40001800 	.word	0x40001800

080063ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d020      	beq.n	8006410 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d01b      	beq.n	8006410 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f06f 0202 	mvn.w	r2, #2
 80063e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	699b      	ldr	r3, [r3, #24]
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d003      	beq.n	80063fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f999 	bl	800672e <HAL_TIM_IC_CaptureCallback>
 80063fc:	e005      	b.n	800640a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f98b 	bl	800671a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f99c 	bl	8006742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b00      	cmp	r3, #0
 8006418:	d020      	beq.n	800645c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f003 0304 	and.w	r3, r3, #4
 8006420:	2b00      	cmp	r3, #0
 8006422:	d01b      	beq.n	800645c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f06f 0204 	mvn.w	r2, #4
 800642c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2202      	movs	r2, #2
 8006432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	699b      	ldr	r3, [r3, #24]
 800643a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f973 	bl	800672e <HAL_TIM_IC_CaptureCallback>
 8006448:	e005      	b.n	8006456 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 f965 	bl	800671a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f976 	bl	8006742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	f003 0308 	and.w	r3, r3, #8
 8006462:	2b00      	cmp	r3, #0
 8006464:	d020      	beq.n	80064a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f003 0308 	and.w	r3, r3, #8
 800646c:	2b00      	cmp	r3, #0
 800646e:	d01b      	beq.n	80064a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f06f 0208 	mvn.w	r2, #8
 8006478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2204      	movs	r2, #4
 800647e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	f003 0303 	and.w	r3, r3, #3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f94d 	bl	800672e <HAL_TIM_IC_CaptureCallback>
 8006494:	e005      	b.n	80064a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f93f 	bl	800671a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 f950 	bl	8006742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	f003 0310 	and.w	r3, r3, #16
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d020      	beq.n	80064f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f003 0310 	and.w	r3, r3, #16
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d01b      	beq.n	80064f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f06f 0210 	mvn.w	r2, #16
 80064c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2208      	movs	r2, #8
 80064ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	69db      	ldr	r3, [r3, #28]
 80064d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f927 	bl	800672e <HAL_TIM_IC_CaptureCallback>
 80064e0:	e005      	b.n	80064ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f919 	bl	800671a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f000 f92a 	bl	8006742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00c      	beq.n	8006518 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d007      	beq.n	8006518 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0201 	mvn.w	r2, #1
 8006510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7fb f9f0 	bl	80018f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00c      	beq.n	800653c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006528:	2b00      	cmp	r3, #0
 800652a:	d007      	beq.n	800653c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 fade 	bl	8006af8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00c      	beq.n	8006560 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800654c:	2b00      	cmp	r3, #0
 800654e:	d007      	beq.n	8006560 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f8fb 	bl	8006756 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	f003 0320 	and.w	r3, r3, #32
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00c      	beq.n	8006584 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f003 0320 	and.w	r3, r3, #32
 8006570:	2b00      	cmp	r3, #0
 8006572:	d007      	beq.n	8006584 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f06f 0220 	mvn.w	r2, #32
 800657c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fab0 	bl	8006ae4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006584:	bf00      	nop
 8006586:	3710      	adds	r7, #16
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006596:	2300      	movs	r3, #0
 8006598:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d101      	bne.n	80065a8 <HAL_TIM_ConfigClockSource+0x1c>
 80065a4:	2302      	movs	r3, #2
 80065a6:	e0b4      	b.n	8006712 <HAL_TIM_ConfigClockSource+0x186>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80065c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065e0:	d03e      	beq.n	8006660 <HAL_TIM_ConfigClockSource+0xd4>
 80065e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065e6:	f200 8087 	bhi.w	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 80065ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ee:	f000 8086 	beq.w	80066fe <HAL_TIM_ConfigClockSource+0x172>
 80065f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f6:	d87f      	bhi.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 80065f8:	2b70      	cmp	r3, #112	@ 0x70
 80065fa:	d01a      	beq.n	8006632 <HAL_TIM_ConfigClockSource+0xa6>
 80065fc:	2b70      	cmp	r3, #112	@ 0x70
 80065fe:	d87b      	bhi.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006600:	2b60      	cmp	r3, #96	@ 0x60
 8006602:	d050      	beq.n	80066a6 <HAL_TIM_ConfigClockSource+0x11a>
 8006604:	2b60      	cmp	r3, #96	@ 0x60
 8006606:	d877      	bhi.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006608:	2b50      	cmp	r3, #80	@ 0x50
 800660a:	d03c      	beq.n	8006686 <HAL_TIM_ConfigClockSource+0xfa>
 800660c:	2b50      	cmp	r3, #80	@ 0x50
 800660e:	d873      	bhi.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006610:	2b40      	cmp	r3, #64	@ 0x40
 8006612:	d058      	beq.n	80066c6 <HAL_TIM_ConfigClockSource+0x13a>
 8006614:	2b40      	cmp	r3, #64	@ 0x40
 8006616:	d86f      	bhi.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006618:	2b30      	cmp	r3, #48	@ 0x30
 800661a:	d064      	beq.n	80066e6 <HAL_TIM_ConfigClockSource+0x15a>
 800661c:	2b30      	cmp	r3, #48	@ 0x30
 800661e:	d86b      	bhi.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006620:	2b20      	cmp	r3, #32
 8006622:	d060      	beq.n	80066e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006624:	2b20      	cmp	r3, #32
 8006626:	d867      	bhi.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006628:	2b00      	cmp	r3, #0
 800662a:	d05c      	beq.n	80066e6 <HAL_TIM_ConfigClockSource+0x15a>
 800662c:	2b10      	cmp	r3, #16
 800662e:	d05a      	beq.n	80066e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006630:	e062      	b.n	80066f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006642:	f000 f9b3 	bl	80069ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006654:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	609a      	str	r2, [r3, #8]
      break;
 800665e:	e04f      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006670:	f000 f99c 	bl	80069ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689a      	ldr	r2, [r3, #8]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006682:	609a      	str	r2, [r3, #8]
      break;
 8006684:	e03c      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006692:	461a      	mov	r2, r3
 8006694:	f000 f910 	bl	80068b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2150      	movs	r1, #80	@ 0x50
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 f969 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 80066a4:	e02c      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066b2:	461a      	mov	r2, r3
 80066b4:	f000 f92f 	bl	8006916 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2160      	movs	r1, #96	@ 0x60
 80066be:	4618      	mov	r0, r3
 80066c0:	f000 f959 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 80066c4:	e01c      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066d2:	461a      	mov	r2, r3
 80066d4:	f000 f8f0 	bl	80068b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2140      	movs	r1, #64	@ 0x40
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 f949 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 80066e4:	e00c      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4619      	mov	r1, r3
 80066f0:	4610      	mov	r0, r2
 80066f2:	f000 f940 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 80066f6:	e003      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	73fb      	strb	r3, [r7, #15]
      break;
 80066fc:	e000      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006710:	7bfb      	ldrb	r3, [r7, #15]
}
 8006712:	4618      	mov	r0, r3
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006722:	bf00      	nop
 8006724:	370c      	adds	r7, #12
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800672e:	b480      	push	{r7}
 8006730:	b083      	sub	sp, #12
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr

08006742 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006756:	b480      	push	{r7}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800675e:	bf00      	nop
 8006760:	370c      	adds	r7, #12
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
	...

0800676c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800676c:	b480      	push	{r7}
 800676e:	b085      	sub	sp, #20
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a43      	ldr	r2, [pc, #268]	@ (800688c <TIM_Base_SetConfig+0x120>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d013      	beq.n	80067ac <TIM_Base_SetConfig+0x40>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800678a:	d00f      	beq.n	80067ac <TIM_Base_SetConfig+0x40>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a40      	ldr	r2, [pc, #256]	@ (8006890 <TIM_Base_SetConfig+0x124>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d00b      	beq.n	80067ac <TIM_Base_SetConfig+0x40>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a3f      	ldr	r2, [pc, #252]	@ (8006894 <TIM_Base_SetConfig+0x128>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d007      	beq.n	80067ac <TIM_Base_SetConfig+0x40>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a3e      	ldr	r2, [pc, #248]	@ (8006898 <TIM_Base_SetConfig+0x12c>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d003      	beq.n	80067ac <TIM_Base_SetConfig+0x40>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a3d      	ldr	r2, [pc, #244]	@ (800689c <TIM_Base_SetConfig+0x130>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d108      	bne.n	80067be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	68fa      	ldr	r2, [r7, #12]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a32      	ldr	r2, [pc, #200]	@ (800688c <TIM_Base_SetConfig+0x120>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d02b      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067cc:	d027      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a2f      	ldr	r2, [pc, #188]	@ (8006890 <TIM_Base_SetConfig+0x124>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d023      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a2e      	ldr	r2, [pc, #184]	@ (8006894 <TIM_Base_SetConfig+0x128>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d01f      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a2d      	ldr	r2, [pc, #180]	@ (8006898 <TIM_Base_SetConfig+0x12c>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d01b      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a2c      	ldr	r2, [pc, #176]	@ (800689c <TIM_Base_SetConfig+0x130>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d017      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a2b      	ldr	r2, [pc, #172]	@ (80068a0 <TIM_Base_SetConfig+0x134>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d013      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a2a      	ldr	r2, [pc, #168]	@ (80068a4 <TIM_Base_SetConfig+0x138>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d00f      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a29      	ldr	r2, [pc, #164]	@ (80068a8 <TIM_Base_SetConfig+0x13c>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d00b      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a28      	ldr	r2, [pc, #160]	@ (80068ac <TIM_Base_SetConfig+0x140>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d007      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a27      	ldr	r2, [pc, #156]	@ (80068b0 <TIM_Base_SetConfig+0x144>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d003      	beq.n	800681e <TIM_Base_SetConfig+0xb2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a26      	ldr	r2, [pc, #152]	@ (80068b4 <TIM_Base_SetConfig+0x148>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d108      	bne.n	8006830 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	689a      	ldr	r2, [r3, #8]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a0e      	ldr	r2, [pc, #56]	@ (800688c <TIM_Base_SetConfig+0x120>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d003      	beq.n	800685e <TIM_Base_SetConfig+0xf2>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a10      	ldr	r2, [pc, #64]	@ (800689c <TIM_Base_SetConfig+0x130>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d103      	bne.n	8006866 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	691a      	ldr	r2, [r3, #16]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f043 0204 	orr.w	r2, r3, #4
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2201      	movs	r2, #1
 8006876:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	601a      	str	r2, [r3, #0]
}
 800687e:	bf00      	nop
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	40010000 	.word	0x40010000
 8006890:	40000400 	.word	0x40000400
 8006894:	40000800 	.word	0x40000800
 8006898:	40000c00 	.word	0x40000c00
 800689c:	40010400 	.word	0x40010400
 80068a0:	40014000 	.word	0x40014000
 80068a4:	40014400 	.word	0x40014400
 80068a8:	40014800 	.word	0x40014800
 80068ac:	40001800 	.word	0x40001800
 80068b0:	40001c00 	.word	0x40001c00
 80068b4:	40002000 	.word	0x40002000

080068b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6a1b      	ldr	r3, [r3, #32]
 80068c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	f023 0201 	bic.w	r2, r3, #1
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	011b      	lsls	r3, r3, #4
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f023 030a 	bic.w	r3, r3, #10
 80068f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	621a      	str	r2, [r3, #32]
}
 800690a:	bf00      	nop
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr

08006916 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006916:	b480      	push	{r7}
 8006918:	b087      	sub	sp, #28
 800691a:	af00      	add	r7, sp, #0
 800691c:	60f8      	str	r0, [r7, #12]
 800691e:	60b9      	str	r1, [r7, #8]
 8006920:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6a1b      	ldr	r3, [r3, #32]
 8006926:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6a1b      	ldr	r3, [r3, #32]
 800692c:	f023 0210 	bic.w	r2, r3, #16
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006940:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	031b      	lsls	r3, r3, #12
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4313      	orrs	r3, r2
 800694a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006952:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	621a      	str	r2, [r3, #32]
}
 800696a:	bf00      	nop
 800696c:	371c      	adds	r7, #28
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006976:	b480      	push	{r7}
 8006978:	b085      	sub	sp, #20
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
 800697e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800698c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4313      	orrs	r3, r2
 8006994:	f043 0307 	orr.w	r3, r3, #7
 8006998:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	609a      	str	r2, [r3, #8]
}
 80069a0:	bf00      	nop
 80069a2:	3714      	adds	r7, #20
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b087      	sub	sp, #28
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
 80069b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	021a      	lsls	r2, r3, #8
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	431a      	orrs	r2, r3
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	697a      	ldr	r2, [r7, #20]
 80069de:	609a      	str	r2, [r3, #8]
}
 80069e0:	bf00      	nop
 80069e2:	371c      	adds	r7, #28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d101      	bne.n	8006a04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a00:	2302      	movs	r3, #2
 8006a02:	e05a      	b.n	8006aba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a21      	ldr	r2, [pc, #132]	@ (8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d022      	beq.n	8006a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a50:	d01d      	beq.n	8006a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a1d      	ldr	r2, [pc, #116]	@ (8006acc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d018      	beq.n	8006a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a1b      	ldr	r2, [pc, #108]	@ (8006ad0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d013      	beq.n	8006a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ad4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d00e      	beq.n	8006a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a18      	ldr	r2, [pc, #96]	@ (8006ad8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d009      	beq.n	8006a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a17      	ldr	r2, [pc, #92]	@ (8006adc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d004      	beq.n	8006a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a15      	ldr	r2, [pc, #84]	@ (8006ae0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d10c      	bne.n	8006aa8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	68ba      	ldr	r2, [r7, #8]
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3714      	adds	r7, #20
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	40010000 	.word	0x40010000
 8006acc:	40000400 	.word	0x40000400
 8006ad0:	40000800 	.word	0x40000800
 8006ad4:	40000c00 	.word	0x40000c00
 8006ad8:	40010400 	.word	0x40010400
 8006adc:	40014000 	.word	0x40014000
 8006ae0:	40001800 	.word	0x40001800

08006ae4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b0c:	b084      	sub	sp, #16
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b084      	sub	sp, #16
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
 8006b16:	f107 001c 	add.w	r0, r7, #28
 8006b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b1e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d123      	bne.n	8006b6e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b2a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006b3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b4e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d105      	bne.n	8006b62 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f9dc 	bl	8006f20 <USB_CoreReset>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	73fb      	strb	r3, [r7, #15]
 8006b6c:	e01b      	b.n	8006ba6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f9d0 	bl	8006f20 <USB_CoreReset>
 8006b80:	4603      	mov	r3, r0
 8006b82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006b84:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d106      	bne.n	8006b9a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b90:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	639a      	str	r2, [r3, #56]	@ 0x38
 8006b98:	e005      	b.n	8006ba6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ba6:	7fbb      	ldrb	r3, [r7, #30]
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d10b      	bne.n	8006bc4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f043 0206 	orr.w	r2, r3, #6
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f043 0220 	orr.w	r2, r3, #32
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bd0:	b004      	add	sp, #16
 8006bd2:	4770      	bx	lr

08006bd4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	f043 0201 	orr.w	r2, r3, #1
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	370c      	adds	r7, #12
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b083      	sub	sp, #12
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f023 0201 	bic.w	r2, r3, #1
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	370c      	adds	r7, #12
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	460b      	mov	r3, r1
 8006c22:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c24:	2300      	movs	r3, #0
 8006c26:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c34:	78fb      	ldrb	r3, [r7, #3]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d115      	bne.n	8006c66 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c46:	200a      	movs	r0, #10
 8006c48:	f7fb f948 	bl	8001edc <HAL_Delay>
      ms += 10U;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	330a      	adds	r3, #10
 8006c50:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f956 	bl	8006f04 <USB_GetMode>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d01e      	beq.n	8006c9c <USB_SetCurrentMode+0x84>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2bc7      	cmp	r3, #199	@ 0xc7
 8006c62:	d9f0      	bls.n	8006c46 <USB_SetCurrentMode+0x2e>
 8006c64:	e01a      	b.n	8006c9c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c66:	78fb      	ldrb	r3, [r7, #3]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d115      	bne.n	8006c98 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c78:	200a      	movs	r0, #10
 8006c7a:	f7fb f92f 	bl	8001edc <HAL_Delay>
      ms += 10U;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	330a      	adds	r3, #10
 8006c82:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 f93d 	bl	8006f04 <USB_GetMode>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d005      	beq.n	8006c9c <USB_SetCurrentMode+0x84>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2bc7      	cmp	r3, #199	@ 0xc7
 8006c94:	d9f0      	bls.n	8006c78 <USB_SetCurrentMode+0x60>
 8006c96:	e001      	b.n	8006c9c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e005      	b.n	8006ca8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006ca0:	d101      	bne.n	8006ca6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e000      	b.n	8006ca8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006cca:	d901      	bls.n	8006cd0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e01b      	b.n	8006d08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	daf2      	bge.n	8006cbe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	019b      	lsls	r3, r3, #6
 8006ce0:	f043 0220 	orr.w	r2, r3, #32
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	3301      	adds	r3, #1
 8006cec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006cf4:	d901      	bls.n	8006cfa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e006      	b.n	8006d08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	f003 0320 	and.w	r3, r3, #32
 8006d02:	2b20      	cmp	r3, #32
 8006d04:	d0f0      	beq.n	8006ce8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3714      	adds	r7, #20
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b085      	sub	sp, #20
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	3301      	adds	r3, #1
 8006d24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d2c:	d901      	bls.n	8006d32 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006d2e:	2303      	movs	r3, #3
 8006d30:	e018      	b.n	8006d64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	daf2      	bge.n	8006d20 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2210      	movs	r2, #16
 8006d42:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	3301      	adds	r3, #1
 8006d48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d50:	d901      	bls.n	8006d56 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e006      	b.n	8006d64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	f003 0310 	and.w	r3, r3, #16
 8006d5e:	2b10      	cmp	r3, #16
 8006d60:	d0f0      	beq.n	8006d44 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b089      	sub	sp, #36	@ 0x24
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	4611      	mov	r1, r2
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	460b      	mov	r3, r1
 8006d80:	71fb      	strb	r3, [r7, #7]
 8006d82:	4613      	mov	r3, r2
 8006d84:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006d8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d123      	bne.n	8006dde <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006d96:	88bb      	ldrh	r3, [r7, #4]
 8006d98:	3303      	adds	r3, #3
 8006d9a:	089b      	lsrs	r3, r3, #2
 8006d9c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006d9e:	2300      	movs	r3, #0
 8006da0:	61bb      	str	r3, [r7, #24]
 8006da2:	e018      	b.n	8006dd6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006da4:	79fb      	ldrb	r3, [r7, #7]
 8006da6:	031a      	lsls	r2, r3, #12
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	4413      	add	r3, r2
 8006dac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006db0:	461a      	mov	r2, r3
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	61bb      	str	r3, [r7, #24]
 8006dd6:	69ba      	ldr	r2, [r7, #24]
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d3e2      	bcc.n	8006da4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3724      	adds	r7, #36	@ 0x24
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b08b      	sub	sp, #44	@ 0x2c
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	4613      	mov	r3, r2
 8006df8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006e02:	88fb      	ldrh	r3, [r7, #6]
 8006e04:	089b      	lsrs	r3, r3, #2
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006e0a:	88fb      	ldrh	r3, [r7, #6]
 8006e0c:	f003 0303 	and.w	r3, r3, #3
 8006e10:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006e12:	2300      	movs	r3, #0
 8006e14:	623b      	str	r3, [r7, #32]
 8006e16:	e014      	b.n	8006e42 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e22:	601a      	str	r2, [r3, #0]
    pDest++;
 8006e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e26:	3301      	adds	r3, #1
 8006e28:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e32:	3301      	adds	r3, #1
 8006e34:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e38:	3301      	adds	r3, #1
 8006e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006e3c:	6a3b      	ldr	r3, [r7, #32]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	623b      	str	r3, [r7, #32]
 8006e42:	6a3a      	ldr	r2, [r7, #32]
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d3e6      	bcc.n	8006e18 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006e4a:	8bfb      	ldrh	r3, [r7, #30]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d01e      	beq.n	8006e8e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006e50:	2300      	movs	r3, #0
 8006e52:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f107 0310 	add.w	r3, r7, #16
 8006e60:	6812      	ldr	r2, [r2, #0]
 8006e62:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006e64:	693a      	ldr	r2, [r7, #16]
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	00db      	lsls	r3, r3, #3
 8006e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e74:	701a      	strb	r2, [r3, #0]
      i++;
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7e:	3301      	adds	r3, #1
 8006e80:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006e82:	8bfb      	ldrh	r3, [r7, #30]
 8006e84:	3b01      	subs	r3, #1
 8006e86:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006e88:	8bfb      	ldrh	r3, [r7, #30]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1ea      	bne.n	8006e64 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	372c      	adds	r7, #44	@ 0x2c
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	695b      	ldr	r3, [r3, #20]
 8006ea8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b085      	sub	sp, #20
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006ed2:	78fb      	ldrb	r3, [r7, #3]
 8006ed4:	015a      	lsls	r2, r3, #5
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	4413      	add	r3, r2
 8006eda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006ee2:	78fb      	ldrb	r3, [r7, #3]
 8006ee4:	015a      	lsls	r2, r3, #5
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	4413      	add	r3, r2
 8006eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	68ba      	ldr	r2, [r7, #8]
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ef6:	68bb      	ldr	r3, [r7, #8]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3714      	adds	r7, #20
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	f003 0301 	and.w	r3, r3, #1
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	370c      	adds	r7, #12
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr

08006f20 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f38:	d901      	bls.n	8006f3e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	e022      	b.n	8006f84 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	daf2      	bge.n	8006f2c <USB_CoreReset+0xc>

  count = 10U;
 8006f46:	230a      	movs	r3, #10
 8006f48:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006f4a:	e002      	b.n	8006f52 <USB_CoreReset+0x32>
  {
    count--;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1f9      	bne.n	8006f4c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	f043 0201 	orr.w	r2, r3, #1
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	3301      	adds	r3, #1
 8006f68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f70:	d901      	bls.n	8006f76 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e006      	b.n	8006f84 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	f003 0301 	and.w	r3, r3, #1
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d0f0      	beq.n	8006f64 <USB_CoreReset+0x44>

  return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3714      	adds	r7, #20
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f90:	b084      	sub	sp, #16
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b086      	sub	sp, #24
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
 8006f9a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006f9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d119      	bne.n	800701a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006fe6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d10a      	bne.n	8007004 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ffc:	f043 0304 	orr.w	r3, r3, #4
 8007000:	6013      	str	r3, [r2, #0]
 8007002:	e014      	b.n	800702e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007012:	f023 0304 	bic.w	r3, r3, #4
 8007016:	6013      	str	r3, [r2, #0]
 8007018:	e009      	b.n	800702e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007028:	f023 0304 	bic.w	r3, r3, #4
 800702c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800702e:	2110      	movs	r1, #16
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f7ff fe3d 	bl	8006cb0 <USB_FlushTxFifo>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f7ff fe67 	bl	8006d14 <USB_FlushRxFifo>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007050:	2300      	movs	r3, #0
 8007052:	613b      	str	r3, [r7, #16]
 8007054:	e015      	b.n	8007082 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4413      	add	r3, r2
 800705e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007062:	461a      	mov	r2, r3
 8007064:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007068:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	015a      	lsls	r2, r3, #5
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	4413      	add	r3, r2
 8007072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007076:	461a      	mov	r2, r3
 8007078:	2300      	movs	r3, #0
 800707a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	3301      	adds	r3, #1
 8007080:	613b      	str	r3, [r7, #16]
 8007082:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007086:	461a      	mov	r2, r3
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	4293      	cmp	r3, r2
 800708c:	d3e3      	bcc.n	8007056 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800709a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a18      	ldr	r2, [pc, #96]	@ (8007100 <USB_HostInit+0x170>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d10b      	bne.n	80070bc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070aa:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a15      	ldr	r2, [pc, #84]	@ (8007104 <USB_HostInit+0x174>)
 80070b0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a14      	ldr	r2, [pc, #80]	@ (8007108 <USB_HostInit+0x178>)
 80070b6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80070ba:	e009      	b.n	80070d0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2280      	movs	r2, #128	@ 0x80
 80070c0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a11      	ldr	r2, [pc, #68]	@ (800710c <USB_HostInit+0x17c>)
 80070c6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a11      	ldr	r2, [pc, #68]	@ (8007110 <USB_HostInit+0x180>)
 80070cc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80070d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d105      	bne.n	80070e4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	699b      	ldr	r3, [r3, #24]
 80070dc:	f043 0210 	orr.w	r2, r3, #16
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	699a      	ldr	r2, [r3, #24]
 80070e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007114 <USB_HostInit+0x184>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80070f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3718      	adds	r7, #24
 80070f6:	46bd      	mov	sp, r7
 80070f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070fc:	b004      	add	sp, #16
 80070fe:	4770      	bx	lr
 8007100:	40040000 	.word	0x40040000
 8007104:	01000200 	.word	0x01000200
 8007108:	00e00300 	.word	0x00e00300
 800710c:	00600080 	.word	0x00600080
 8007110:	004000e0 	.word	0x004000e0
 8007114:	a3200008 	.word	0xa3200008

08007118 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	460b      	mov	r3, r1
 8007122:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007136:	f023 0303 	bic.w	r3, r3, #3
 800713a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	78fb      	ldrb	r3, [r7, #3]
 8007146:	f003 0303 	and.w	r3, r3, #3
 800714a:	68f9      	ldr	r1, [r7, #12]
 800714c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007150:	4313      	orrs	r3, r2
 8007152:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007154:	78fb      	ldrb	r3, [r7, #3]
 8007156:	2b01      	cmp	r3, #1
 8007158:	d107      	bne.n	800716a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007160:	461a      	mov	r2, r3
 8007162:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007166:	6053      	str	r3, [r2, #4]
 8007168:	e00c      	b.n	8007184 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800716a:	78fb      	ldrb	r3, [r7, #3]
 800716c:	2b02      	cmp	r3, #2
 800716e:	d107      	bne.n	8007180 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007176:	461a      	mov	r2, r3
 8007178:	f241 7370 	movw	r3, #6000	@ 0x1770
 800717c:	6053      	str	r3, [r2, #4]
 800717e:	e001      	b.n	8007184 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e000      	b.n	8007186 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3714      	adds	r7, #20
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr

08007192 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007192:	b580      	push	{r7, lr}
 8007194:	b084      	sub	sp, #16
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800719e:	2300      	movs	r3, #0
 80071a0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80071b2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80071bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071c0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80071c2:	2064      	movs	r0, #100	@ 0x64
 80071c4:	f7fa fe8a 	bl	8001edc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80071d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071d4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80071d6:	200a      	movs	r0, #10
 80071d8:	f7fa fe80 	bl	8001edc <HAL_Delay>

  return HAL_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b085      	sub	sp, #20
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
 80071ee:	460b      	mov	r3, r1
 80071f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80071f6:	2300      	movs	r3, #0
 80071f8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800720a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d109      	bne.n	800722a <USB_DriveVbus+0x44>
 8007216:	78fb      	ldrb	r3, [r7, #3]
 8007218:	2b01      	cmp	r3, #1
 800721a:	d106      	bne.n	800722a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007224:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007228:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007230:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007234:	d109      	bne.n	800724a <USB_DriveVbus+0x64>
 8007236:	78fb      	ldrb	r3, [r7, #3]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d106      	bne.n	800724a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007244:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007248:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3714      	adds	r7, #20
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007264:	2300      	movs	r3, #0
 8007266:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	0c5b      	lsrs	r3, r3, #17
 8007276:	f003 0303 	and.w	r3, r3, #3
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007286:	b480      	push	{r7}
 8007288:	b085      	sub	sp, #20
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	b29b      	uxth	r3, r3
}
 800729c:	4618      	mov	r0, r3
 800729e:	3714      	adds	r7, #20
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	4608      	mov	r0, r1
 80072b2:	4611      	mov	r1, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	4603      	mov	r3, r0
 80072b8:	70fb      	strb	r3, [r7, #3]
 80072ba:	460b      	mov	r3, r1
 80072bc:	70bb      	strb	r3, [r7, #2]
 80072be:	4613      	mov	r3, r2
 80072c0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80072c2:	2300      	movs	r3, #0
 80072c4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80072ca:	78fb      	ldrb	r3, [r7, #3]
 80072cc:	015a      	lsls	r2, r3, #5
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	4413      	add	r3, r2
 80072d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072d6:	461a      	mov	r2, r3
 80072d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072dc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80072de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	d87c      	bhi.n	80073e0 <USB_HC_Init+0x138>
 80072e6:	a201      	add	r2, pc, #4	@ (adr r2, 80072ec <USB_HC_Init+0x44>)
 80072e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ec:	080072fd 	.word	0x080072fd
 80072f0:	080073a3 	.word	0x080073a3
 80072f4:	080072fd 	.word	0x080072fd
 80072f8:	08007365 	.word	0x08007365
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80072fc:	78fb      	ldrb	r3, [r7, #3]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	4413      	add	r3, r2
 8007304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007308:	461a      	mov	r2, r3
 800730a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800730e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007310:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007314:	2b00      	cmp	r3, #0
 8007316:	da10      	bge.n	800733a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007318:	78fb      	ldrb	r3, [r7, #3]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	4413      	add	r3, r2
 8007320:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	78fa      	ldrb	r2, [r7, #3]
 8007328:	0151      	lsls	r1, r2, #5
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	440a      	add	r2, r1
 800732e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007336:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007338:	e055      	b.n	80073e6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	4a6f      	ldr	r2, [pc, #444]	@ (80074fc <USB_HC_Init+0x254>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d151      	bne.n	80073e6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007342:	78fb      	ldrb	r3, [r7, #3]
 8007344:	015a      	lsls	r2, r3, #5
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	4413      	add	r3, r2
 800734a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	78fa      	ldrb	r2, [r7, #3]
 8007352:	0151      	lsls	r1, r2, #5
 8007354:	693a      	ldr	r2, [r7, #16]
 8007356:	440a      	add	r2, r1
 8007358:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800735c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007360:	60d3      	str	r3, [r2, #12]
      break;
 8007362:	e040      	b.n	80073e6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007364:	78fb      	ldrb	r3, [r7, #3]
 8007366:	015a      	lsls	r2, r3, #5
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	4413      	add	r3, r2
 800736c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007370:	461a      	mov	r2, r3
 8007372:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007376:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007378:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800737c:	2b00      	cmp	r3, #0
 800737e:	da34      	bge.n	80073ea <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007380:	78fb      	ldrb	r3, [r7, #3]
 8007382:	015a      	lsls	r2, r3, #5
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	4413      	add	r3, r2
 8007388:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	78fa      	ldrb	r2, [r7, #3]
 8007390:	0151      	lsls	r1, r2, #5
 8007392:	693a      	ldr	r2, [r7, #16]
 8007394:	440a      	add	r2, r1
 8007396:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800739a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800739e:	60d3      	str	r3, [r2, #12]
      }

      break;
 80073a0:	e023      	b.n	80073ea <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073a2:	78fb      	ldrb	r3, [r7, #3]
 80073a4:	015a      	lsls	r2, r3, #5
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	4413      	add	r3, r2
 80073aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073ae:	461a      	mov	r2, r3
 80073b0:	f240 2325 	movw	r3, #549	@ 0x225
 80073b4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80073b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	da17      	bge.n	80073ee <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	78fa      	ldrb	r2, [r7, #3]
 80073ce:	0151      	lsls	r1, r2, #5
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	440a      	add	r2, r1
 80073d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073d8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80073dc:	60d3      	str	r3, [r2, #12]
      }
      break;
 80073de:	e006      	b.n	80073ee <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	77fb      	strb	r3, [r7, #31]
      break;
 80073e4:	e004      	b.n	80073f0 <USB_HC_Init+0x148>
      break;
 80073e6:	bf00      	nop
 80073e8:	e002      	b.n	80073f0 <USB_HC_Init+0x148>
      break;
 80073ea:	bf00      	nop
 80073ec:	e000      	b.n	80073f0 <USB_HC_Init+0x148>
      break;
 80073ee:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80073f0:	78fb      	ldrb	r3, [r7, #3]
 80073f2:	015a      	lsls	r2, r3, #5
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	4413      	add	r3, r2
 80073f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073fc:	461a      	mov	r2, r3
 80073fe:	2300      	movs	r3, #0
 8007400:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007402:	78fb      	ldrb	r3, [r7, #3]
 8007404:	015a      	lsls	r2, r3, #5
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	4413      	add	r3, r2
 800740a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	78fa      	ldrb	r2, [r7, #3]
 8007412:	0151      	lsls	r1, r2, #5
 8007414:	693a      	ldr	r2, [r7, #16]
 8007416:	440a      	add	r2, r1
 8007418:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800741c:	f043 0302 	orr.w	r3, r3, #2
 8007420:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007428:	699a      	ldr	r2, [r3, #24]
 800742a:	78fb      	ldrb	r3, [r7, #3]
 800742c:	f003 030f 	and.w	r3, r3, #15
 8007430:	2101      	movs	r1, #1
 8007432:	fa01 f303 	lsl.w	r3, r1, r3
 8007436:	6939      	ldr	r1, [r7, #16]
 8007438:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800743c:	4313      	orrs	r3, r2
 800743e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800744c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007450:	2b00      	cmp	r3, #0
 8007452:	da03      	bge.n	800745c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007454:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007458:	61bb      	str	r3, [r7, #24]
 800745a:	e001      	b.n	8007460 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800745c:	2300      	movs	r3, #0
 800745e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f7ff fef9 	bl	8007258 <USB_GetHostSpeed>
 8007466:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007468:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800746c:	2b02      	cmp	r3, #2
 800746e:	d106      	bne.n	800747e <USB_HC_Init+0x1d6>
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2b02      	cmp	r3, #2
 8007474:	d003      	beq.n	800747e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007476:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800747a:	617b      	str	r3, [r7, #20]
 800747c:	e001      	b.n	8007482 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800747e:	2300      	movs	r3, #0
 8007480:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007482:	787b      	ldrb	r3, [r7, #1]
 8007484:	059b      	lsls	r3, r3, #22
 8007486:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800748a:	78bb      	ldrb	r3, [r7, #2]
 800748c:	02db      	lsls	r3, r3, #11
 800748e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007492:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007494:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007498:	049b      	lsls	r3, r3, #18
 800749a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800749e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80074a0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80074a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80074a6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	431a      	orrs	r2, r3
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074b0:	78fa      	ldrb	r2, [r7, #3]
 80074b2:	0151      	lsls	r1, r2, #5
 80074b4:	693a      	ldr	r2, [r7, #16]
 80074b6:	440a      	add	r2, r1
 80074b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80074bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074c0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80074c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80074c6:	2b03      	cmp	r3, #3
 80074c8:	d003      	beq.n	80074d2 <USB_HC_Init+0x22a>
 80074ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d10f      	bne.n	80074f2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80074d2:	78fb      	ldrb	r3, [r7, #3]
 80074d4:	015a      	lsls	r2, r3, #5
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	4413      	add	r3, r2
 80074da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	78fa      	ldrb	r2, [r7, #3]
 80074e2:	0151      	lsls	r1, r2, #5
 80074e4:	693a      	ldr	r2, [r7, #16]
 80074e6:	440a      	add	r2, r1
 80074e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80074f0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80074f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3720      	adds	r7, #32
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	40040000 	.word	0x40040000

08007500 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b08c      	sub	sp, #48	@ 0x30
 8007504:	af02      	add	r7, sp, #8
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	4613      	mov	r3, r2
 800750c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	785b      	ldrb	r3, [r3, #1]
 8007516:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007518:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800751c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	4a5d      	ldr	r2, [pc, #372]	@ (8007698 <USB_HC_StartXfer+0x198>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d12f      	bne.n	8007586 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007526:	79fb      	ldrb	r3, [r7, #7]
 8007528:	2b01      	cmp	r3, #1
 800752a:	d11c      	bne.n	8007566 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	7c9b      	ldrb	r3, [r3, #18]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d003      	beq.n	800753c <USB_HC_StartXfer+0x3c>
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	7c9b      	ldrb	r3, [r3, #18]
 8007538:	2b02      	cmp	r3, #2
 800753a:	d124      	bne.n	8007586 <USB_HC_StartXfer+0x86>
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	799b      	ldrb	r3, [r3, #6]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d120      	bne.n	8007586 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	015a      	lsls	r2, r3, #5
 8007548:	6a3b      	ldr	r3, [r7, #32]
 800754a:	4413      	add	r3, r2
 800754c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	69fa      	ldr	r2, [r7, #28]
 8007554:	0151      	lsls	r1, r2, #5
 8007556:	6a3a      	ldr	r2, [r7, #32]
 8007558:	440a      	add	r2, r1
 800755a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800755e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007562:	60d3      	str	r3, [r2, #12]
 8007564:	e00f      	b.n	8007586 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	791b      	ldrb	r3, [r3, #4]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d10b      	bne.n	8007586 <USB_HC_StartXfer+0x86>
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	795b      	ldrb	r3, [r3, #5]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d107      	bne.n	8007586 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	785b      	ldrb	r3, [r3, #1]
 800757a:	4619      	mov	r1, r3
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f000 fb6b 	bl	8007c58 <USB_DoPing>
        return HAL_OK;
 8007582:	2300      	movs	r3, #0
 8007584:	e232      	b.n	80079ec <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	799b      	ldrb	r3, [r3, #6]
 800758a:	2b01      	cmp	r3, #1
 800758c:	d158      	bne.n	8007640 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800758e:	2301      	movs	r3, #1
 8007590:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	78db      	ldrb	r3, [r3, #3]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d007      	beq.n	80075aa <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800759a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800759c:	68ba      	ldr	r2, [r7, #8]
 800759e:	8a92      	ldrh	r2, [r2, #20]
 80075a0:	fb03 f202 	mul.w	r2, r3, r2
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	61da      	str	r2, [r3, #28]
 80075a8:	e07c      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	7c9b      	ldrb	r3, [r3, #18]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d130      	bne.n	8007614 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	2bbc      	cmp	r3, #188	@ 0xbc
 80075b8:	d918      	bls.n	80075ec <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	8a9b      	ldrh	r3, [r3, #20]
 80075be:	461a      	mov	r2, r3
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	69da      	ldr	r2, [r3, #28]
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d003      	beq.n	80075dc <USB_HC_StartXfer+0xdc>
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d103      	bne.n	80075e4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	2202      	movs	r2, #2
 80075e0:	60da      	str	r2, [r3, #12]
 80075e2:	e05f      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	2201      	movs	r2, #1
 80075e8:	60da      	str	r2, [r3, #12]
 80075ea:	e05b      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	6a1a      	ldr	r2, [r3, #32]
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d007      	beq.n	800760c <USB_HC_StartXfer+0x10c>
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	2b02      	cmp	r3, #2
 8007602:	d003      	beq.n	800760c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	2204      	movs	r2, #4
 8007608:	60da      	str	r2, [r3, #12]
 800760a:	e04b      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2203      	movs	r2, #3
 8007610:	60da      	str	r2, [r3, #12]
 8007612:	e047      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007614:	79fb      	ldrb	r3, [r7, #7]
 8007616:	2b01      	cmp	r3, #1
 8007618:	d10d      	bne.n	8007636 <USB_HC_StartXfer+0x136>
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	6a1b      	ldr	r3, [r3, #32]
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	8a92      	ldrh	r2, [r2, #20]
 8007622:	4293      	cmp	r3, r2
 8007624:	d907      	bls.n	8007636 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007626:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	8a92      	ldrh	r2, [r2, #20]
 800762c:	fb03 f202 	mul.w	r2, r3, r2
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	61da      	str	r2, [r3, #28]
 8007634:	e036      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	6a1a      	ldr	r2, [r3, #32]
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	61da      	str	r2, [r3, #28]
 800763e:	e031      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	6a1b      	ldr	r3, [r3, #32]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d018      	beq.n	800767a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	6a1b      	ldr	r3, [r3, #32]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	8a92      	ldrh	r2, [r2, #20]
 8007650:	4413      	add	r3, r2
 8007652:	3b01      	subs	r3, #1
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	8a92      	ldrh	r2, [r2, #20]
 8007658:	fbb3 f3f2 	udiv	r3, r3, r2
 800765c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800765e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007660:	8b7b      	ldrh	r3, [r7, #26]
 8007662:	429a      	cmp	r2, r3
 8007664:	d90b      	bls.n	800767e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007666:	8b7b      	ldrh	r3, [r7, #26]
 8007668:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800766a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	8a92      	ldrh	r2, [r2, #20]
 8007670:	fb03 f202 	mul.w	r2, r3, r2
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	61da      	str	r2, [r3, #28]
 8007678:	e001      	b.n	800767e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800767a:	2301      	movs	r3, #1
 800767c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	78db      	ldrb	r3, [r3, #3]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00a      	beq.n	800769c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007686:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007688:	68ba      	ldr	r2, [r7, #8]
 800768a:	8a92      	ldrh	r2, [r2, #20]
 800768c:	fb03 f202 	mul.w	r2, r3, r2
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	61da      	str	r2, [r3, #28]
 8007694:	e006      	b.n	80076a4 <USB_HC_StartXfer+0x1a4>
 8007696:	bf00      	nop
 8007698:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	6a1a      	ldr	r2, [r3, #32]
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	69db      	ldr	r3, [r3, #28]
 80076a8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076ac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80076ae:	04d9      	lsls	r1, r3, #19
 80076b0:	4ba3      	ldr	r3, [pc, #652]	@ (8007940 <USB_HC_StartXfer+0x440>)
 80076b2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076b4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	7d9b      	ldrb	r3, [r3, #22]
 80076ba:	075b      	lsls	r3, r3, #29
 80076bc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076c0:	69f9      	ldr	r1, [r7, #28]
 80076c2:	0148      	lsls	r0, r1, #5
 80076c4:	6a39      	ldr	r1, [r7, #32]
 80076c6:	4401      	add	r1, r0
 80076c8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076cc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076ce:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80076d0:	79fb      	ldrb	r3, [r7, #7]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d009      	beq.n	80076ea <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	6999      	ldr	r1, [r3, #24]
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	015a      	lsls	r2, r3, #5
 80076de:	6a3b      	ldr	r3, [r7, #32]
 80076e0:	4413      	add	r3, r2
 80076e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076e6:	460a      	mov	r2, r1
 80076e8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80076ea:	6a3b      	ldr	r3, [r7, #32]
 80076ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	bf0c      	ite	eq
 80076fa:	2301      	moveq	r3, #1
 80076fc:	2300      	movne	r3, #0
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	6a3b      	ldr	r3, [r7, #32]
 8007708:	4413      	add	r3, r2
 800770a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	69fa      	ldr	r2, [r7, #28]
 8007712:	0151      	lsls	r1, r2, #5
 8007714:	6a3a      	ldr	r2, [r7, #32]
 8007716:	440a      	add	r2, r1
 8007718:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800771c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007720:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	4413      	add	r3, r2
 800772a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	7e7b      	ldrb	r3, [r7, #25]
 8007732:	075b      	lsls	r3, r3, #29
 8007734:	69f9      	ldr	r1, [r7, #28]
 8007736:	0148      	lsls	r0, r1, #5
 8007738:	6a39      	ldr	r1, [r7, #32]
 800773a:	4401      	add	r1, r0
 800773c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007740:	4313      	orrs	r3, r2
 8007742:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	799b      	ldrb	r3, [r3, #6]
 8007748:	2b01      	cmp	r3, #1
 800774a:	f040 80c3 	bne.w	80078d4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	7c5b      	ldrb	r3, [r3, #17]
 8007752:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007754:	68ba      	ldr	r2, [r7, #8]
 8007756:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007758:	4313      	orrs	r3, r2
 800775a:	69fa      	ldr	r2, [r7, #28]
 800775c:	0151      	lsls	r1, r2, #5
 800775e:	6a3a      	ldr	r2, [r7, #32]
 8007760:	440a      	add	r2, r1
 8007762:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007766:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800776a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	015a      	lsls	r2, r3, #5
 8007770:	6a3b      	ldr	r3, [r7, #32]
 8007772:	4413      	add	r3, r2
 8007774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	0151      	lsls	r1, r2, #5
 800777e:	6a3a      	ldr	r2, [r7, #32]
 8007780:	440a      	add	r2, r1
 8007782:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007786:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800778a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	79db      	ldrb	r3, [r3, #7]
 8007790:	2b01      	cmp	r3, #1
 8007792:	d123      	bne.n	80077dc <USB_HC_StartXfer+0x2dc>
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	78db      	ldrb	r3, [r3, #3]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d11f      	bne.n	80077dc <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800779c:	69fb      	ldr	r3, [r7, #28]
 800779e:	015a      	lsls	r2, r3, #5
 80077a0:	6a3b      	ldr	r3, [r7, #32]
 80077a2:	4413      	add	r3, r2
 80077a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	69fa      	ldr	r2, [r7, #28]
 80077ac:	0151      	lsls	r1, r2, #5
 80077ae:	6a3a      	ldr	r2, [r7, #32]
 80077b0:	440a      	add	r2, r1
 80077b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077ba:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	015a      	lsls	r2, r3, #5
 80077c0:	6a3b      	ldr	r3, [r7, #32]
 80077c2:	4413      	add	r3, r2
 80077c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	69fa      	ldr	r2, [r7, #28]
 80077cc:	0151      	lsls	r1, r2, #5
 80077ce:	6a3a      	ldr	r2, [r7, #32]
 80077d0:	440a      	add	r2, r1
 80077d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077da:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	7c9b      	ldrb	r3, [r3, #18]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d003      	beq.n	80077ec <USB_HC_StartXfer+0x2ec>
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	7c9b      	ldrb	r3, [r3, #18]
 80077e8:	2b03      	cmp	r3, #3
 80077ea:	d117      	bne.n	800781c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d113      	bne.n	800781c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	78db      	ldrb	r3, [r3, #3]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d10f      	bne.n	800781c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	015a      	lsls	r2, r3, #5
 8007800:	6a3b      	ldr	r3, [r7, #32]
 8007802:	4413      	add	r3, r2
 8007804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	69fa      	ldr	r2, [r7, #28]
 800780c:	0151      	lsls	r1, r2, #5
 800780e:	6a3a      	ldr	r2, [r7, #32]
 8007810:	440a      	add	r2, r1
 8007812:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007816:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800781a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	7c9b      	ldrb	r3, [r3, #18]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d162      	bne.n	80078ea <USB_HC_StartXfer+0x3ea>
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	78db      	ldrb	r3, [r3, #3]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d15e      	bne.n	80078ea <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	3b01      	subs	r3, #1
 8007832:	2b03      	cmp	r3, #3
 8007834:	d858      	bhi.n	80078e8 <USB_HC_StartXfer+0x3e8>
 8007836:	a201      	add	r2, pc, #4	@ (adr r2, 800783c <USB_HC_StartXfer+0x33c>)
 8007838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783c:	0800784d 	.word	0x0800784d
 8007840:	0800786f 	.word	0x0800786f
 8007844:	08007891 	.word	0x08007891
 8007848:	080078b3 	.word	0x080078b3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	015a      	lsls	r2, r3, #5
 8007850:	6a3b      	ldr	r3, [r7, #32]
 8007852:	4413      	add	r3, r2
 8007854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	69fa      	ldr	r2, [r7, #28]
 800785c:	0151      	lsls	r1, r2, #5
 800785e:	6a3a      	ldr	r2, [r7, #32]
 8007860:	440a      	add	r2, r1
 8007862:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007866:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800786a:	6053      	str	r3, [r2, #4]
          break;
 800786c:	e03d      	b.n	80078ea <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	015a      	lsls	r2, r3, #5
 8007872:	6a3b      	ldr	r3, [r7, #32]
 8007874:	4413      	add	r3, r2
 8007876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	69fa      	ldr	r2, [r7, #28]
 800787e:	0151      	lsls	r1, r2, #5
 8007880:	6a3a      	ldr	r2, [r7, #32]
 8007882:	440a      	add	r2, r1
 8007884:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007888:	f043 030e 	orr.w	r3, r3, #14
 800788c:	6053      	str	r3, [r2, #4]
          break;
 800788e:	e02c      	b.n	80078ea <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	015a      	lsls	r2, r3, #5
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	4413      	add	r3, r2
 8007898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	69fa      	ldr	r2, [r7, #28]
 80078a0:	0151      	lsls	r1, r2, #5
 80078a2:	6a3a      	ldr	r2, [r7, #32]
 80078a4:	440a      	add	r2, r1
 80078a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80078ae:	6053      	str	r3, [r2, #4]
          break;
 80078b0:	e01b      	b.n	80078ea <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	015a      	lsls	r2, r3, #5
 80078b6:	6a3b      	ldr	r3, [r7, #32]
 80078b8:	4413      	add	r3, r2
 80078ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	69fa      	ldr	r2, [r7, #28]
 80078c2:	0151      	lsls	r1, r2, #5
 80078c4:	6a3a      	ldr	r2, [r7, #32]
 80078c6:	440a      	add	r2, r1
 80078c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80078d0:	6053      	str	r3, [r2, #4]
          break;
 80078d2:	e00a      	b.n	80078ea <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078e0:	461a      	mov	r2, r3
 80078e2:	2300      	movs	r3, #0
 80078e4:	6053      	str	r3, [r2, #4]
 80078e6:	e000      	b.n	80078ea <USB_HC_StartXfer+0x3ea>
          break;
 80078e8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	015a      	lsls	r2, r3, #5
 80078ee:	6a3b      	ldr	r3, [r7, #32]
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007900:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	78db      	ldrb	r3, [r3, #3]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d004      	beq.n	8007914 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	e003      	b.n	800791c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800791a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007922:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	015a      	lsls	r2, r3, #5
 8007928:	6a3b      	ldr	r3, [r7, #32]
 800792a:	4413      	add	r3, r2
 800792c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007930:	461a      	mov	r2, r3
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007936:	79fb      	ldrb	r3, [r7, #7]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d003      	beq.n	8007944 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800793c:	2300      	movs	r3, #0
 800793e:	e055      	b.n	80079ec <USB_HC_StartXfer+0x4ec>
 8007940:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	78db      	ldrb	r3, [r3, #3]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d14e      	bne.n	80079ea <USB_HC_StartXfer+0x4ea>
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d04a      	beq.n	80079ea <USB_HC_StartXfer+0x4ea>
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	79db      	ldrb	r3, [r3, #7]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d146      	bne.n	80079ea <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	7c9b      	ldrb	r3, [r3, #18]
 8007960:	2b03      	cmp	r3, #3
 8007962:	d831      	bhi.n	80079c8 <USB_HC_StartXfer+0x4c8>
 8007964:	a201      	add	r2, pc, #4	@ (adr r2, 800796c <USB_HC_StartXfer+0x46c>)
 8007966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796a:	bf00      	nop
 800796c:	0800797d 	.word	0x0800797d
 8007970:	080079a1 	.word	0x080079a1
 8007974:	0800797d 	.word	0x0800797d
 8007978:	080079a1 	.word	0x080079a1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	6a1b      	ldr	r3, [r3, #32]
 8007980:	3303      	adds	r3, #3
 8007982:	089b      	lsrs	r3, r3, #2
 8007984:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007986:	8afa      	ldrh	r2, [r7, #22]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800798c:	b29b      	uxth	r3, r3
 800798e:	429a      	cmp	r2, r3
 8007990:	d91c      	bls.n	80079cc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	f043 0220 	orr.w	r2, r3, #32
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	619a      	str	r2, [r3, #24]
        }
        break;
 800799e:	e015      	b.n	80079cc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	6a1b      	ldr	r3, [r3, #32]
 80079a4:	3303      	adds	r3, #3
 80079a6:	089b      	lsrs	r3, r3, #2
 80079a8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80079aa:	8afa      	ldrh	r2, [r7, #22]
 80079ac:	6a3b      	ldr	r3, [r7, #32]
 80079ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d90a      	bls.n	80079d0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	619a      	str	r2, [r3, #24]
        }
        break;
 80079c6:	e003      	b.n	80079d0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80079c8:	bf00      	nop
 80079ca:	e002      	b.n	80079d2 <USB_HC_StartXfer+0x4d2>
        break;
 80079cc:	bf00      	nop
 80079ce:	e000      	b.n	80079d2 <USB_HC_StartXfer+0x4d2>
        break;
 80079d0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	6999      	ldr	r1, [r3, #24]
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	785a      	ldrb	r2, [r3, #1]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	6a1b      	ldr	r3, [r3, #32]
 80079de:	b29b      	uxth	r3, r3
 80079e0:	2000      	movs	r0, #0
 80079e2:	9000      	str	r0, [sp, #0]
 80079e4:	68f8      	ldr	r0, [r7, #12]
 80079e6:	f7ff f9c3 	bl	8006d70 <USB_WritePacket>
  }

  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3728      	adds	r7, #40	@ 0x28
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	b29b      	uxth	r3, r3
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3714      	adds	r7, #20
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b089      	sub	sp, #36	@ 0x24
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
 8007a1e:	460b      	mov	r3, r1
 8007a20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007a26:	78fb      	ldrb	r3, [r7, #3]
 8007a28:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007a2e:	69bb      	ldr	r3, [r7, #24]
 8007a30:	015a      	lsls	r2, r3, #5
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	4413      	add	r3, r2
 8007a36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	0c9b      	lsrs	r3, r3, #18
 8007a3e:	f003 0303 	and.w	r3, r3, #3
 8007a42:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	015a      	lsls	r2, r3, #5
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	0fdb      	lsrs	r3, r3, #31
 8007a54:	f003 0301 	and.w	r3, r3, #1
 8007a58:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	015a      	lsls	r2, r3, #5
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	4413      	add	r3, r2
 8007a62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	0fdb      	lsrs	r3, r3, #31
 8007a6a:	f003 0301 	and.w	r3, r3, #1
 8007a6e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	f003 0320 	and.w	r3, r3, #32
 8007a78:	2b20      	cmp	r3, #32
 8007a7a:	d10d      	bne.n	8007a98 <USB_HC_Halt+0x82>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d10a      	bne.n	8007a98 <USB_HC_Halt+0x82>
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d005      	beq.n	8007a94 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d002      	beq.n	8007a94 <USB_HC_Halt+0x7e>
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	2b03      	cmp	r3, #3
 8007a92:	d101      	bne.n	8007a98 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007a94:	2300      	movs	r3, #0
 8007a96:	e0d8      	b.n	8007c4a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <USB_HC_Halt+0x8e>
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	d173      	bne.n	8007b8c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	69ba      	ldr	r2, [r7, #24]
 8007ab4:	0151      	lsls	r1, r2, #5
 8007ab6:	69fa      	ldr	r2, [r7, #28]
 8007ab8:	440a      	add	r2, r1
 8007aba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007abe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ac2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	f003 0320 	and.w	r3, r3, #32
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d14a      	bne.n	8007b66 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d133      	bne.n	8007b44 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	69ba      	ldr	r2, [r7, #24]
 8007aec:	0151      	lsls	r1, r2, #5
 8007aee:	69fa      	ldr	r2, [r7, #28]
 8007af0:	440a      	add	r2, r1
 8007af2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007af6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007afa:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	015a      	lsls	r2, r3, #5
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	69ba      	ldr	r2, [r7, #24]
 8007b0c:	0151      	lsls	r1, r2, #5
 8007b0e:	69fa      	ldr	r2, [r7, #28]
 8007b10:	440a      	add	r2, r1
 8007b12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b1a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b28:	d82e      	bhi.n	8007b88 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	015a      	lsls	r2, r3, #5
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	4413      	add	r3, r2
 8007b32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b40:	d0ec      	beq.n	8007b1c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b42:	e081      	b.n	8007c48 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	69fb      	ldr	r3, [r7, #28]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	0151      	lsls	r1, r2, #5
 8007b56:	69fa      	ldr	r2, [r7, #28]
 8007b58:	440a      	add	r2, r1
 8007b5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b62:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b64:	e070      	b.n	8007c48 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	015a      	lsls	r2, r3, #5
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	4413      	add	r3, r2
 8007b6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	69ba      	ldr	r2, [r7, #24]
 8007b76:	0151      	lsls	r1, r2, #5
 8007b78:	69fa      	ldr	r2, [r7, #28]
 8007b7a:	440a      	add	r2, r1
 8007b7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b84:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b86:	e05f      	b.n	8007c48 <USB_HC_Halt+0x232>
            break;
 8007b88:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b8a:	e05d      	b.n	8007c48 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	015a      	lsls	r2, r3, #5
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	4413      	add	r3, r2
 8007b94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69ba      	ldr	r2, [r7, #24]
 8007b9c:	0151      	lsls	r1, r2, #5
 8007b9e:	69fa      	ldr	r2, [r7, #28]
 8007ba0:	440a      	add	r2, r1
 8007ba2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ba6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007baa:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d133      	bne.n	8007c24 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	015a      	lsls	r2, r3, #5
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	69ba      	ldr	r2, [r7, #24]
 8007bcc:	0151      	lsls	r1, r2, #5
 8007bce:	69fa      	ldr	r2, [r7, #28]
 8007bd0:	440a      	add	r2, r1
 8007bd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bd6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bda:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	015a      	lsls	r2, r3, #5
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	4413      	add	r3, r2
 8007be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	69ba      	ldr	r2, [r7, #24]
 8007bec:	0151      	lsls	r1, r2, #5
 8007bee:	69fa      	ldr	r2, [r7, #28]
 8007bf0:	440a      	add	r2, r1
 8007bf2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007bfa:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	3301      	adds	r3, #1
 8007c00:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c08:	d81d      	bhi.n	8007c46 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	015a      	lsls	r2, r3, #5
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	4413      	add	r3, r2
 8007c12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c20:	d0ec      	beq.n	8007bfc <USB_HC_Halt+0x1e6>
 8007c22:	e011      	b.n	8007c48 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	015a      	lsls	r2, r3, #5
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	69ba      	ldr	r2, [r7, #24]
 8007c34:	0151      	lsls	r1, r2, #5
 8007c36:	69fa      	ldr	r2, [r7, #28]
 8007c38:	440a      	add	r2, r1
 8007c3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c42:	6013      	str	r3, [r2, #0]
 8007c44:	e000      	b.n	8007c48 <USB_HC_Halt+0x232>
          break;
 8007c46:	bf00      	nop
    }
  }

  return HAL_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3724      	adds	r7, #36	@ 0x24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
	...

08007c58 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b087      	sub	sp, #28
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	460b      	mov	r3, r1
 8007c62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007c68:	78fb      	ldrb	r3, [r7, #3]
 8007c6a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	04da      	lsls	r2, r3, #19
 8007c74:	4b15      	ldr	r3, [pc, #84]	@ (8007ccc <USB_DoPing+0x74>)
 8007c76:	4013      	ands	r3, r2
 8007c78:	693a      	ldr	r2, [r7, #16]
 8007c7a:	0151      	lsls	r1, r2, #5
 8007c7c:	697a      	ldr	r2, [r7, #20]
 8007c7e:	440a      	add	r2, r1
 8007c80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c88:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	015a      	lsls	r2, r3, #5
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	4413      	add	r3, r2
 8007c92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ca0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ca8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	015a      	lsls	r2, r3, #5
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	371c      	adds	r7, #28
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	1ff80000 	.word	0x1ff80000

08007cd0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b088      	sub	sp, #32
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f7fe ff86 	bl	8006bf6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007cea:	2110      	movs	r1, #16
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f7fe ffdf 	bl	8006cb0 <USB_FlushTxFifo>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d001      	beq.n	8007cfc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7ff f809 	bl	8006d14 <USB_FlushRxFifo>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d001      	beq.n	8007d0c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	61bb      	str	r3, [r7, #24]
 8007d10:	e01f      	b.n	8007d52 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d28:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d30:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d38:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	015a      	lsls	r2, r3, #5
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	4413      	add	r3, r2
 8007d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d46:	461a      	mov	r2, r3
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	61bb      	str	r3, [r7, #24]
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	2b0f      	cmp	r3, #15
 8007d56:	d9dc      	bls.n	8007d12 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007d58:	2300      	movs	r3, #0
 8007d5a:	61bb      	str	r3, [r7, #24]
 8007d5c:	e034      	b.n	8007dc8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	015a      	lsls	r2, r3, #5
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	4413      	add	r3, r2
 8007d66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d74:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d7c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d84:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	015a      	lsls	r2, r3, #5
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	4413      	add	r3, r2
 8007d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d92:	461a      	mov	r2, r3
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007da4:	d80c      	bhi.n	8007dc0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	015a      	lsls	r2, r3, #5
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	4413      	add	r3, r2
 8007dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007db8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007dbc:	d0ec      	beq.n	8007d98 <USB_StopHost+0xc8>
 8007dbe:	e000      	b.n	8007dc2 <USB_StopHost+0xf2>
        break;
 8007dc0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007dc2:	69bb      	ldr	r3, [r7, #24]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	61bb      	str	r3, [r7, #24]
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	2b0f      	cmp	r3, #15
 8007dcc:	d9c7      	bls.n	8007d5e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007dda:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007de2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f7fe fef5 	bl	8006bd4 <USB_EnableGlobalInt>

  return ret;
 8007dea:	7ffb      	ldrb	r3, [r7, #31]
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3720      	adds	r7, #32
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007df4:	b590      	push	{r4, r7, lr}
 8007df6:	b089      	sub	sp, #36	@ 0x24
 8007df8:	af04      	add	r7, sp, #16
 8007dfa:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	2202      	movs	r2, #2
 8007e00:	2102      	movs	r1, #2
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 fc83 	bl	800870e <USBH_FindInterface>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007e0c:	7bfb      	ldrb	r3, [r7, #15]
 8007e0e:	2bff      	cmp	r3, #255	@ 0xff
 8007e10:	d002      	beq.n	8007e18 <USBH_CDC_InterfaceInit+0x24>
 8007e12:	7bfb      	ldrb	r3, [r7, #15]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d901      	bls.n	8007e1c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007e18:	2302      	movs	r3, #2
 8007e1a:	e13d      	b.n	8008098 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007e1c:	7bfb      	ldrb	r3, [r7, #15]
 8007e1e:	4619      	mov	r1, r3
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f000 fc58 	bl	80086d6 <USBH_SelectInterface>
 8007e26:	4603      	mov	r3, r0
 8007e28:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007e2a:	7bbb      	ldrb	r3, [r7, #14]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d001      	beq.n	8007e34 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007e30:	2302      	movs	r3, #2
 8007e32:	e131      	b.n	8008098 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007e3a:	2050      	movs	r0, #80	@ 0x50
 8007e3c:	f002 fb58 	bl	800a4f0 <malloc>
 8007e40:	4603      	mov	r3, r0
 8007e42:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e4a:	69db      	ldr	r3, [r3, #28]
 8007e4c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007e54:	2302      	movs	r3, #2
 8007e56:	e11f      	b.n	8008098 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007e58:	2250      	movs	r2, #80	@ 0x50
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	68b8      	ldr	r0, [r7, #8]
 8007e5e:	f002 fc05 	bl	800a66c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007e62:	7bfb      	ldrb	r3, [r7, #15]
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	211a      	movs	r1, #26
 8007e68:	fb01 f303 	mul.w	r3, r1, r3
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	b25b      	sxtb	r3, r3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	da15      	bge.n	8007ea6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	211a      	movs	r1, #26
 8007e80:	fb01 f303 	mul.w	r3, r1, r3
 8007e84:	4413      	add	r3, r2
 8007e86:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e8a:	781a      	ldrb	r2, [r3, #0]
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e90:	7bfb      	ldrb	r3, [r7, #15]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	211a      	movs	r1, #26
 8007e96:	fb01 f303 	mul.w	r3, r1, r3
 8007e9a:	4413      	add	r3, r2
 8007e9c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007ea0:	881a      	ldrh	r2, [r3, #0]
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	785b      	ldrb	r3, [r3, #1]
 8007eaa:	4619      	mov	r1, r3
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f001 ffc4 	bl	8009e3a <USBH_AllocPipe>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	7819      	ldrb	r1, [r3, #0]
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	7858      	ldrb	r0, [r3, #1]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007ece:	68ba      	ldr	r2, [r7, #8]
 8007ed0:	8952      	ldrh	r2, [r2, #10]
 8007ed2:	9202      	str	r2, [sp, #8]
 8007ed4:	2203      	movs	r2, #3
 8007ed6:	9201      	str	r2, [sp, #4]
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	4623      	mov	r3, r4
 8007edc:	4602      	mov	r2, r0
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f001 ff7c 	bl	8009ddc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	781b      	ldrb	r3, [r3, #0]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	4619      	mov	r1, r3
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f002 fa79 	bl	800a3e4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	210a      	movs	r1, #10
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 fc08 	bl	800870e <USBH_FindInterface>
 8007efe:	4603      	mov	r3, r0
 8007f00:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007f02:	7bfb      	ldrb	r3, [r7, #15]
 8007f04:	2bff      	cmp	r3, #255	@ 0xff
 8007f06:	d002      	beq.n	8007f0e <USBH_CDC_InterfaceInit+0x11a>
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d901      	bls.n	8007f12 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007f0e:	2302      	movs	r3, #2
 8007f10:	e0c2      	b.n	8008098 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007f12:	7bfb      	ldrb	r3, [r7, #15]
 8007f14:	687a      	ldr	r2, [r7, #4]
 8007f16:	211a      	movs	r1, #26
 8007f18:	fb01 f303 	mul.w	r3, r1, r3
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	b25b      	sxtb	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	da16      	bge.n	8007f58 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f2a:	7bfb      	ldrb	r3, [r7, #15]
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	211a      	movs	r1, #26
 8007f30:	fb01 f303 	mul.w	r3, r1, r3
 8007f34:	4413      	add	r3, r2
 8007f36:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f3a:	781a      	ldrb	r2, [r3, #0]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f40:	7bfb      	ldrb	r3, [r7, #15]
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	211a      	movs	r1, #26
 8007f46:	fb01 f303 	mul.w	r3, r1, r3
 8007f4a:	4413      	add	r3, r2
 8007f4c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007f50:	881a      	ldrh	r2, [r3, #0]
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	835a      	strh	r2, [r3, #26]
 8007f56:	e015      	b.n	8007f84 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f58:	7bfb      	ldrb	r3, [r7, #15]
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	211a      	movs	r1, #26
 8007f5e:	fb01 f303 	mul.w	r3, r1, r3
 8007f62:	4413      	add	r3, r2
 8007f64:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f68:	781a      	ldrb	r2, [r3, #0]
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f6e:	7bfb      	ldrb	r3, [r7, #15]
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	211a      	movs	r1, #26
 8007f74:	fb01 f303 	mul.w	r3, r1, r3
 8007f78:	4413      	add	r3, r2
 8007f7a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007f7e:	881a      	ldrh	r2, [r3, #0]
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	211a      	movs	r1, #26
 8007f8a:	fb01 f303 	mul.w	r3, r1, r3
 8007f8e:	4413      	add	r3, r2
 8007f90:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	b25b      	sxtb	r3, r3
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	da16      	bge.n	8007fca <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007f9c:	7bfb      	ldrb	r3, [r7, #15]
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	211a      	movs	r1, #26
 8007fa2:	fb01 f303 	mul.w	r3, r1, r3
 8007fa6:	4413      	add	r3, r2
 8007fa8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007fac:	781a      	ldrb	r2, [r3, #0]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	211a      	movs	r1, #26
 8007fb8:	fb01 f303 	mul.w	r3, r1, r3
 8007fbc:	4413      	add	r3, r2
 8007fbe:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007fc2:	881a      	ldrh	r2, [r3, #0]
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	835a      	strh	r2, [r3, #26]
 8007fc8:	e015      	b.n	8007ff6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007fca:	7bfb      	ldrb	r3, [r7, #15]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	211a      	movs	r1, #26
 8007fd0:	fb01 f303 	mul.w	r3, r1, r3
 8007fd4:	4413      	add	r3, r2
 8007fd6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007fda:	781a      	ldrb	r2, [r3, #0]
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007fe0:	7bfb      	ldrb	r3, [r7, #15]
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	211a      	movs	r1, #26
 8007fe6:	fb01 f303 	mul.w	r3, r1, r3
 8007fea:	4413      	add	r3, r2
 8007fec:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007ff0:	881a      	ldrh	r2, [r3, #0]
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	7b9b      	ldrb	r3, [r3, #14]
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f001 ff1c 	bl	8009e3a <USBH_AllocPipe>
 8008002:	4603      	mov	r3, r0
 8008004:	461a      	mov	r2, r3
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	7bdb      	ldrb	r3, [r3, #15]
 800800e:	4619      	mov	r1, r3
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 ff12 	bl	8009e3a <USBH_AllocPipe>
 8008016:	4603      	mov	r3, r0
 8008018:	461a      	mov	r2, r3
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	7b59      	ldrb	r1, [r3, #13]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	7b98      	ldrb	r0, [r3, #14]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	8b12      	ldrh	r2, [r2, #24]
 8008036:	9202      	str	r2, [sp, #8]
 8008038:	2202      	movs	r2, #2
 800803a:	9201      	str	r2, [sp, #4]
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	4623      	mov	r3, r4
 8008040:	4602      	mov	r2, r0
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f001 feca 	bl	8009ddc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	7b19      	ldrb	r1, [r3, #12]
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	7bd8      	ldrb	r0, [r3, #15]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800805c:	68ba      	ldr	r2, [r7, #8]
 800805e:	8b52      	ldrh	r2, [r2, #26]
 8008060:	9202      	str	r2, [sp, #8]
 8008062:	2202      	movs	r2, #2
 8008064:	9201      	str	r2, [sp, #4]
 8008066:	9300      	str	r3, [sp, #0]
 8008068:	4623      	mov	r3, r4
 800806a:	4602      	mov	r2, r0
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f001 feb5 	bl	8009ddc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	7b5b      	ldrb	r3, [r3, #13]
 800807e:	2200      	movs	r2, #0
 8008080:	4619      	mov	r1, r3
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f002 f9ae 	bl	800a3e4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	7b1b      	ldrb	r3, [r3, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	4619      	mov	r1, r3
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f002 f9a7 	bl	800a3e4 <USBH_LL_SetToggle>

  return USBH_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	bd90      	pop	{r4, r7, pc}

080080a0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080ae:	69db      	ldr	r3, [r3, #28]
 80080b0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00e      	beq.n	80080d8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	4619      	mov	r1, r3
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f001 feaa 	bl	8009e1a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	4619      	mov	r1, r3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f001 fed5 	bl	8009e7c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2200      	movs	r2, #0
 80080d6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	7b1b      	ldrb	r3, [r3, #12]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00e      	beq.n	80080fe <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	7b1b      	ldrb	r3, [r3, #12]
 80080e4:	4619      	mov	r1, r3
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f001 fe97 	bl	8009e1a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	7b1b      	ldrb	r3, [r3, #12]
 80080f0:	4619      	mov	r1, r3
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f001 fec2 	bl	8009e7c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2200      	movs	r2, #0
 80080fc:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	7b5b      	ldrb	r3, [r3, #13]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00e      	beq.n	8008124 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	7b5b      	ldrb	r3, [r3, #13]
 800810a:	4619      	mov	r1, r3
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f001 fe84 	bl	8009e1a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	7b5b      	ldrb	r3, [r3, #13]
 8008116:	4619      	mov	r1, r3
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f001 feaf 	bl	8009e7c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2200      	movs	r2, #0
 8008122:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800812a:	69db      	ldr	r3, [r3, #28]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00b      	beq.n	8008148 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008136:	69db      	ldr	r3, [r3, #28]
 8008138:	4618      	mov	r0, r3
 800813a:	f002 f9e1 	bl	800a500 <free>
    phost->pActiveClass->pData = 0U;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008144:	2200      	movs	r2, #0
 8008146:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008160:	69db      	ldr	r3, [r3, #28]
 8008162:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	3340      	adds	r3, #64	@ 0x40
 8008168:	4619      	mov	r1, r3
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f8b1 	bl	80082d2 <GetLineCoding>
 8008170:	4603      	mov	r3, r0
 8008172:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008174:	7afb      	ldrb	r3, [r7, #11]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d105      	bne.n	8008186 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008180:	2102      	movs	r1, #2
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008186:	7afb      	ldrb	r3, [r7, #11]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008198:	2301      	movs	r3, #1
 800819a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800819c:	2300      	movs	r3, #0
 800819e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081a6:	69db      	ldr	r3, [r3, #28]
 80081a8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80081b0:	2b04      	cmp	r3, #4
 80081b2:	d877      	bhi.n	80082a4 <USBH_CDC_Process+0x114>
 80081b4:	a201      	add	r2, pc, #4	@ (adr r2, 80081bc <USBH_CDC_Process+0x2c>)
 80081b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ba:	bf00      	nop
 80081bc:	080081d1 	.word	0x080081d1
 80081c0:	080081d7 	.word	0x080081d7
 80081c4:	08008207 	.word	0x08008207
 80081c8:	0800827b 	.word	0x0800827b
 80081cc:	08008289 	.word	0x08008289
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80081d0:	2300      	movs	r3, #0
 80081d2:	73fb      	strb	r3, [r7, #15]
      break;
 80081d4:	e06d      	b.n	80082b2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081da:	4619      	mov	r1, r3
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f000 f897 	bl	8008310 <SetLineCoding>
 80081e2:	4603      	mov	r3, r0
 80081e4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80081e6:	7bbb      	ldrb	r3, [r7, #14]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d104      	bne.n	80081f6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	2202      	movs	r2, #2
 80081f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80081f4:	e058      	b.n	80082a8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80081f6:	7bbb      	ldrb	r3, [r7, #14]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d055      	beq.n	80082a8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	2204      	movs	r2, #4
 8008200:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008204:	e050      	b.n	80082a8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	3340      	adds	r3, #64	@ 0x40
 800820a:	4619      	mov	r1, r3
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 f860 	bl	80082d2 <GetLineCoding>
 8008212:	4603      	mov	r3, r0
 8008214:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008216:	7bbb      	ldrb	r3, [r7, #14]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d126      	bne.n	800826a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800822e:	791b      	ldrb	r3, [r3, #4]
 8008230:	429a      	cmp	r2, r3
 8008232:	d13b      	bne.n	80082ac <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800823e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008240:	429a      	cmp	r2, r3
 8008242:	d133      	bne.n	80082ac <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800824e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008250:	429a      	cmp	r2, r3
 8008252:	d12b      	bne.n	80082ac <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800825c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800825e:	429a      	cmp	r2, r3
 8008260:	d124      	bne.n	80082ac <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 f958 	bl	8008518 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008268:	e020      	b.n	80082ac <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800826a:	7bbb      	ldrb	r3, [r7, #14]
 800826c:	2b01      	cmp	r3, #1
 800826e:	d01d      	beq.n	80082ac <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2204      	movs	r2, #4
 8008274:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008278:	e018      	b.n	80082ac <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f867 	bl	800834e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f8da 	bl	800843a <CDC_ProcessReception>
      break;
 8008286:	e014      	b.n	80082b2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008288:	2100      	movs	r1, #0
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f001 f81e 	bl	80092cc <USBH_ClrFeature>
 8008290:	4603      	mov	r3, r0
 8008292:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008294:	7bbb      	ldrb	r3, [r7, #14]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d10a      	bne.n	80082b0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80082a2:	e005      	b.n	80082b0 <USBH_CDC_Process+0x120>

    default:
      break;
 80082a4:	bf00      	nop
 80082a6:	e004      	b.n	80082b2 <USBH_CDC_Process+0x122>
      break;
 80082a8:	bf00      	nop
 80082aa:	e002      	b.n	80082b2 <USBH_CDC_Process+0x122>
      break;
 80082ac:	bf00      	nop
 80082ae:	e000      	b.n	80082b2 <USBH_CDC_Process+0x122>
      break;
 80082b0:	bf00      	nop

  }

  return status;
 80082b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3710      	adds	r7, #16
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	370c      	adds	r7, #12
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b082      	sub	sp, #8
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	22a1      	movs	r2, #161	@ 0xa1
 80082e0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2221      	movs	r2, #33	@ 0x21
 80082e6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2207      	movs	r2, #7
 80082f8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	2207      	movs	r2, #7
 80082fe:	4619      	mov	r1, r3
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f001 fb17 	bl	8009934 <USBH_CtlReq>
 8008306:	4603      	mov	r3, r0
}
 8008308:	4618      	mov	r0, r3
 800830a:	3708      	adds	r7, #8
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2221      	movs	r2, #33	@ 0x21
 800831e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2220      	movs	r2, #32
 8008324:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2207      	movs	r2, #7
 8008336:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	2207      	movs	r2, #7
 800833c:	4619      	mov	r1, r3
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f001 faf8 	bl	8009934 <USBH_CtlReq>
 8008344:	4603      	mov	r3, r0
}
 8008346:	4618      	mov	r0, r3
 8008348:	3708      	adds	r7, #8
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b086      	sub	sp, #24
 8008352:	af02      	add	r7, sp, #8
 8008354:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008360:	2300      	movs	r3, #0
 8008362:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800836a:	2b01      	cmp	r3, #1
 800836c:	d002      	beq.n	8008374 <CDC_ProcessTransmission+0x26>
 800836e:	2b02      	cmp	r3, #2
 8008370:	d023      	beq.n	80083ba <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008372:	e05e      	b.n	8008432 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	8b12      	ldrh	r2, [r2, #24]
 800837c:	4293      	cmp	r3, r2
 800837e:	d90b      	bls.n	8008398 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	69d9      	ldr	r1, [r3, #28]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	8b1a      	ldrh	r2, [r3, #24]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	7b5b      	ldrb	r3, [r3, #13]
 800838c:	2001      	movs	r0, #1
 800838e:	9000      	str	r0, [sp, #0]
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f001 fce0 	bl	8009d56 <USBH_BulkSendData>
 8008396:	e00b      	b.n	80083b0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80083a0:	b29a      	uxth	r2, r3
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	7b5b      	ldrb	r3, [r3, #13]
 80083a6:	2001      	movs	r0, #1
 80083a8:	9000      	str	r0, [sp, #0]
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f001 fcd3 	bl	8009d56 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2202      	movs	r2, #2
 80083b4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80083b8:	e03b      	b.n	8008432 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	7b5b      	ldrb	r3, [r3, #13]
 80083be:	4619      	mov	r1, r3
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f001 ffe5 	bl	800a390 <USBH_LL_GetURBState>
 80083c6:	4603      	mov	r3, r0
 80083c8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80083ca:	7afb      	ldrb	r3, [r7, #11]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d128      	bne.n	8008422 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d4:	68fa      	ldr	r2, [r7, #12]
 80083d6:	8b12      	ldrh	r2, [r2, #24]
 80083d8:	4293      	cmp	r3, r2
 80083da:	d90e      	bls.n	80083fa <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	8b12      	ldrh	r2, [r2, #24]
 80083e4:	1a9a      	subs	r2, r3, r2
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	69db      	ldr	r3, [r3, #28]
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	8b12      	ldrh	r2, [r2, #24]
 80083f2:	441a      	add	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	61da      	str	r2, [r3, #28]
 80083f8:	e002      	b.n	8008400 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008404:	2b00      	cmp	r3, #0
 8008406:	d004      	beq.n	8008412 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008410:	e00e      	b.n	8008430 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 f868 	bl	80084f0 <USBH_CDC_TransmitCallback>
      break;
 8008420:	e006      	b.n	8008430 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008422:	7afb      	ldrb	r3, [r7, #11]
 8008424:	2b02      	cmp	r3, #2
 8008426:	d103      	bne.n	8008430 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008430:	bf00      	nop
  }
}
 8008432:	bf00      	nop
 8008434:	3710      	adds	r7, #16
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b086      	sub	sp, #24
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008448:	69db      	ldr	r3, [r3, #28]
 800844a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800844c:	2300      	movs	r3, #0
 800844e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008456:	2b03      	cmp	r3, #3
 8008458:	d002      	beq.n	8008460 <CDC_ProcessReception+0x26>
 800845a:	2b04      	cmp	r3, #4
 800845c:	d00e      	beq.n	800847c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800845e:	e043      	b.n	80084e8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	6a19      	ldr	r1, [r3, #32]
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	8b5a      	ldrh	r2, [r3, #26]
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	7b1b      	ldrb	r3, [r3, #12]
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f001 fc97 	bl	8009da0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2204      	movs	r2, #4
 8008476:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800847a:	e035      	b.n	80084e8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	7b1b      	ldrb	r3, [r3, #12]
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f001 ff84 	bl	800a390 <USBH_LL_GetURBState>
 8008488:	4603      	mov	r3, r0
 800848a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800848c:	7cfb      	ldrb	r3, [r7, #19]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d129      	bne.n	80084e6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	7b1b      	ldrb	r3, [r3, #12]
 8008496:	4619      	mov	r1, r3
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f001 fef9 	bl	800a290 <USBH_LL_GetLastXferSize>
 800849e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a4:	68fa      	ldr	r2, [r7, #12]
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d016      	beq.n	80084d8 <CDC_ProcessReception+0x9e>
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	8b5b      	ldrh	r3, [r3, #26]
 80084ae:	461a      	mov	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d110      	bne.n	80084d8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	1ad2      	subs	r2, r2, r3
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	6a1a      	ldr	r2, [r3, #32]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	441a      	add	r2, r3
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	2203      	movs	r2, #3
 80084d2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80084d6:	e006      	b.n	80084e6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f80f 	bl	8008504 <USBH_CDC_ReceiveCallback>
      break;
 80084e6:	bf00      	nop
  }
}
 80084e8:	bf00      	nop
 80084ea:	3718      	adds	r7, #24
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800850c:	bf00      	nop
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	4613      	mov	r3, r2
 8008538:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d101      	bne.n	8008544 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008540:	2302      	movs	r3, #2
 8008542:	e029      	b.n	8008598 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	79fa      	ldrb	r2, [r7, #7]
 8008548:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 f81f 	bl	80085a0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d003      	beq.n	8008590 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	68ba      	ldr	r2, [r7, #8]
 800858c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008590:	68f8      	ldr	r0, [r7, #12]
 8008592:	f001 fdc9 	bl	800a128 <USBH_LL_Init>

  return USBH_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80085a8:	2300      	movs	r3, #0
 80085aa:	60fb      	str	r3, [r7, #12]
 80085ac:	e009      	b.n	80085c2 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	33e0      	adds	r3, #224	@ 0xe0
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	4413      	add	r3, r2
 80085b8:	2200      	movs	r2, #0
 80085ba:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	3301      	adds	r3, #1
 80085c0:	60fb      	str	r3, [r7, #12]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2b0f      	cmp	r3, #15
 80085c6:	d9f2      	bls.n	80085ae <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80085c8:	2300      	movs	r3, #0
 80085ca:	60fb      	str	r3, [r7, #12]
 80085cc:	e009      	b.n	80085e2 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80085d8:	2200      	movs	r2, #0
 80085da:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	3301      	adds	r3, #1
 80085e0:	60fb      	str	r3, [r7, #12]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085e8:	d3f1      	bcc.n	80085ce <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2201      	movs	r2, #1
 80085fa:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2240      	movs	r2, #64	@ 0x40
 800860e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2201      	movs	r2, #1
 8008622:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	331c      	adds	r3, #28
 800863a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800863e:	2100      	movs	r1, #0
 8008640:	4618      	mov	r0, r3
 8008642:	f002 f813 	bl	800a66c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800864c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008650:	2100      	movs	r1, #0
 8008652:	4618      	mov	r0, r3
 8008654:	f002 f80a 	bl	800a66c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800865e:	2212      	movs	r2, #18
 8008660:	2100      	movs	r1, #0
 8008662:	4618      	mov	r0, r3
 8008664:	f002 f802 	bl	800a66c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800866e:	223e      	movs	r2, #62	@ 0x3e
 8008670:	2100      	movs	r1, #0
 8008672:	4618      	mov	r0, r3
 8008674:	f001 fffa 	bl	800a66c <memset>

  return USBH_OK;
 8008678:	2300      	movs	r3, #0
}
 800867a:	4618      	mov	r0, r3
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008682:	b480      	push	{r7}
 8008684:	b085      	sub	sp, #20
 8008686:	af00      	add	r7, sp, #0
 8008688:	6078      	str	r0, [r7, #4]
 800868a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800868c:	2300      	movs	r3, #0
 800868e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d016      	beq.n	80086c4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10e      	bne.n	80086be <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80086a6:	1c59      	adds	r1, r3, #1
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	33de      	adds	r3, #222	@ 0xde
 80086b2:	6839      	ldr	r1, [r7, #0]
 80086b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80086b8:	2300      	movs	r3, #0
 80086ba:	73fb      	strb	r3, [r7, #15]
 80086bc:	e004      	b.n	80086c8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80086be:	2302      	movs	r3, #2
 80086c0:	73fb      	strb	r3, [r7, #15]
 80086c2:	e001      	b.n	80086c8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80086c4:	2302      	movs	r3, #2
 80086c6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80086c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr

080086d6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80086d6:	b480      	push	{r7}
 80086d8:	b085      	sub	sp, #20
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
 80086de:	460b      	mov	r3, r1
 80086e0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80086e2:	2300      	movs	r3, #0
 80086e4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80086ec:	78fa      	ldrb	r2, [r7, #3]
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d204      	bcs.n	80086fc <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	78fa      	ldrb	r2, [r7, #3]
 80086f6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80086fa:	e001      	b.n	8008700 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80086fc:	2302      	movs	r3, #2
 80086fe:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008700:	7bfb      	ldrb	r3, [r7, #15]
}
 8008702:	4618      	mov	r0, r3
 8008704:	3714      	adds	r7, #20
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr

0800870e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800870e:	b480      	push	{r7}
 8008710:	b087      	sub	sp, #28
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	4608      	mov	r0, r1
 8008718:	4611      	mov	r1, r2
 800871a:	461a      	mov	r2, r3
 800871c:	4603      	mov	r3, r0
 800871e:	70fb      	strb	r3, [r7, #3]
 8008720:	460b      	mov	r3, r1
 8008722:	70bb      	strb	r3, [r7, #2]
 8008724:	4613      	mov	r3, r2
 8008726:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008728:	2300      	movs	r3, #0
 800872a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800872c:	2300      	movs	r3, #0
 800872e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008736:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008738:	e025      	b.n	8008786 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800873a:	7dfb      	ldrb	r3, [r7, #23]
 800873c:	221a      	movs	r2, #26
 800873e:	fb02 f303 	mul.w	r3, r2, r3
 8008742:	3308      	adds	r3, #8
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	4413      	add	r3, r2
 8008748:	3302      	adds	r3, #2
 800874a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	795b      	ldrb	r3, [r3, #5]
 8008750:	78fa      	ldrb	r2, [r7, #3]
 8008752:	429a      	cmp	r2, r3
 8008754:	d002      	beq.n	800875c <USBH_FindInterface+0x4e>
 8008756:	78fb      	ldrb	r3, [r7, #3]
 8008758:	2bff      	cmp	r3, #255	@ 0xff
 800875a:	d111      	bne.n	8008780 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008760:	78ba      	ldrb	r2, [r7, #2]
 8008762:	429a      	cmp	r2, r3
 8008764:	d002      	beq.n	800876c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008766:	78bb      	ldrb	r3, [r7, #2]
 8008768:	2bff      	cmp	r3, #255	@ 0xff
 800876a:	d109      	bne.n	8008780 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008770:	787a      	ldrb	r2, [r7, #1]
 8008772:	429a      	cmp	r2, r3
 8008774:	d002      	beq.n	800877c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008776:	787b      	ldrb	r3, [r7, #1]
 8008778:	2bff      	cmp	r3, #255	@ 0xff
 800877a:	d101      	bne.n	8008780 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800877c:	7dfb      	ldrb	r3, [r7, #23]
 800877e:	e006      	b.n	800878e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008780:	7dfb      	ldrb	r3, [r7, #23]
 8008782:	3301      	adds	r3, #1
 8008784:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008786:	7dfb      	ldrb	r3, [r7, #23]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d9d6      	bls.n	800873a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800878c:	23ff      	movs	r3, #255	@ 0xff
}
 800878e:	4618      	mov	r0, r3
 8008790:	371c      	adds	r7, #28
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr

0800879a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800879a:	b580      	push	{r7, lr}
 800879c:	b082      	sub	sp, #8
 800879e:	af00      	add	r7, sp, #0
 80087a0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f001 fcfc 	bl	800a1a0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80087a8:	2101      	movs	r1, #1
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f001 fe03 	bl	800a3b6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80087b0:	2300      	movs	r3, #0
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3708      	adds	r7, #8
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
	...

080087bc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b088      	sub	sp, #32
 80087c0:	af04      	add	r7, sp, #16
 80087c2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80087c4:	2302      	movs	r3, #2
 80087c6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80087c8:	2300      	movs	r3, #0
 80087ca:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d102      	bne.n	80087de <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2203      	movs	r2, #3
 80087dc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	781b      	ldrb	r3, [r3, #0]
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	2b0b      	cmp	r3, #11
 80087e6:	f200 81bc 	bhi.w	8008b62 <USBH_Process+0x3a6>
 80087ea:	a201      	add	r2, pc, #4	@ (adr r2, 80087f0 <USBH_Process+0x34>)
 80087ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f0:	08008821 	.word	0x08008821
 80087f4:	08008853 	.word	0x08008853
 80087f8:	080088bd 	.word	0x080088bd
 80087fc:	08008afd 	.word	0x08008afd
 8008800:	08008b63 	.word	0x08008b63
 8008804:	0800895d 	.word	0x0800895d
 8008808:	08008aa3 	.word	0x08008aa3
 800880c:	08008993 	.word	0x08008993
 8008810:	080089b3 	.word	0x080089b3
 8008814:	080089d1 	.word	0x080089d1
 8008818:	08008a15 	.word	0x08008a15
 800881c:	08008ae5 	.word	0x08008ae5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b00      	cmp	r3, #0
 800882a:	f000 819c 	beq.w	8008b66 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2201      	movs	r2, #1
 8008832:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008834:	20c8      	movs	r0, #200	@ 0xc8
 8008836:	f001 fe08 	bl	800a44a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f001 fd0d 	bl	800a25a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008850:	e189      	b.n	8008b66 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008858:	b2db      	uxtb	r3, r3
 800885a:	2b01      	cmp	r3, #1
 800885c:	d107      	bne.n	800886e <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2202      	movs	r2, #2
 800886a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800886c:	e18a      	b.n	8008b84 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008874:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008878:	d914      	bls.n	80088a4 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008880:	3301      	adds	r3, #1
 8008882:	b2da      	uxtb	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008890:	2b03      	cmp	r3, #3
 8008892:	d903      	bls.n	800889c <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	220d      	movs	r2, #13
 8008898:	701a      	strb	r2, [r3, #0]
      break;
 800889a:	e173      	b.n	8008b84 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	701a      	strb	r2, [r3, #0]
      break;
 80088a2:	e16f      	b.n	8008b84 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80088aa:	f103 020a 	add.w	r2, r3, #10
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80088b4:	200a      	movs	r0, #10
 80088b6:	f001 fdc8 	bl	800a44a <USBH_Delay>
      break;
 80088ba:	e163      	b.n	8008b84 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d005      	beq.n	80088d2 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088cc:	2104      	movs	r1, #4
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80088d2:	2064      	movs	r0, #100	@ 0x64
 80088d4:	f001 fdb9 	bl	800a44a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f001 fc97 	bl	800a20c <USBH_LL_GetSpeed>
 80088de:	4603      	mov	r3, r0
 80088e0:	461a      	mov	r2, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2205      	movs	r2, #5
 80088ec:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80088ee:	2100      	movs	r1, #0
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f001 faa2 	bl	8009e3a <USBH_AllocPipe>
 80088f6:	4603      	mov	r3, r0
 80088f8:	461a      	mov	r2, r3
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80088fe:	2180      	movs	r1, #128	@ 0x80
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f001 fa9a 	bl	8009e3a <USBH_AllocPipe>
 8008906:	4603      	mov	r3, r0
 8008908:	461a      	mov	r2, r3
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	7919      	ldrb	r1, [r3, #4]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008922:	9202      	str	r2, [sp, #8]
 8008924:	2200      	movs	r2, #0
 8008926:	9201      	str	r2, [sp, #4]
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	4603      	mov	r3, r0
 800892c:	2280      	movs	r2, #128	@ 0x80
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f001 fa54 	bl	8009ddc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	7959      	ldrb	r1, [r3, #5]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008948:	9202      	str	r2, [sp, #8]
 800894a:	2200      	movs	r2, #0
 800894c:	9201      	str	r2, [sp, #4]
 800894e:	9300      	str	r3, [sp, #0]
 8008950:	4603      	mov	r3, r0
 8008952:	2200      	movs	r2, #0
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f001 fa41 	bl	8009ddc <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800895a:	e113      	b.n	8008b84 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 f917 	bl	8008b90 <USBH_HandleEnum>
 8008962:	4603      	mov	r3, r0
 8008964:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008966:	7bbb      	ldrb	r3, [r7, #14]
 8008968:	b2db      	uxtb	r3, r3
 800896a:	2b00      	cmp	r3, #0
 800896c:	f040 80fd 	bne.w	8008b6a <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800897e:	2b01      	cmp	r3, #1
 8008980:	d103      	bne.n	800898a <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2208      	movs	r2, #8
 8008986:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008988:	e0ef      	b.n	8008b6a <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2207      	movs	r2, #7
 800898e:	701a      	strb	r2, [r3, #0]
      break;
 8008990:	e0eb      	b.n	8008b6a <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008998:	2b00      	cmp	r3, #0
 800899a:	f000 80e8 	beq.w	8008b6e <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089a4:	2101      	movs	r1, #1
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2208      	movs	r2, #8
 80089ae:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80089b0:	e0dd      	b.n	8008b6e <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80089b8:	4619      	mov	r1, r3
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fc3f 	bl	800923e <USBH_SetCfg>
 80089c0:	4603      	mov	r3, r0
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	f040 80d5 	bne.w	8008b72 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2209      	movs	r2, #9
 80089cc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80089ce:	e0d0      	b.n	8008b72 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80089d6:	f003 0320 	and.w	r3, r3, #32
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d016      	beq.n	8008a0c <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80089de:	2101      	movs	r1, #1
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 fc4f 	bl	8009284 <USBH_SetFeature>
 80089e6:	4603      	mov	r3, r0
 80089e8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80089ea:	7bbb      	ldrb	r3, [r7, #14]
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d103      	bne.n	80089fa <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	220a      	movs	r2, #10
 80089f6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80089f8:	e0bd      	b.n	8008b76 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 80089fa:	7bbb      	ldrb	r3, [r7, #14]
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	2b03      	cmp	r3, #3
 8008a00:	f040 80b9 	bne.w	8008b76 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	220a      	movs	r2, #10
 8008a08:	701a      	strb	r2, [r3, #0]
      break;
 8008a0a:	e0b4      	b.n	8008b76 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	220a      	movs	r2, #10
 8008a10:	701a      	strb	r2, [r3, #0]
      break;
 8008a12:	e0b0      	b.n	8008b76 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	f000 80ad 	beq.w	8008b7a <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008a28:	2300      	movs	r3, #0
 8008a2a:	73fb      	strb	r3, [r7, #15]
 8008a2c:	e016      	b.n	8008a5c <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008a2e:	7bfa      	ldrb	r2, [r7, #15]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	32de      	adds	r2, #222	@ 0xde
 8008a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a38:	791a      	ldrb	r2, [r3, #4]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d108      	bne.n	8008a56 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008a44:	7bfa      	ldrb	r2, [r7, #15]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	32de      	adds	r2, #222	@ 0xde
 8008a4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008a54:	e005      	b.n	8008a62 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008a56:	7bfb      	ldrb	r3, [r7, #15]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	73fb      	strb	r3, [r7, #15]
 8008a5c:	7bfb      	ldrb	r3, [r7, #15]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d0e5      	beq.n	8008a2e <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d016      	beq.n	8008a9a <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	4798      	blx	r3
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d109      	bne.n	8008a92 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2206      	movs	r2, #6
 8008a82:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a8a:	2103      	movs	r1, #3
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008a90:	e073      	b.n	8008b7a <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	220d      	movs	r2, #13
 8008a96:	701a      	strb	r2, [r3, #0]
      break;
 8008a98:	e06f      	b.n	8008b7a <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	220d      	movs	r2, #13
 8008a9e:	701a      	strb	r2, [r3, #0]
      break;
 8008aa0:	e06b      	b.n	8008b7a <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d017      	beq.n	8008adc <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	4798      	blx	r3
 8008ab8:	4603      	mov	r3, r0
 8008aba:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008abc:	7bbb      	ldrb	r3, [r7, #14]
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d103      	bne.n	8008acc <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	220b      	movs	r2, #11
 8008ac8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008aca:	e058      	b.n	8008b7e <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8008acc:	7bbb      	ldrb	r3, [r7, #14]
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	d154      	bne.n	8008b7e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	220d      	movs	r2, #13
 8008ad8:	701a      	strb	r2, [r3, #0]
      break;
 8008ada:	e050      	b.n	8008b7e <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	220d      	movs	r2, #13
 8008ae0:	701a      	strb	r2, [r3, #0]
      break;
 8008ae2:	e04c      	b.n	8008b7e <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d049      	beq.n	8008b82 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008af4:	695b      	ldr	r3, [r3, #20]
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	4798      	blx	r3
      }
      break;
 8008afa:	e042      	b.n	8008b82 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7ff fd4b 	bl	80085a0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d009      	beq.n	8008b28 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d005      	beq.n	8008b3e <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b38:	2105      	movs	r1, #5
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d107      	bne.n	8008b5a <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f7ff fe21 	bl	800879a <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008b58:	e014      	b.n	8008b84 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f001 fb20 	bl	800a1a0 <USBH_LL_Start>
      break;
 8008b60:	e010      	b.n	8008b84 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8008b62:	bf00      	nop
 8008b64:	e00e      	b.n	8008b84 <USBH_Process+0x3c8>
      break;
 8008b66:	bf00      	nop
 8008b68:	e00c      	b.n	8008b84 <USBH_Process+0x3c8>
      break;
 8008b6a:	bf00      	nop
 8008b6c:	e00a      	b.n	8008b84 <USBH_Process+0x3c8>
    break;
 8008b6e:	bf00      	nop
 8008b70:	e008      	b.n	8008b84 <USBH_Process+0x3c8>
      break;
 8008b72:	bf00      	nop
 8008b74:	e006      	b.n	8008b84 <USBH_Process+0x3c8>
      break;
 8008b76:	bf00      	nop
 8008b78:	e004      	b.n	8008b84 <USBH_Process+0x3c8>
      break;
 8008b7a:	bf00      	nop
 8008b7c:	e002      	b.n	8008b84 <USBH_Process+0x3c8>
      break;
 8008b7e:	bf00      	nop
 8008b80:	e000      	b.n	8008b84 <USBH_Process+0x3c8>
      break;
 8008b82:	bf00      	nop
  }
  return USBH_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3710      	adds	r7, #16
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop

08008b90 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b088      	sub	sp, #32
 8008b94:	af04      	add	r7, sp, #16
 8008b96:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	785b      	ldrb	r3, [r3, #1]
 8008ba4:	2b07      	cmp	r3, #7
 8008ba6:	f200 81bd 	bhi.w	8008f24 <USBH_HandleEnum+0x394>
 8008baa:	a201      	add	r2, pc, #4	@ (adr r2, 8008bb0 <USBH_HandleEnum+0x20>)
 8008bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bb0:	08008bd1 	.word	0x08008bd1
 8008bb4:	08008c8b 	.word	0x08008c8b
 8008bb8:	08008cf5 	.word	0x08008cf5
 8008bbc:	08008d7f 	.word	0x08008d7f
 8008bc0:	08008de9 	.word	0x08008de9
 8008bc4:	08008e59 	.word	0x08008e59
 8008bc8:	08008e9f 	.word	0x08008e9f
 8008bcc:	08008ee5 	.word	0x08008ee5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008bd0:	2108      	movs	r1, #8
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fa50 	bl	8009078 <USBH_Get_DevDesc>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bdc:	7bbb      	ldrb	r3, [r7, #14]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d12e      	bne.n	8008c40 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	7919      	ldrb	r1, [r3, #4]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008c06:	9202      	str	r2, [sp, #8]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	9201      	str	r2, [sp, #4]
 8008c0c:	9300      	str	r3, [sp, #0]
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2280      	movs	r2, #128	@ 0x80
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f001 f8e2 	bl	8009ddc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	7959      	ldrb	r1, [r3, #5]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c2c:	9202      	str	r2, [sp, #8]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	9201      	str	r2, [sp, #4]
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	4603      	mov	r3, r0
 8008c36:	2200      	movs	r2, #0
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f001 f8cf 	bl	8009ddc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c3e:	e173      	b.n	8008f28 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c40:	7bbb      	ldrb	r3, [r7, #14]
 8008c42:	2b03      	cmp	r3, #3
 8008c44:	f040 8170 	bne.w	8008f28 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c4e:	3301      	adds	r3, #1
 8008c50:	b2da      	uxtb	r2, r3
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c5e:	2b03      	cmp	r3, #3
 8008c60:	d903      	bls.n	8008c6a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	220d      	movs	r2, #13
 8008c66:	701a      	strb	r2, [r3, #0]
      break;
 8008c68:	e15e      	b.n	8008f28 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	795b      	ldrb	r3, [r3, #5]
 8008c6e:	4619      	mov	r1, r3
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f001 f903 	bl	8009e7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	791b      	ldrb	r3, [r3, #4]
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f001 f8fd 	bl	8009e7c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	701a      	strb	r2, [r3, #0]
      break;
 8008c88:	e14e      	b.n	8008f28 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008c8a:	2112      	movs	r1, #18
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f9f3 	bl	8009078 <USBH_Get_DevDesc>
 8008c92:	4603      	mov	r3, r0
 8008c94:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c96:	7bbb      	ldrb	r3, [r7, #14]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d103      	bne.n	8008ca4 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2202      	movs	r2, #2
 8008ca0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008ca2:	e143      	b.n	8008f2c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ca4:	7bbb      	ldrb	r3, [r7, #14]
 8008ca6:	2b03      	cmp	r3, #3
 8008ca8:	f040 8140 	bne.w	8008f2c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cc2:	2b03      	cmp	r3, #3
 8008cc4:	d903      	bls.n	8008cce <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	220d      	movs	r2, #13
 8008cca:	701a      	strb	r2, [r3, #0]
      break;
 8008ccc:	e12e      	b.n	8008f2c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	795b      	ldrb	r3, [r3, #5]
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f001 f8d1 	bl	8009e7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	791b      	ldrb	r3, [r3, #4]
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f001 f8cb 	bl	8009e7c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	701a      	strb	r2, [r3, #0]
      break;
 8008cf2:	e11b      	b.n	8008f2c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008cf4:	2101      	movs	r1, #1
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 fa7d 	bl	80091f6 <USBH_SetAddress>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d00:	7bbb      	ldrb	r3, [r7, #14]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d130      	bne.n	8008d68 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008d06:	2002      	movs	r0, #2
 8008d08:	f001 fb9f 	bl	800a44a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2203      	movs	r2, #3
 8008d18:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	7919      	ldrb	r1, [r3, #4]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008d2e:	9202      	str	r2, [sp, #8]
 8008d30:	2200      	movs	r2, #0
 8008d32:	9201      	str	r2, [sp, #4]
 8008d34:	9300      	str	r3, [sp, #0]
 8008d36:	4603      	mov	r3, r0
 8008d38:	2280      	movs	r2, #128	@ 0x80
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f001 f84e 	bl	8009ddc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	7959      	ldrb	r1, [r3, #5]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d54:	9202      	str	r2, [sp, #8]
 8008d56:	2200      	movs	r2, #0
 8008d58:	9201      	str	r2, [sp, #4]
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	2200      	movs	r2, #0
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f001 f83b 	bl	8009ddc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008d66:	e0e3      	b.n	8008f30 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d68:	7bbb      	ldrb	r3, [r7, #14]
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	f040 80e0 	bne.w	8008f30 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	220d      	movs	r2, #13
 8008d74:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	705a      	strb	r2, [r3, #1]
      break;
 8008d7c:	e0d8      	b.n	8008f30 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008d7e:	2109      	movs	r1, #9
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f9a5 	bl	80090d0 <USBH_Get_CfgDesc>
 8008d86:	4603      	mov	r3, r0
 8008d88:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d8a:	7bbb      	ldrb	r3, [r7, #14]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d103      	bne.n	8008d98 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2204      	movs	r2, #4
 8008d94:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008d96:	e0cd      	b.n	8008f34 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d98:	7bbb      	ldrb	r3, [r7, #14]
 8008d9a:	2b03      	cmp	r3, #3
 8008d9c:	f040 80ca 	bne.w	8008f34 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008da6:	3301      	adds	r3, #1
 8008da8:	b2da      	uxtb	r2, r3
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008db6:	2b03      	cmp	r3, #3
 8008db8:	d903      	bls.n	8008dc2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	220d      	movs	r2, #13
 8008dbe:	701a      	strb	r2, [r3, #0]
      break;
 8008dc0:	e0b8      	b.n	8008f34 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	795b      	ldrb	r3, [r3, #5]
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f001 f857 	bl	8009e7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	791b      	ldrb	r3, [r3, #4]
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f001 f851 	bl	8009e7c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	701a      	strb	r2, [r3, #0]
      break;
 8008de6:	e0a5      	b.n	8008f34 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008dee:	4619      	mov	r1, r3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 f96d 	bl	80090d0 <USBH_Get_CfgDesc>
 8008df6:	4603      	mov	r3, r0
 8008df8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008dfa:	7bbb      	ldrb	r3, [r7, #14]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d103      	bne.n	8008e08 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2205      	movs	r2, #5
 8008e04:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008e06:	e097      	b.n	8008f38 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e08:	7bbb      	ldrb	r3, [r7, #14]
 8008e0a:	2b03      	cmp	r3, #3
 8008e0c:	f040 8094 	bne.w	8008f38 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e16:	3301      	adds	r3, #1
 8008e18:	b2da      	uxtb	r2, r3
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d903      	bls.n	8008e32 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	220d      	movs	r2, #13
 8008e2e:	701a      	strb	r2, [r3, #0]
      break;
 8008e30:	e082      	b.n	8008f38 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	795b      	ldrb	r3, [r3, #5]
 8008e36:	4619      	mov	r1, r3
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f001 f81f 	bl	8009e7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	791b      	ldrb	r3, [r3, #4]
 8008e42:	4619      	mov	r1, r3
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f001 f819 	bl	8009e7c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	701a      	strb	r2, [r3, #0]
      break;
 8008e56:	e06f      	b.n	8008f38 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d019      	beq.n	8008e96 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008e6e:	23ff      	movs	r3, #255	@ 0xff
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f000 f957 	bl	8009124 <USBH_Get_StringDesc>
 8008e76:	4603      	mov	r3, r0
 8008e78:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e7a:	7bbb      	ldrb	r3, [r7, #14]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d103      	bne.n	8008e88 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2206      	movs	r2, #6
 8008e84:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008e86:	e059      	b.n	8008f3c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e88:	7bbb      	ldrb	r3, [r7, #14]
 8008e8a:	2b03      	cmp	r3, #3
 8008e8c:	d156      	bne.n	8008f3c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2206      	movs	r2, #6
 8008e92:	705a      	strb	r2, [r3, #1]
      break;
 8008e94:	e052      	b.n	8008f3c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2206      	movs	r2, #6
 8008e9a:	705a      	strb	r2, [r3, #1]
      break;
 8008e9c:	e04e      	b.n	8008f3c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d019      	beq.n	8008edc <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008eb4:	23ff      	movs	r3, #255	@ 0xff
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 f934 	bl	8009124 <USBH_Get_StringDesc>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008ec0:	7bbb      	ldrb	r3, [r7, #14]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d103      	bne.n	8008ece <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2207      	movs	r2, #7
 8008eca:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008ecc:	e038      	b.n	8008f40 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ece:	7bbb      	ldrb	r3, [r7, #14]
 8008ed0:	2b03      	cmp	r3, #3
 8008ed2:	d135      	bne.n	8008f40 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2207      	movs	r2, #7
 8008ed8:	705a      	strb	r2, [r3, #1]
      break;
 8008eda:	e031      	b.n	8008f40 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2207      	movs	r2, #7
 8008ee0:	705a      	strb	r2, [r3, #1]
      break;
 8008ee2:	e02d      	b.n	8008f40 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d017      	beq.n	8008f1e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008efa:	23ff      	movs	r3, #255	@ 0xff
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f000 f911 	bl	8009124 <USBH_Get_StringDesc>
 8008f02:	4603      	mov	r3, r0
 8008f04:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008f06:	7bbb      	ldrb	r3, [r7, #14]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d102      	bne.n	8008f12 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008f10:	e018      	b.n	8008f44 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008f12:	7bbb      	ldrb	r3, [r7, #14]
 8008f14:	2b03      	cmp	r3, #3
 8008f16:	d115      	bne.n	8008f44 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8008f1c:	e012      	b.n	8008f44 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	73fb      	strb	r3, [r7, #15]
      break;
 8008f22:	e00f      	b.n	8008f44 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008f24:	bf00      	nop
 8008f26:	e00e      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f28:	bf00      	nop
 8008f2a:	e00c      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f2c:	bf00      	nop
 8008f2e:	e00a      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f30:	bf00      	nop
 8008f32:	e008      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f34:	bf00      	nop
 8008f36:	e006      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f38:	bf00      	nop
 8008f3a:	e004      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f3c:	bf00      	nop
 8008f3e:	e002      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f40:	bf00      	nop
 8008f42:	e000      	b.n	8008f46 <USBH_HandleEnum+0x3b6>
      break;
 8008f44:	bf00      	nop
  }
  return Status;
 8008f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	683a      	ldr	r2, [r7, #0]
 8008f5e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008f62:	bf00      	nop
 8008f64:	370c      	adds	r7, #12
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr

08008f6e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b082      	sub	sp, #8
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f7c:	1c5a      	adds	r2, r3, #1
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f000 f804 	bl	8008f92 <USBH_HandleSof>
}
 8008f8a:	bf00      	nop
 8008f8c:	3708      	adds	r7, #8
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b082      	sub	sp, #8
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	781b      	ldrb	r3, [r3, #0]
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	2b0b      	cmp	r3, #11
 8008fa2:	d10a      	bne.n	8008fba <USBH_HandleSof+0x28>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d005      	beq.n	8008fba <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fb4:	699b      	ldr	r3, [r3, #24]
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	4798      	blx	r3
  }
}
 8008fba:	bf00      	nop
 8008fbc:	3708      	adds	r7, #8
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008fc2:	b480      	push	{r7}
 8008fc4:	b083      	sub	sp, #12
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8008fd2:	bf00      	nop
}
 8008fd4:	370c      	adds	r7, #12
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr

08008fde <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008fde:	b480      	push	{r7}
 8008fe0:	b083      	sub	sp, #12
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8008ff6:	bf00      	nop
}
 8008ff8:	370c      	adds	r7, #12
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009000:	4770      	bx	lr

08009002 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009002:	b480      	push	{r7}
 8009004:	b083      	sub	sp, #12
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2201      	movs	r2, #1
 800900e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009022:	2300      	movs	r3, #0
}
 8009024:	4618      	mov	r0, r3
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b082      	sub	sp, #8
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2200      	movs	r2, #0
 800904c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f001 f8c0 	bl	800a1d6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	791b      	ldrb	r3, [r3, #4]
 800905a:	4619      	mov	r1, r3
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 ff0d 	bl	8009e7c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	795b      	ldrb	r3, [r3, #5]
 8009066:	4619      	mov	r1, r3
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 ff07 	bl	8009e7c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3708      	adds	r7, #8
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b086      	sub	sp, #24
 800907c:	af02      	add	r7, sp, #8
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	460b      	mov	r3, r1
 8009082:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009084:	887b      	ldrh	r3, [r7, #2]
 8009086:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800908a:	d901      	bls.n	8009090 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800908c:	2303      	movs	r3, #3
 800908e:	e01b      	b.n	80090c8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009096:	887b      	ldrh	r3, [r7, #2]
 8009098:	9300      	str	r3, [sp, #0]
 800909a:	4613      	mov	r3, r2
 800909c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090a0:	2100      	movs	r1, #0
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 f872 	bl	800918c <USBH_GetDescriptor>
 80090a8:	4603      	mov	r3, r0
 80090aa:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80090ac:	7bfb      	ldrb	r3, [r7, #15]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d109      	bne.n	80090c6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80090b8:	887a      	ldrh	r2, [r7, #2]
 80090ba:	4619      	mov	r1, r3
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 f929 	bl	8009314 <USBH_ParseDevDesc>
 80090c2:	4603      	mov	r3, r0
 80090c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80090c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3710      	adds	r7, #16
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af02      	add	r7, sp, #8
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	460b      	mov	r3, r1
 80090da:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	331c      	adds	r3, #28
 80090e0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80090e2:	887b      	ldrh	r3, [r7, #2]
 80090e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090e8:	d901      	bls.n	80090ee <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e016      	b.n	800911c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80090ee:	887b      	ldrh	r3, [r7, #2]
 80090f0:	9300      	str	r3, [sp, #0]
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090f8:	2100      	movs	r1, #0
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 f846 	bl	800918c <USBH_GetDescriptor>
 8009100:	4603      	mov	r3, r0
 8009102:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009104:	7bfb      	ldrb	r3, [r7, #15]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d107      	bne.n	800911a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800910a:	887b      	ldrh	r3, [r7, #2]
 800910c:	461a      	mov	r2, r3
 800910e:	68b9      	ldr	r1, [r7, #8]
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f000 f9af 	bl	8009474 <USBH_ParseCfgDesc>
 8009116:	4603      	mov	r3, r0
 8009118:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800911a:	7bfb      	ldrb	r3, [r7, #15]
}
 800911c:	4618      	mov	r0, r3
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b088      	sub	sp, #32
 8009128:	af02      	add	r7, sp, #8
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	607a      	str	r2, [r7, #4]
 800912e:	461a      	mov	r2, r3
 8009130:	460b      	mov	r3, r1
 8009132:	72fb      	strb	r3, [r7, #11]
 8009134:	4613      	mov	r3, r2
 8009136:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009138:	893b      	ldrh	r3, [r7, #8]
 800913a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800913e:	d802      	bhi.n	8009146 <USBH_Get_StringDesc+0x22>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d101      	bne.n	800914a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009146:	2303      	movs	r3, #3
 8009148:	e01c      	b.n	8009184 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800914a:	7afb      	ldrb	r3, [r7, #11]
 800914c:	b29b      	uxth	r3, r3
 800914e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009152:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800915a:	893b      	ldrh	r3, [r7, #8]
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	460b      	mov	r3, r1
 8009160:	2100      	movs	r1, #0
 8009162:	68f8      	ldr	r0, [r7, #12]
 8009164:	f000 f812 	bl	800918c <USBH_GetDescriptor>
 8009168:	4603      	mov	r3, r0
 800916a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800916c:	7dfb      	ldrb	r3, [r7, #23]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d107      	bne.n	8009182 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009178:	893a      	ldrh	r2, [r7, #8]
 800917a:	6879      	ldr	r1, [r7, #4]
 800917c:	4618      	mov	r0, r3
 800917e:	f000 fb8c 	bl	800989a <USBH_ParseStringDesc>
  }

  return status;
 8009182:	7dfb      	ldrb	r3, [r7, #23]
}
 8009184:	4618      	mov	r0, r3
 8009186:	3718      	adds	r7, #24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}

0800918c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	607b      	str	r3, [r7, #4]
 8009196:	460b      	mov	r3, r1
 8009198:	72fb      	strb	r3, [r7, #11]
 800919a:	4613      	mov	r3, r2
 800919c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	789b      	ldrb	r3, [r3, #2]
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d11c      	bne.n	80091e0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80091a6:	7afb      	ldrb	r3, [r7, #11]
 80091a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80091ac:	b2da      	uxtb	r2, r3
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2206      	movs	r2, #6
 80091b6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	893a      	ldrh	r2, [r7, #8]
 80091bc:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80091be:	893b      	ldrh	r3, [r7, #8]
 80091c0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80091c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091c8:	d104      	bne.n	80091d4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f240 4209 	movw	r2, #1033	@ 0x409
 80091d0:	829a      	strh	r2, [r3, #20]
 80091d2:	e002      	b.n	80091da <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	8b3a      	ldrh	r2, [r7, #24]
 80091de:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80091e0:	8b3b      	ldrh	r3, [r7, #24]
 80091e2:	461a      	mov	r2, r3
 80091e4:	6879      	ldr	r1, [r7, #4]
 80091e6:	68f8      	ldr	r0, [r7, #12]
 80091e8:	f000 fba4 	bl	8009934 <USBH_CtlReq>
 80091ec:	4603      	mov	r3, r0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3710      	adds	r7, #16
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b082      	sub	sp, #8
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
 80091fe:	460b      	mov	r3, r1
 8009200:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	789b      	ldrb	r3, [r3, #2]
 8009206:	2b01      	cmp	r3, #1
 8009208:	d10f      	bne.n	800922a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2200      	movs	r2, #0
 800920e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2205      	movs	r2, #5
 8009214:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	b29a      	uxth	r2, r3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2200      	movs	r2, #0
 8009222:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800922a:	2200      	movs	r2, #0
 800922c:	2100      	movs	r1, #0
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f000 fb80 	bl	8009934 <USBH_CtlReq>
 8009234:	4603      	mov	r3, r0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3708      	adds	r7, #8
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b082      	sub	sp, #8
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
 8009246:	460b      	mov	r3, r1
 8009248:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	789b      	ldrb	r3, [r3, #2]
 800924e:	2b01      	cmp	r3, #1
 8009250:	d10e      	bne.n	8009270 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2209      	movs	r2, #9
 800925c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	887a      	ldrh	r2, [r7, #2]
 8009262:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2200      	movs	r2, #0
 8009268:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2200      	movs	r2, #0
 800926e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009270:	2200      	movs	r2, #0
 8009272:	2100      	movs	r1, #0
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f000 fb5d 	bl	8009934 <USBH_CtlReq>
 800927a:	4603      	mov	r3, r0
}
 800927c:	4618      	mov	r0, r3
 800927e:	3708      	adds	r7, #8
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b082      	sub	sp, #8
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	460b      	mov	r3, r1
 800928e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	789b      	ldrb	r3, [r3, #2]
 8009294:	2b01      	cmp	r3, #1
 8009296:	d10f      	bne.n	80092b8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2203      	movs	r2, #3
 80092a2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80092a4:	78fb      	ldrb	r3, [r7, #3]
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80092b8:	2200      	movs	r2, #0
 80092ba:	2100      	movs	r1, #0
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fb39 	bl	8009934 <USBH_CtlReq>
 80092c2:	4603      	mov	r3, r0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3708      	adds	r7, #8
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}

080092cc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b082      	sub	sp, #8
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	460b      	mov	r3, r1
 80092d6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	789b      	ldrb	r3, [r3, #2]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d10f      	bne.n	8009300 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2202      	movs	r2, #2
 80092e4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2201      	movs	r2, #1
 80092ea:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2200      	movs	r2, #0
 80092f0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80092f2:	78fb      	ldrb	r3, [r7, #3]
 80092f4:	b29a      	uxth	r2, r3
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009300:	2200      	movs	r2, #0
 8009302:	2100      	movs	r1, #0
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 fb15 	bl	8009934 <USBH_CtlReq>
 800930a:	4603      	mov	r3, r0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3708      	adds	r7, #8
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009314:	b480      	push	{r7}
 8009316:	b087      	sub	sp, #28
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	4613      	mov	r3, r2
 8009320:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009328:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800932a:	2300      	movs	r3, #0
 800932c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d101      	bne.n	8009338 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009334:	2302      	movs	r3, #2
 8009336:	e094      	b.n	8009462 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	781a      	ldrb	r2, [r3, #0]
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	785a      	ldrb	r2, [r3, #1]
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	3302      	adds	r3, #2
 800934c:	781b      	ldrb	r3, [r3, #0]
 800934e:	461a      	mov	r2, r3
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	3303      	adds	r3, #3
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	021b      	lsls	r3, r3, #8
 8009358:	b29b      	uxth	r3, r3
 800935a:	4313      	orrs	r3, r2
 800935c:	b29a      	uxth	r2, r3
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	791a      	ldrb	r2, [r3, #4]
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	795a      	ldrb	r2, [r3, #5]
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	799a      	ldrb	r2, [r3, #6]
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	79da      	ldrb	r2, [r3, #7]
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009388:	2b00      	cmp	r3, #0
 800938a:	d004      	beq.n	8009396 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009392:	2b01      	cmp	r3, #1
 8009394:	d11b      	bne.n	80093ce <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	79db      	ldrb	r3, [r3, #7]
 800939a:	2b20      	cmp	r3, #32
 800939c:	dc0f      	bgt.n	80093be <USBH_ParseDevDesc+0xaa>
 800939e:	2b08      	cmp	r3, #8
 80093a0:	db0f      	blt.n	80093c2 <USBH_ParseDevDesc+0xae>
 80093a2:	3b08      	subs	r3, #8
 80093a4:	4a32      	ldr	r2, [pc, #200]	@ (8009470 <USBH_ParseDevDesc+0x15c>)
 80093a6:	fa22 f303 	lsr.w	r3, r2, r3
 80093aa:	f003 0301 	and.w	r3, r3, #1
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	bf14      	ite	ne
 80093b2:	2301      	movne	r3, #1
 80093b4:	2300      	moveq	r3, #0
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d106      	bne.n	80093ca <USBH_ParseDevDesc+0xb6>
 80093bc:	e001      	b.n	80093c2 <USBH_ParseDevDesc+0xae>
 80093be:	2b40      	cmp	r3, #64	@ 0x40
 80093c0:	d003      	beq.n	80093ca <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	2208      	movs	r2, #8
 80093c6:	71da      	strb	r2, [r3, #7]
        break;
 80093c8:	e000      	b.n	80093cc <USBH_ParseDevDesc+0xb8>
        break;
 80093ca:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80093cc:	e00e      	b.n	80093ec <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d107      	bne.n	80093e8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	79db      	ldrb	r3, [r3, #7]
 80093dc:	2b08      	cmp	r3, #8
 80093de:	d005      	beq.n	80093ec <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	2208      	movs	r2, #8
 80093e4:	71da      	strb	r2, [r3, #7]
 80093e6:	e001      	b.n	80093ec <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80093e8:	2303      	movs	r3, #3
 80093ea:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80093ec:	88fb      	ldrh	r3, [r7, #6]
 80093ee:	2b08      	cmp	r3, #8
 80093f0:	d936      	bls.n	8009460 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	3308      	adds	r3, #8
 80093f6:	781b      	ldrb	r3, [r3, #0]
 80093f8:	461a      	mov	r2, r3
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	3309      	adds	r3, #9
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	021b      	lsls	r3, r3, #8
 8009402:	b29b      	uxth	r3, r3
 8009404:	4313      	orrs	r3, r2
 8009406:	b29a      	uxth	r2, r3
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	330a      	adds	r3, #10
 8009410:	781b      	ldrb	r3, [r3, #0]
 8009412:	461a      	mov	r2, r3
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	330b      	adds	r3, #11
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	021b      	lsls	r3, r3, #8
 800941c:	b29b      	uxth	r3, r3
 800941e:	4313      	orrs	r3, r2
 8009420:	b29a      	uxth	r2, r3
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	330c      	adds	r3, #12
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	461a      	mov	r2, r3
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	330d      	adds	r3, #13
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	021b      	lsls	r3, r3, #8
 8009436:	b29b      	uxth	r3, r3
 8009438:	4313      	orrs	r3, r2
 800943a:	b29a      	uxth	r2, r3
 800943c:	693b      	ldr	r3, [r7, #16]
 800943e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	7b9a      	ldrb	r2, [r3, #14]
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	7bda      	ldrb	r2, [r3, #15]
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	7c1a      	ldrb	r2, [r3, #16]
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	7c5a      	ldrb	r2, [r3, #17]
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009460:	7dfb      	ldrb	r3, [r7, #23]
}
 8009462:	4618      	mov	r0, r3
 8009464:	371c      	adds	r7, #28
 8009466:	46bd      	mov	sp, r7
 8009468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946c:	4770      	bx	lr
 800946e:	bf00      	nop
 8009470:	01000101 	.word	0x01000101

08009474 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b08c      	sub	sp, #48	@ 0x30
 8009478:	af00      	add	r7, sp, #0
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	60b9      	str	r1, [r7, #8]
 800947e:	4613      	mov	r3, r2
 8009480:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009488:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800948a:	2300      	movs	r3, #0
 800948c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009490:	2300      	movs	r3, #0
 8009492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009496:	2300      	movs	r3, #0
 8009498:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d101      	bne.n	80094a6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80094a2:	2302      	movs	r3, #2
 80094a4:	e0de      	b.n	8009664 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80094aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	2b09      	cmp	r3, #9
 80094b0:	d002      	beq.n	80094b8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80094b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094b4:	2209      	movs	r2, #9
 80094b6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	781a      	ldrb	r2, [r3, #0]
 80094bc:	6a3b      	ldr	r3, [r7, #32]
 80094be:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	785a      	ldrb	r2, [r3, #1]
 80094c4:	6a3b      	ldr	r3, [r7, #32]
 80094c6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	3302      	adds	r3, #2
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	461a      	mov	r2, r3
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	3303      	adds	r3, #3
 80094d4:	781b      	ldrb	r3, [r3, #0]
 80094d6:	021b      	lsls	r3, r3, #8
 80094d8:	b29b      	uxth	r3, r3
 80094da:	4313      	orrs	r3, r2
 80094dc:	b29b      	uxth	r3, r3
 80094de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094e2:	bf28      	it	cs
 80094e4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80094e8:	b29a      	uxth	r2, r3
 80094ea:	6a3b      	ldr	r3, [r7, #32]
 80094ec:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	791a      	ldrb	r2, [r3, #4]
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	795a      	ldrb	r2, [r3, #5]
 80094fa:	6a3b      	ldr	r3, [r7, #32]
 80094fc:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	799a      	ldrb	r2, [r3, #6]
 8009502:	6a3b      	ldr	r3, [r7, #32]
 8009504:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	79da      	ldrb	r2, [r3, #7]
 800950a:	6a3b      	ldr	r3, [r7, #32]
 800950c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	7a1a      	ldrb	r2, [r3, #8]
 8009512:	6a3b      	ldr	r3, [r7, #32]
 8009514:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009516:	88fb      	ldrh	r3, [r7, #6]
 8009518:	2b09      	cmp	r3, #9
 800951a:	f240 80a1 	bls.w	8009660 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800951e:	2309      	movs	r3, #9
 8009520:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009522:	2300      	movs	r3, #0
 8009524:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009526:	e085      	b.n	8009634 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009528:	f107 0316 	add.w	r3, r7, #22
 800952c:	4619      	mov	r1, r3
 800952e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009530:	f000 f9e6 	bl	8009900 <USBH_GetNextDesc>
 8009534:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009538:	785b      	ldrb	r3, [r3, #1]
 800953a:	2b04      	cmp	r3, #4
 800953c:	d17a      	bne.n	8009634 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800953e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	2b09      	cmp	r3, #9
 8009544:	d002      	beq.n	800954c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009548:	2209      	movs	r2, #9
 800954a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800954c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009550:	221a      	movs	r2, #26
 8009552:	fb02 f303 	mul.w	r3, r2, r3
 8009556:	3308      	adds	r3, #8
 8009558:	6a3a      	ldr	r2, [r7, #32]
 800955a:	4413      	add	r3, r2
 800955c:	3302      	adds	r3, #2
 800955e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009560:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009562:	69f8      	ldr	r0, [r7, #28]
 8009564:	f000 f882 	bl	800966c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009568:	2300      	movs	r3, #0
 800956a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800956e:	2300      	movs	r3, #0
 8009570:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009572:	e043      	b.n	80095fc <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009574:	f107 0316 	add.w	r3, r7, #22
 8009578:	4619      	mov	r1, r3
 800957a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800957c:	f000 f9c0 	bl	8009900 <USBH_GetNextDesc>
 8009580:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009584:	785b      	ldrb	r3, [r3, #1]
 8009586:	2b05      	cmp	r3, #5
 8009588:	d138      	bne.n	80095fc <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	795b      	ldrb	r3, [r3, #5]
 800958e:	2b01      	cmp	r3, #1
 8009590:	d113      	bne.n	80095ba <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009596:	2b02      	cmp	r3, #2
 8009598:	d003      	beq.n	80095a2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800959a:	69fb      	ldr	r3, [r7, #28]
 800959c:	799b      	ldrb	r3, [r3, #6]
 800959e:	2b03      	cmp	r3, #3
 80095a0:	d10b      	bne.n	80095ba <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	79db      	ldrb	r3, [r3, #7]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d10b      	bne.n	80095c2 <USBH_ParseCfgDesc+0x14e>
 80095aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ac:	781b      	ldrb	r3, [r3, #0]
 80095ae:	2b09      	cmp	r3, #9
 80095b0:	d007      	beq.n	80095c2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80095b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b4:	2209      	movs	r2, #9
 80095b6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095b8:	e003      	b.n	80095c2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80095ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095bc:	2207      	movs	r2, #7
 80095be:	701a      	strb	r2, [r3, #0]
 80095c0:	e000      	b.n	80095c4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095c2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80095c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095c8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80095cc:	3201      	adds	r2, #1
 80095ce:	00d2      	lsls	r2, r2, #3
 80095d0:	211a      	movs	r1, #26
 80095d2:	fb01 f303 	mul.w	r3, r1, r3
 80095d6:	4413      	add	r3, r2
 80095d8:	3308      	adds	r3, #8
 80095da:	6a3a      	ldr	r2, [r7, #32]
 80095dc:	4413      	add	r3, r2
 80095de:	3304      	adds	r3, #4
 80095e0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80095e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095e4:	69b9      	ldr	r1, [r7, #24]
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f000 f86f 	bl	80096ca <USBH_ParseEPDesc>
 80095ec:	4603      	mov	r3, r0
 80095ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80095f2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80095f6:	3301      	adds	r3, #1
 80095f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80095fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009600:	2b01      	cmp	r3, #1
 8009602:	d80a      	bhi.n	800961a <USBH_ParseCfgDesc+0x1a6>
 8009604:	69fb      	ldr	r3, [r7, #28]
 8009606:	791b      	ldrb	r3, [r3, #4]
 8009608:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800960c:	429a      	cmp	r2, r3
 800960e:	d204      	bcs.n	800961a <USBH_ParseCfgDesc+0x1a6>
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	885a      	ldrh	r2, [r3, #2]
 8009614:	8afb      	ldrh	r3, [r7, #22]
 8009616:	429a      	cmp	r2, r3
 8009618:	d8ac      	bhi.n	8009574 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800961a:	69fb      	ldr	r3, [r7, #28]
 800961c:	791b      	ldrb	r3, [r3, #4]
 800961e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009622:	429a      	cmp	r2, r3
 8009624:	d201      	bcs.n	800962a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009626:	2303      	movs	r3, #3
 8009628:	e01c      	b.n	8009664 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800962a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800962e:	3301      	adds	r3, #1
 8009630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009638:	2b01      	cmp	r3, #1
 800963a:	d805      	bhi.n	8009648 <USBH_ParseCfgDesc+0x1d4>
 800963c:	6a3b      	ldr	r3, [r7, #32]
 800963e:	885a      	ldrh	r2, [r3, #2]
 8009640:	8afb      	ldrh	r3, [r7, #22]
 8009642:	429a      	cmp	r2, r3
 8009644:	f63f af70 	bhi.w	8009528 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009648:	6a3b      	ldr	r3, [r7, #32]
 800964a:	791b      	ldrb	r3, [r3, #4]
 800964c:	2b02      	cmp	r3, #2
 800964e:	bf28      	it	cs
 8009650:	2302      	movcs	r3, #2
 8009652:	b2db      	uxtb	r3, r3
 8009654:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009658:	429a      	cmp	r2, r3
 800965a:	d201      	bcs.n	8009660 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800965c:	2303      	movs	r3, #3
 800965e:	e001      	b.n	8009664 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009660:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009664:	4618      	mov	r0, r3
 8009666:	3730      	adds	r7, #48	@ 0x30
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	781a      	ldrb	r2, [r3, #0]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	785a      	ldrb	r2, [r3, #1]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	789a      	ldrb	r2, [r3, #2]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	78da      	ldrb	r2, [r3, #3]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	791a      	ldrb	r2, [r3, #4]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	795a      	ldrb	r2, [r3, #5]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	799a      	ldrb	r2, [r3, #6]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	79da      	ldrb	r2, [r3, #7]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	7a1a      	ldrb	r2, [r3, #8]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	721a      	strb	r2, [r3, #8]
}
 80096be:	bf00      	nop
 80096c0:	370c      	adds	r7, #12
 80096c2:	46bd      	mov	sp, r7
 80096c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c8:	4770      	bx	lr

080096ca <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80096ca:	b480      	push	{r7}
 80096cc:	b087      	sub	sp, #28
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	60f8      	str	r0, [r7, #12]
 80096d2:	60b9      	str	r1, [r7, #8]
 80096d4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80096d6:	2300      	movs	r3, #0
 80096d8:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	781a      	ldrb	r2, [r3, #0]
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	785a      	ldrb	r2, [r3, #1]
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	789a      	ldrb	r2, [r3, #2]
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	78da      	ldrb	r2, [r3, #3]
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	3304      	adds	r3, #4
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	461a      	mov	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	3305      	adds	r3, #5
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	021b      	lsls	r3, r3, #8
 800970a:	b29b      	uxth	r3, r3
 800970c:	4313      	orrs	r3, r2
 800970e:	b29a      	uxth	r2, r3
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	799a      	ldrb	r2, [r3, #6]
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	889b      	ldrh	r3, [r3, #4]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d009      	beq.n	8009738 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800972c:	d804      	bhi.n	8009738 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009732:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009736:	d901      	bls.n	800973c <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009738:	2303      	movs	r3, #3
 800973a:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009742:	2b00      	cmp	r3, #0
 8009744:	d136      	bne.n	80097b4 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	78db      	ldrb	r3, [r3, #3]
 800974a:	f003 0303 	and.w	r3, r3, #3
 800974e:	2b02      	cmp	r3, #2
 8009750:	d108      	bne.n	8009764 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	889b      	ldrh	r3, [r3, #4]
 8009756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800975a:	f240 8097 	bls.w	800988c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800975e:	2303      	movs	r3, #3
 8009760:	75fb      	strb	r3, [r7, #23]
 8009762:	e093      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	78db      	ldrb	r3, [r3, #3]
 8009768:	f003 0303 	and.w	r3, r3, #3
 800976c:	2b00      	cmp	r3, #0
 800976e:	d107      	bne.n	8009780 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	889b      	ldrh	r3, [r3, #4]
 8009774:	2b40      	cmp	r3, #64	@ 0x40
 8009776:	f240 8089 	bls.w	800988c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800977a:	2303      	movs	r3, #3
 800977c:	75fb      	strb	r3, [r7, #23]
 800977e:	e085      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	78db      	ldrb	r3, [r3, #3]
 8009784:	f003 0303 	and.w	r3, r3, #3
 8009788:	2b01      	cmp	r3, #1
 800978a:	d005      	beq.n	8009798 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	78db      	ldrb	r3, [r3, #3]
 8009790:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009794:	2b03      	cmp	r3, #3
 8009796:	d10a      	bne.n	80097ae <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	799b      	ldrb	r3, [r3, #6]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d003      	beq.n	80097a8 <USBH_ParseEPDesc+0xde>
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	799b      	ldrb	r3, [r3, #6]
 80097a4:	2b10      	cmp	r3, #16
 80097a6:	d970      	bls.n	800988a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80097a8:	2303      	movs	r3, #3
 80097aa:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80097ac:	e06d      	b.n	800988a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80097ae:	2303      	movs	r3, #3
 80097b0:	75fb      	strb	r3, [r7, #23]
 80097b2:	e06b      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d13c      	bne.n	8009838 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	78db      	ldrb	r3, [r3, #3]
 80097c2:	f003 0303 	and.w	r3, r3, #3
 80097c6:	2b02      	cmp	r3, #2
 80097c8:	d005      	beq.n	80097d6 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	78db      	ldrb	r3, [r3, #3]
 80097ce:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d106      	bne.n	80097e4 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	889b      	ldrh	r3, [r3, #4]
 80097da:	2b40      	cmp	r3, #64	@ 0x40
 80097dc:	d956      	bls.n	800988c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80097de:	2303      	movs	r3, #3
 80097e0:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80097e2:	e053      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	78db      	ldrb	r3, [r3, #3]
 80097e8:	f003 0303 	and.w	r3, r3, #3
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d10e      	bne.n	800980e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	799b      	ldrb	r3, [r3, #6]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d007      	beq.n	8009808 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80097fc:	2b10      	cmp	r3, #16
 80097fe:	d803      	bhi.n	8009808 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009804:	2b40      	cmp	r3, #64	@ 0x40
 8009806:	d941      	bls.n	800988c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009808:	2303      	movs	r3, #3
 800980a:	75fb      	strb	r3, [r7, #23]
 800980c:	e03e      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	78db      	ldrb	r3, [r3, #3]
 8009812:	f003 0303 	and.w	r3, r3, #3
 8009816:	2b03      	cmp	r3, #3
 8009818:	d10b      	bne.n	8009832 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	799b      	ldrb	r3, [r3, #6]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d004      	beq.n	800982c <USBH_ParseEPDesc+0x162>
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	889b      	ldrh	r3, [r3, #4]
 8009826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800982a:	d32f      	bcc.n	800988c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800982c:	2303      	movs	r3, #3
 800982e:	75fb      	strb	r3, [r7, #23]
 8009830:	e02c      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009832:	2303      	movs	r3, #3
 8009834:	75fb      	strb	r3, [r7, #23]
 8009836:	e029      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800983e:	2b02      	cmp	r3, #2
 8009840:	d120      	bne.n	8009884 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	78db      	ldrb	r3, [r3, #3]
 8009846:	f003 0303 	and.w	r3, r3, #3
 800984a:	2b00      	cmp	r3, #0
 800984c:	d106      	bne.n	800985c <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	889b      	ldrh	r3, [r3, #4]
 8009852:	2b08      	cmp	r3, #8
 8009854:	d01a      	beq.n	800988c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009856:	2303      	movs	r3, #3
 8009858:	75fb      	strb	r3, [r7, #23]
 800985a:	e017      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	78db      	ldrb	r3, [r3, #3]
 8009860:	f003 0303 	and.w	r3, r3, #3
 8009864:	2b03      	cmp	r3, #3
 8009866:	d10a      	bne.n	800987e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	799b      	ldrb	r3, [r3, #6]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d003      	beq.n	8009878 <USBH_ParseEPDesc+0x1ae>
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	889b      	ldrh	r3, [r3, #4]
 8009874:	2b08      	cmp	r3, #8
 8009876:	d909      	bls.n	800988c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009878:	2303      	movs	r3, #3
 800987a:	75fb      	strb	r3, [r7, #23]
 800987c:	e006      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800987e:	2303      	movs	r3, #3
 8009880:	75fb      	strb	r3, [r7, #23]
 8009882:	e003      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009884:	2303      	movs	r3, #3
 8009886:	75fb      	strb	r3, [r7, #23]
 8009888:	e000      	b.n	800988c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800988a:	bf00      	nop
  }

  return status;
 800988c:	7dfb      	ldrb	r3, [r7, #23]
}
 800988e:	4618      	mov	r0, r3
 8009890:	371c      	adds	r7, #28
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr

0800989a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800989a:	b480      	push	{r7}
 800989c:	b087      	sub	sp, #28
 800989e:	af00      	add	r7, sp, #0
 80098a0:	60f8      	str	r0, [r7, #12]
 80098a2:	60b9      	str	r1, [r7, #8]
 80098a4:	4613      	mov	r3, r2
 80098a6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	3301      	adds	r3, #1
 80098ac:	781b      	ldrb	r3, [r3, #0]
 80098ae:	2b03      	cmp	r3, #3
 80098b0:	d120      	bne.n	80098f4 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	1e9a      	subs	r2, r3, #2
 80098b8:	88fb      	ldrh	r3, [r7, #6]
 80098ba:	4293      	cmp	r3, r2
 80098bc:	bf28      	it	cs
 80098be:	4613      	movcs	r3, r2
 80098c0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	3302      	adds	r3, #2
 80098c6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80098c8:	2300      	movs	r3, #0
 80098ca:	82fb      	strh	r3, [r7, #22]
 80098cc:	e00b      	b.n	80098e6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80098ce:	8afb      	ldrh	r3, [r7, #22]
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	4413      	add	r3, r2
 80098d4:	781a      	ldrb	r2, [r3, #0]
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	701a      	strb	r2, [r3, #0]
      pdest++;
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	3301      	adds	r3, #1
 80098de:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80098e0:	8afb      	ldrh	r3, [r7, #22]
 80098e2:	3302      	adds	r3, #2
 80098e4:	82fb      	strh	r3, [r7, #22]
 80098e6:	8afa      	ldrh	r2, [r7, #22]
 80098e8:	8abb      	ldrh	r3, [r7, #20]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d3ef      	bcc.n	80098ce <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	2200      	movs	r2, #0
 80098f2:	701a      	strb	r2, [r3, #0]
  }
}
 80098f4:	bf00      	nop
 80098f6:	371c      	adds	r7, #28
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr

08009900 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009900:	b480      	push	{r7}
 8009902:	b085      	sub	sp, #20
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
 8009908:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	881b      	ldrh	r3, [r3, #0]
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	7812      	ldrb	r2, [r2, #0]
 8009912:	4413      	add	r3, r2
 8009914:	b29a      	uxth	r2, r3
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	4413      	add	r3, r2
 8009924:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009926:	68fb      	ldr	r3, [r7, #12]
}
 8009928:	4618      	mov	r0, r3
 800992a:	3714      	adds	r7, #20
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr

08009934 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b086      	sub	sp, #24
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	4613      	mov	r3, r2
 8009940:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009942:	2301      	movs	r3, #1
 8009944:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	789b      	ldrb	r3, [r3, #2]
 800994a:	2b01      	cmp	r3, #1
 800994c:	d002      	beq.n	8009954 <USBH_CtlReq+0x20>
 800994e:	2b02      	cmp	r3, #2
 8009950:	d00f      	beq.n	8009972 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8009952:	e027      	b.n	80099a4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	68ba      	ldr	r2, [r7, #8]
 8009958:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	88fa      	ldrh	r2, [r7, #6]
 800995e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2201      	movs	r2, #1
 8009964:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2202      	movs	r2, #2
 800996a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800996c:	2301      	movs	r3, #1
 800996e:	75fb      	strb	r3, [r7, #23]
      break;
 8009970:	e018      	b.n	80099a4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f000 f81c 	bl	80099b0 <USBH_HandleControl>
 8009978:	4603      	mov	r3, r0
 800997a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800997c:	7dfb      	ldrb	r3, [r7, #23]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d002      	beq.n	8009988 <USBH_CtlReq+0x54>
 8009982:	7dfb      	ldrb	r3, [r7, #23]
 8009984:	2b03      	cmp	r3, #3
 8009986:	d106      	bne.n	8009996 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2201      	movs	r2, #1
 800998c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2200      	movs	r2, #0
 8009992:	761a      	strb	r2, [r3, #24]
      break;
 8009994:	e005      	b.n	80099a2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009996:	7dfb      	ldrb	r3, [r7, #23]
 8009998:	2b02      	cmp	r3, #2
 800999a:	d102      	bne.n	80099a2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2201      	movs	r2, #1
 80099a0:	709a      	strb	r2, [r3, #2]
      break;
 80099a2:	bf00      	nop
  }
  return status;
 80099a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3718      	adds	r7, #24
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
	...

080099b0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af02      	add	r7, sp, #8
 80099b6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80099b8:	2301      	movs	r3, #1
 80099ba:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80099bc:	2300      	movs	r3, #0
 80099be:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	7e1b      	ldrb	r3, [r3, #24]
 80099c4:	3b01      	subs	r3, #1
 80099c6:	2b0a      	cmp	r3, #10
 80099c8:	f200 8157 	bhi.w	8009c7a <USBH_HandleControl+0x2ca>
 80099cc:	a201      	add	r2, pc, #4	@ (adr r2, 80099d4 <USBH_HandleControl+0x24>)
 80099ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d2:	bf00      	nop
 80099d4:	08009a01 	.word	0x08009a01
 80099d8:	08009a1b 	.word	0x08009a1b
 80099dc:	08009a85 	.word	0x08009a85
 80099e0:	08009aab 	.word	0x08009aab
 80099e4:	08009ae5 	.word	0x08009ae5
 80099e8:	08009b0f 	.word	0x08009b0f
 80099ec:	08009b61 	.word	0x08009b61
 80099f0:	08009b83 	.word	0x08009b83
 80099f4:	08009bbf 	.word	0x08009bbf
 80099f8:	08009be5 	.word	0x08009be5
 80099fc:	08009c23 	.word	0x08009c23
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f103 0110 	add.w	r1, r3, #16
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	795b      	ldrb	r3, [r3, #5]
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 f945 	bl	8009c9c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2202      	movs	r2, #2
 8009a16:	761a      	strb	r2, [r3, #24]
      break;
 8009a18:	e13a      	b.n	8009c90 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	795b      	ldrb	r3, [r3, #5]
 8009a1e:	4619      	mov	r1, r3
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fcb5 	bl	800a390 <USBH_LL_GetURBState>
 8009a26:	4603      	mov	r3, r0
 8009a28:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009a2a:	7bbb      	ldrb	r3, [r7, #14]
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d11e      	bne.n	8009a6e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	7c1b      	ldrb	r3, [r3, #16]
 8009a34:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009a38:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	8adb      	ldrh	r3, [r3, #22]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00a      	beq.n	8009a58 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009a42:	7b7b      	ldrb	r3, [r7, #13]
 8009a44:	2b80      	cmp	r3, #128	@ 0x80
 8009a46:	d103      	bne.n	8009a50 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2203      	movs	r2, #3
 8009a4c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009a4e:	e116      	b.n	8009c7e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2205      	movs	r2, #5
 8009a54:	761a      	strb	r2, [r3, #24]
      break;
 8009a56:	e112      	b.n	8009c7e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8009a58:	7b7b      	ldrb	r3, [r7, #13]
 8009a5a:	2b80      	cmp	r3, #128	@ 0x80
 8009a5c:	d103      	bne.n	8009a66 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2209      	movs	r2, #9
 8009a62:	761a      	strb	r2, [r3, #24]
      break;
 8009a64:	e10b      	b.n	8009c7e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2207      	movs	r2, #7
 8009a6a:	761a      	strb	r2, [r3, #24]
      break;
 8009a6c:	e107      	b.n	8009c7e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009a6e:	7bbb      	ldrb	r3, [r7, #14]
 8009a70:	2b04      	cmp	r3, #4
 8009a72:	d003      	beq.n	8009a7c <USBH_HandleControl+0xcc>
 8009a74:	7bbb      	ldrb	r3, [r7, #14]
 8009a76:	2b02      	cmp	r3, #2
 8009a78:	f040 8101 	bne.w	8009c7e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	220b      	movs	r2, #11
 8009a80:	761a      	strb	r2, [r3, #24]
      break;
 8009a82:	e0fc      	b.n	8009c7e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6899      	ldr	r1, [r3, #8]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	899a      	ldrh	r2, [r3, #12]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	791b      	ldrb	r3, [r3, #4]
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 f93c 	bl	8009d1a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2204      	movs	r2, #4
 8009aa6:	761a      	strb	r2, [r3, #24]
      break;
 8009aa8:	e0f2      	b.n	8009c90 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	791b      	ldrb	r3, [r3, #4]
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 fc6d 	bl	800a390 <USBH_LL_GetURBState>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009aba:	7bbb      	ldrb	r3, [r7, #14]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d103      	bne.n	8009ac8 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2209      	movs	r2, #9
 8009ac4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009ac6:	e0dc      	b.n	8009c82 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8009ac8:	7bbb      	ldrb	r3, [r7, #14]
 8009aca:	2b05      	cmp	r3, #5
 8009acc:	d102      	bne.n	8009ad4 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8009ace:	2303      	movs	r3, #3
 8009ad0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ad2:	e0d6      	b.n	8009c82 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8009ad4:	7bbb      	ldrb	r3, [r7, #14]
 8009ad6:	2b04      	cmp	r3, #4
 8009ad8:	f040 80d3 	bne.w	8009c82 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	220b      	movs	r2, #11
 8009ae0:	761a      	strb	r2, [r3, #24]
      break;
 8009ae2:	e0ce      	b.n	8009c82 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6899      	ldr	r1, [r3, #8]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	899a      	ldrh	r2, [r3, #12]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	795b      	ldrb	r3, [r3, #5]
 8009af0:	2001      	movs	r0, #1
 8009af2:	9000      	str	r0, [sp, #0]
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f8eb 	bl	8009cd0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009b00:	b29a      	uxth	r2, r3
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2206      	movs	r2, #6
 8009b0a:	761a      	strb	r2, [r3, #24]
      break;
 8009b0c:	e0c0      	b.n	8009c90 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	795b      	ldrb	r3, [r3, #5]
 8009b12:	4619      	mov	r1, r3
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 fc3b 	bl	800a390 <USBH_LL_GetURBState>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009b1e:	7bbb      	ldrb	r3, [r7, #14]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d103      	bne.n	8009b2c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2207      	movs	r2, #7
 8009b28:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009b2a:	e0ac      	b.n	8009c86 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8009b2c:	7bbb      	ldrb	r3, [r7, #14]
 8009b2e:	2b05      	cmp	r3, #5
 8009b30:	d105      	bne.n	8009b3e <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	220c      	movs	r2, #12
 8009b36:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009b38:	2303      	movs	r3, #3
 8009b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8009b3c:	e0a3      	b.n	8009c86 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009b3e:	7bbb      	ldrb	r3, [r7, #14]
 8009b40:	2b02      	cmp	r3, #2
 8009b42:	d103      	bne.n	8009b4c <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2205      	movs	r2, #5
 8009b48:	761a      	strb	r2, [r3, #24]
      break;
 8009b4a:	e09c      	b.n	8009c86 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8009b4c:	7bbb      	ldrb	r3, [r7, #14]
 8009b4e:	2b04      	cmp	r3, #4
 8009b50:	f040 8099 	bne.w	8009c86 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	220b      	movs	r2, #11
 8009b58:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009b5a:	2302      	movs	r3, #2
 8009b5c:	73fb      	strb	r3, [r7, #15]
      break;
 8009b5e:	e092      	b.n	8009c86 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	791b      	ldrb	r3, [r3, #4]
 8009b64:	2200      	movs	r2, #0
 8009b66:	2100      	movs	r1, #0
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 f8d6 	bl	8009d1a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009b74:	b29a      	uxth	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2208      	movs	r2, #8
 8009b7e:	761a      	strb	r2, [r3, #24]

      break;
 8009b80:	e086      	b.n	8009c90 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	791b      	ldrb	r3, [r3, #4]
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 fc01 	bl	800a390 <USBH_LL_GetURBState>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009b92:	7bbb      	ldrb	r3, [r7, #14]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d105      	bne.n	8009ba4 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	220d      	movs	r2, #13
 8009b9c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009ba2:	e072      	b.n	8009c8a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009ba4:	7bbb      	ldrb	r3, [r7, #14]
 8009ba6:	2b04      	cmp	r3, #4
 8009ba8:	d103      	bne.n	8009bb2 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	220b      	movs	r2, #11
 8009bae:	761a      	strb	r2, [r3, #24]
      break;
 8009bb0:	e06b      	b.n	8009c8a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8009bb2:	7bbb      	ldrb	r3, [r7, #14]
 8009bb4:	2b05      	cmp	r3, #5
 8009bb6:	d168      	bne.n	8009c8a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8009bb8:	2303      	movs	r3, #3
 8009bba:	73fb      	strb	r3, [r7, #15]
      break;
 8009bbc:	e065      	b.n	8009c8a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	795b      	ldrb	r3, [r3, #5]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	9200      	str	r2, [sp, #0]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	2100      	movs	r1, #0
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 f880 	bl	8009cd0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009bd6:	b29a      	uxth	r2, r3
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	220a      	movs	r2, #10
 8009be0:	761a      	strb	r2, [r3, #24]
      break;
 8009be2:	e055      	b.n	8009c90 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	795b      	ldrb	r3, [r3, #5]
 8009be8:	4619      	mov	r1, r3
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 fbd0 	bl	800a390 <USBH_LL_GetURBState>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009bf4:	7bbb      	ldrb	r3, [r7, #14]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d105      	bne.n	8009c06 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	220d      	movs	r2, #13
 8009c02:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009c04:	e043      	b.n	8009c8e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009c06:	7bbb      	ldrb	r3, [r7, #14]
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d103      	bne.n	8009c14 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2209      	movs	r2, #9
 8009c10:	761a      	strb	r2, [r3, #24]
      break;
 8009c12:	e03c      	b.n	8009c8e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8009c14:	7bbb      	ldrb	r3, [r7, #14]
 8009c16:	2b04      	cmp	r3, #4
 8009c18:	d139      	bne.n	8009c8e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	220b      	movs	r2, #11
 8009c1e:	761a      	strb	r2, [r3, #24]
      break;
 8009c20:	e035      	b.n	8009c8e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	7e5b      	ldrb	r3, [r3, #25]
 8009c26:	3301      	adds	r3, #1
 8009c28:	b2da      	uxtb	r2, r3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	765a      	strb	r2, [r3, #25]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	7e5b      	ldrb	r3, [r3, #25]
 8009c32:	2b02      	cmp	r3, #2
 8009c34:	d806      	bhi.n	8009c44 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009c42:	e025      	b.n	8009c90 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009c4a:	2106      	movs	r1, #6
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	795b      	ldrb	r3, [r3, #5]
 8009c5a:	4619      	mov	r1, r3
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f000 f90d 	bl	8009e7c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	791b      	ldrb	r3, [r3, #4]
 8009c66:	4619      	mov	r1, r3
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 f907 	bl	8009e7c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009c74:	2302      	movs	r3, #2
 8009c76:	73fb      	strb	r3, [r7, #15]
      break;
 8009c78:	e00a      	b.n	8009c90 <USBH_HandleControl+0x2e0>

    default:
      break;
 8009c7a:	bf00      	nop
 8009c7c:	e008      	b.n	8009c90 <USBH_HandleControl+0x2e0>
      break;
 8009c7e:	bf00      	nop
 8009c80:	e006      	b.n	8009c90 <USBH_HandleControl+0x2e0>
      break;
 8009c82:	bf00      	nop
 8009c84:	e004      	b.n	8009c90 <USBH_HandleControl+0x2e0>
      break;
 8009c86:	bf00      	nop
 8009c88:	e002      	b.n	8009c90 <USBH_HandleControl+0x2e0>
      break;
 8009c8a:	bf00      	nop
 8009c8c:	e000      	b.n	8009c90 <USBH_HandleControl+0x2e0>
      break;
 8009c8e:	bf00      	nop
  }

  return status;
 8009c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop

08009c9c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b088      	sub	sp, #32
 8009ca0:	af04      	add	r7, sp, #16
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009caa:	79f9      	ldrb	r1, [r7, #7]
 8009cac:	2300      	movs	r3, #0
 8009cae:	9303      	str	r3, [sp, #12]
 8009cb0:	2308      	movs	r3, #8
 8009cb2:	9302      	str	r3, [sp, #8]
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	9301      	str	r3, [sp, #4]
 8009cb8:	2300      	movs	r3, #0
 8009cba:	9300      	str	r3, [sp, #0]
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	68f8      	ldr	r0, [r7, #12]
 8009cc2:	f000 fb34 	bl	800a32e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3710      	adds	r7, #16
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b088      	sub	sp, #32
 8009cd4:	af04      	add	r7, sp, #16
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	4611      	mov	r1, r2
 8009cdc:	461a      	mov	r2, r3
 8009cde:	460b      	mov	r3, r1
 8009ce0:	80fb      	strh	r3, [r7, #6]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d001      	beq.n	8009cf4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009cf4:	7979      	ldrb	r1, [r7, #5]
 8009cf6:	7e3b      	ldrb	r3, [r7, #24]
 8009cf8:	9303      	str	r3, [sp, #12]
 8009cfa:	88fb      	ldrh	r3, [r7, #6]
 8009cfc:	9302      	str	r3, [sp, #8]
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	9301      	str	r3, [sp, #4]
 8009d02:	2301      	movs	r3, #1
 8009d04:	9300      	str	r3, [sp, #0]
 8009d06:	2300      	movs	r3, #0
 8009d08:	2200      	movs	r2, #0
 8009d0a:	68f8      	ldr	r0, [r7, #12]
 8009d0c:	f000 fb0f 	bl	800a32e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}

08009d1a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009d1a:	b580      	push	{r7, lr}
 8009d1c:	b088      	sub	sp, #32
 8009d1e:	af04      	add	r7, sp, #16
 8009d20:	60f8      	str	r0, [r7, #12]
 8009d22:	60b9      	str	r1, [r7, #8]
 8009d24:	4611      	mov	r1, r2
 8009d26:	461a      	mov	r2, r3
 8009d28:	460b      	mov	r3, r1
 8009d2a:	80fb      	strh	r3, [r7, #6]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d30:	7979      	ldrb	r1, [r7, #5]
 8009d32:	2300      	movs	r3, #0
 8009d34:	9303      	str	r3, [sp, #12]
 8009d36:	88fb      	ldrh	r3, [r7, #6]
 8009d38:	9302      	str	r3, [sp, #8]
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	9301      	str	r3, [sp, #4]
 8009d3e:	2301      	movs	r3, #1
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	2300      	movs	r3, #0
 8009d44:	2201      	movs	r2, #1
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f000 faf1 	bl	800a32e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009d4c:	2300      	movs	r3, #0

}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3710      	adds	r7, #16
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b088      	sub	sp, #32
 8009d5a:	af04      	add	r7, sp, #16
 8009d5c:	60f8      	str	r0, [r7, #12]
 8009d5e:	60b9      	str	r1, [r7, #8]
 8009d60:	4611      	mov	r1, r2
 8009d62:	461a      	mov	r2, r3
 8009d64:	460b      	mov	r3, r1
 8009d66:	80fb      	strh	r3, [r7, #6]
 8009d68:	4613      	mov	r3, r2
 8009d6a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d001      	beq.n	8009d7a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009d76:	2300      	movs	r3, #0
 8009d78:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d7a:	7979      	ldrb	r1, [r7, #5]
 8009d7c:	7e3b      	ldrb	r3, [r7, #24]
 8009d7e:	9303      	str	r3, [sp, #12]
 8009d80:	88fb      	ldrh	r3, [r7, #6]
 8009d82:	9302      	str	r3, [sp, #8]
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	9301      	str	r3, [sp, #4]
 8009d88:	2301      	movs	r3, #1
 8009d8a:	9300      	str	r3, [sp, #0]
 8009d8c:	2302      	movs	r3, #2
 8009d8e:	2200      	movs	r2, #0
 8009d90:	68f8      	ldr	r0, [r7, #12]
 8009d92:	f000 facc 	bl	800a32e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3710      	adds	r7, #16
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b088      	sub	sp, #32
 8009da4:	af04      	add	r7, sp, #16
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	60b9      	str	r1, [r7, #8]
 8009daa:	4611      	mov	r1, r2
 8009dac:	461a      	mov	r2, r3
 8009dae:	460b      	mov	r3, r1
 8009db0:	80fb      	strh	r3, [r7, #6]
 8009db2:	4613      	mov	r3, r2
 8009db4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009db6:	7979      	ldrb	r1, [r7, #5]
 8009db8:	2300      	movs	r3, #0
 8009dba:	9303      	str	r3, [sp, #12]
 8009dbc:	88fb      	ldrh	r3, [r7, #6]
 8009dbe:	9302      	str	r3, [sp, #8]
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	9301      	str	r3, [sp, #4]
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	9300      	str	r3, [sp, #0]
 8009dc8:	2302      	movs	r3, #2
 8009dca:	2201      	movs	r2, #1
 8009dcc:	68f8      	ldr	r0, [r7, #12]
 8009dce:	f000 faae 	bl	800a32e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009dd2:	2300      	movs	r3, #0
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3710      	adds	r7, #16
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}

08009ddc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b086      	sub	sp, #24
 8009de0:	af04      	add	r7, sp, #16
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	4608      	mov	r0, r1
 8009de6:	4611      	mov	r1, r2
 8009de8:	461a      	mov	r2, r3
 8009dea:	4603      	mov	r3, r0
 8009dec:	70fb      	strb	r3, [r7, #3]
 8009dee:	460b      	mov	r3, r1
 8009df0:	70bb      	strb	r3, [r7, #2]
 8009df2:	4613      	mov	r3, r2
 8009df4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009df6:	7878      	ldrb	r0, [r7, #1]
 8009df8:	78ba      	ldrb	r2, [r7, #2]
 8009dfa:	78f9      	ldrb	r1, [r7, #3]
 8009dfc:	8b3b      	ldrh	r3, [r7, #24]
 8009dfe:	9302      	str	r3, [sp, #8]
 8009e00:	7d3b      	ldrb	r3, [r7, #20]
 8009e02:	9301      	str	r3, [sp, #4]
 8009e04:	7c3b      	ldrb	r3, [r7, #16]
 8009e06:	9300      	str	r3, [sp, #0]
 8009e08:	4603      	mov	r3, r0
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 fa53 	bl	800a2b6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009e10:	2300      	movs	r3, #0
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3708      	adds	r7, #8
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}

08009e1a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009e1a:	b580      	push	{r7, lr}
 8009e1c:	b082      	sub	sp, #8
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
 8009e22:	460b      	mov	r3, r1
 8009e24:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009e26:	78fb      	ldrb	r3, [r7, #3]
 8009e28:	4619      	mov	r1, r3
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 fa72 	bl	800a314 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3708      	adds	r7, #8
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
 8009e42:	460b      	mov	r3, r1
 8009e44:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 f836 	bl	8009eb8 <USBH_GetFreePipe>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009e50:	89fb      	ldrh	r3, [r7, #14]
 8009e52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d00a      	beq.n	8009e70 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009e5a:	78fa      	ldrb	r2, [r7, #3]
 8009e5c:	89fb      	ldrh	r3, [r7, #14]
 8009e5e:	f003 030f 	and.w	r3, r3, #15
 8009e62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009e66:	6879      	ldr	r1, [r7, #4]
 8009e68:	33e0      	adds	r3, #224	@ 0xe0
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	440b      	add	r3, r1
 8009e6e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009e70:	89fb      	ldrh	r3, [r7, #14]
 8009e72:	b2db      	uxtb	r3, r3
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3710      	adds	r7, #16
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	460b      	mov	r3, r1
 8009e86:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009e88:	78fb      	ldrb	r3, [r7, #3]
 8009e8a:	2b0f      	cmp	r3, #15
 8009e8c:	d80d      	bhi.n	8009eaa <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009e8e:	78fb      	ldrb	r3, [r7, #3]
 8009e90:	687a      	ldr	r2, [r7, #4]
 8009e92:	33e0      	adds	r3, #224	@ 0xe0
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	4413      	add	r3, r2
 8009e98:	685a      	ldr	r2, [r3, #4]
 8009e9a:	78fb      	ldrb	r3, [r7, #3]
 8009e9c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009ea0:	6879      	ldr	r1, [r7, #4]
 8009ea2:	33e0      	adds	r3, #224	@ 0xe0
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	440b      	add	r3, r1
 8009ea8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009eaa:	2300      	movs	r3, #0
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	370c      	adds	r7, #12
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b085      	sub	sp, #20
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	73fb      	strb	r3, [r7, #15]
 8009ec8:	e00f      	b.n	8009eea <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009eca:	7bfb      	ldrb	r3, [r7, #15]
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	33e0      	adds	r3, #224	@ 0xe0
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	4413      	add	r3, r2
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d102      	bne.n	8009ee4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009ede:	7bfb      	ldrb	r3, [r7, #15]
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	e007      	b.n	8009ef4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009ee4:	7bfb      	ldrb	r3, [r7, #15]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	73fb      	strb	r3, [r7, #15]
 8009eea:	7bfb      	ldrb	r3, [r7, #15]
 8009eec:	2b0f      	cmp	r3, #15
 8009eee:	d9ec      	bls.n	8009eca <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009ef0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3714      	adds	r7, #20
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr

08009f00 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009f04:	2201      	movs	r2, #1
 8009f06:	490e      	ldr	r1, [pc, #56]	@ (8009f40 <MX_USB_HOST_Init+0x40>)
 8009f08:	480e      	ldr	r0, [pc, #56]	@ (8009f44 <MX_USB_HOST_Init+0x44>)
 8009f0a:	f7fe fb0f 	bl	800852c <USBH_Init>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d001      	beq.n	8009f18 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009f14:	f7f7 fa8c 	bl	8001430 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009f18:	490b      	ldr	r1, [pc, #44]	@ (8009f48 <MX_USB_HOST_Init+0x48>)
 8009f1a:	480a      	ldr	r0, [pc, #40]	@ (8009f44 <MX_USB_HOST_Init+0x44>)
 8009f1c:	f7fe fbb1 	bl	8008682 <USBH_RegisterClass>
 8009f20:	4603      	mov	r3, r0
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d001      	beq.n	8009f2a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009f26:	f7f7 fa83 	bl	8001430 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009f2a:	4806      	ldr	r0, [pc, #24]	@ (8009f44 <MX_USB_HOST_Init+0x44>)
 8009f2c:	f7fe fc35 	bl	800879a <USBH_Start>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d001      	beq.n	8009f3a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009f36:	f7f7 fa7b 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009f3a:	bf00      	nop
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	08009f61 	.word	0x08009f61
 8009f44:	200007b4 	.word	0x200007b4
 8009f48:	200005ec 	.word	0x200005ec

08009f4c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009f50:	4802      	ldr	r0, [pc, #8]	@ (8009f5c <MX_USB_HOST_Process+0x10>)
 8009f52:	f7fe fc33 	bl	80087bc <USBH_Process>
}
 8009f56:	bf00      	nop
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	200007b4 	.word	0x200007b4

08009f60 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b083      	sub	sp, #12
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	460b      	mov	r3, r1
 8009f6a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009f6c:	78fb      	ldrb	r3, [r7, #3]
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	2b04      	cmp	r3, #4
 8009f72:	d819      	bhi.n	8009fa8 <USBH_UserProcess+0x48>
 8009f74:	a201      	add	r2, pc, #4	@ (adr r2, 8009f7c <USBH_UserProcess+0x1c>)
 8009f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7a:	bf00      	nop
 8009f7c:	08009fa9 	.word	0x08009fa9
 8009f80:	08009f99 	.word	0x08009f99
 8009f84:	08009fa9 	.word	0x08009fa9
 8009f88:	08009fa1 	.word	0x08009fa1
 8009f8c:	08009f91 	.word	0x08009f91
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009f90:	4b09      	ldr	r3, [pc, #36]	@ (8009fb8 <USBH_UserProcess+0x58>)
 8009f92:	2203      	movs	r2, #3
 8009f94:	701a      	strb	r2, [r3, #0]
  break;
 8009f96:	e008      	b.n	8009faa <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009f98:	4b07      	ldr	r3, [pc, #28]	@ (8009fb8 <USBH_UserProcess+0x58>)
 8009f9a:	2202      	movs	r2, #2
 8009f9c:	701a      	strb	r2, [r3, #0]
  break;
 8009f9e:	e004      	b.n	8009faa <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009fa0:	4b05      	ldr	r3, [pc, #20]	@ (8009fb8 <USBH_UserProcess+0x58>)
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	701a      	strb	r2, [r3, #0]
  break;
 8009fa6:	e000      	b.n	8009faa <USBH_UserProcess+0x4a>

  default:
  break;
 8009fa8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009faa:	bf00      	nop
 8009fac:	370c      	adds	r7, #12
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	20000b8c 	.word	0x20000b8c

08009fbc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b08a      	sub	sp, #40	@ 0x28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009fc4:	f107 0314 	add.w	r3, r7, #20
 8009fc8:	2200      	movs	r2, #0
 8009fca:	601a      	str	r2, [r3, #0]
 8009fcc:	605a      	str	r2, [r3, #4]
 8009fce:	609a      	str	r2, [r3, #8]
 8009fd0:	60da      	str	r2, [r3, #12]
 8009fd2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009fdc:	d147      	bne.n	800a06e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009fde:	2300      	movs	r3, #0
 8009fe0:	613b      	str	r3, [r7, #16]
 8009fe2:	4b25      	ldr	r3, [pc, #148]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 8009fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fe6:	4a24      	ldr	r2, [pc, #144]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 8009fe8:	f043 0301 	orr.w	r3, r3, #1
 8009fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8009fee:	4b22      	ldr	r3, [pc, #136]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 8009ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff2:	f003 0301 	and.w	r3, r3, #1
 8009ff6:	613b      	str	r3, [r7, #16]
 8009ff8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009ffa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a000:	2300      	movs	r3, #0
 800a002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a004:	2300      	movs	r3, #0
 800a006:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a008:	f107 0314 	add.w	r3, r7, #20
 800a00c:	4619      	mov	r1, r3
 800a00e:	481b      	ldr	r0, [pc, #108]	@ (800a07c <HAL_HCD_MspInit+0xc0>)
 800a010:	f7f8 f996 	bl	8002340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a014:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a01a:	2302      	movs	r3, #2
 800a01c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a01e:	2300      	movs	r3, #0
 800a020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a022:	2300      	movs	r3, #0
 800a024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a026:	230a      	movs	r3, #10
 800a028:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a02a:	f107 0314 	add.w	r3, r7, #20
 800a02e:	4619      	mov	r1, r3
 800a030:	4812      	ldr	r0, [pc, #72]	@ (800a07c <HAL_HCD_MspInit+0xc0>)
 800a032:	f7f8 f985 	bl	8002340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a036:	4b10      	ldr	r3, [pc, #64]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 800a038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a03a:	4a0f      	ldr	r2, [pc, #60]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 800a03c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a040:	6353      	str	r3, [r2, #52]	@ 0x34
 800a042:	2300      	movs	r3, #0
 800a044:	60fb      	str	r3, [r7, #12]
 800a046:	4b0c      	ldr	r3, [pc, #48]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 800a048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a04a:	4a0b      	ldr	r2, [pc, #44]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 800a04c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a050:	6453      	str	r3, [r2, #68]	@ 0x44
 800a052:	4b09      	ldr	r3, [pc, #36]	@ (800a078 <HAL_HCD_MspInit+0xbc>)
 800a054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a056:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a05a:	60fb      	str	r3, [r7, #12]
 800a05c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a05e:	2200      	movs	r2, #0
 800a060:	2100      	movs	r1, #0
 800a062:	2043      	movs	r0, #67	@ 0x43
 800a064:	f7f8 f935 	bl	80022d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a068:	2043      	movs	r0, #67	@ 0x43
 800a06a:	f7f8 f94e 	bl	800230a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a06e:	bf00      	nop
 800a070:	3728      	adds	r7, #40	@ 0x28
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	40023800 	.word	0x40023800
 800a07c:	40020000 	.word	0x40020000

0800a080 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a08e:	4618      	mov	r0, r3
 800a090:	f7fe ff6d 	bl	8008f6e <USBH_LL_IncTimer>
}
 800a094:	bf00      	nop
 800a096:	3708      	adds	r7, #8
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b082      	sub	sp, #8
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f7fe ffa9 	bl	8009002 <USBH_LL_Connect>
}
 800a0b0:	bf00      	nop
 800a0b2:	3708      	adds	r7, #8
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7fe ffb2 	bl	8009030 <USBH_LL_Disconnect>
}
 800a0cc:	bf00      	nop
 800a0ce:	3708      	adds	r7, #8
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	460b      	mov	r3, r1
 800a0de:	70fb      	strb	r3, [r7, #3]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a0e4:	bf00      	nop
 800a0e6:	370c      	adds	r7, #12
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b082      	sub	sp, #8
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7fe ff5f 	bl	8008fc2 <USBH_LL_PortEnabled>
}
 800a104:	bf00      	nop
 800a106:	3708      	adds	r7, #8
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b082      	sub	sp, #8
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7fe ff5f 	bl	8008fde <USBH_LL_PortDisabled>
}
 800a120:	bf00      	nop
 800a122:	3708      	adds	r7, #8
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a136:	2b01      	cmp	r3, #1
 800a138:	d12a      	bne.n	800a190 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a13a:	4a18      	ldr	r2, [pc, #96]	@ (800a19c <USBH_LL_Init+0x74>)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4a15      	ldr	r2, [pc, #84]	@ (800a19c <USBH_LL_Init+0x74>)
 800a146:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a14a:	4b14      	ldr	r3, [pc, #80]	@ (800a19c <USBH_LL_Init+0x74>)
 800a14c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a150:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a152:	4b12      	ldr	r3, [pc, #72]	@ (800a19c <USBH_LL_Init+0x74>)
 800a154:	2208      	movs	r2, #8
 800a156:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a158:	4b10      	ldr	r3, [pc, #64]	@ (800a19c <USBH_LL_Init+0x74>)
 800a15a:	2201      	movs	r2, #1
 800a15c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a15e:	4b0f      	ldr	r3, [pc, #60]	@ (800a19c <USBH_LL_Init+0x74>)
 800a160:	2200      	movs	r2, #0
 800a162:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a164:	4b0d      	ldr	r3, [pc, #52]	@ (800a19c <USBH_LL_Init+0x74>)
 800a166:	2202      	movs	r2, #2
 800a168:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a16a:	4b0c      	ldr	r3, [pc, #48]	@ (800a19c <USBH_LL_Init+0x74>)
 800a16c:	2200      	movs	r2, #0
 800a16e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a170:	480a      	ldr	r0, [pc, #40]	@ (800a19c <USBH_LL_Init+0x74>)
 800a172:	f7f8 facb 	bl	800270c <HAL_HCD_Init>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d001      	beq.n	800a180 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a17c:	f7f7 f958 	bl	8001430 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a180:	4806      	ldr	r0, [pc, #24]	@ (800a19c <USBH_LL_Init+0x74>)
 800a182:	f7f8 ff09 	bl	8002f98 <HAL_HCD_GetCurrentFrame>
 800a186:	4603      	mov	r3, r0
 800a188:	4619      	mov	r1, r3
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f7fe fee0 	bl	8008f50 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	4618      	mov	r0, r3
 800a194:	3708      	adds	r7, #8
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	20000b90 	.word	0x20000b90

0800a1a0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f7f8 fe76 	bl	8002ea8 <HAL_HCD_Start>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1c0:	7bfb      	ldrb	r3, [r7, #15]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f000 f94c 	bl	800a460 <USBH_Get_USB_Status>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3710      	adds	r7, #16
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b084      	sub	sp, #16
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f7f8 fe7e 	bl	8002eee <HAL_HCD_Stop>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1f6:	7bfb      	ldrb	r3, [r7, #15]
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f000 f931 	bl	800a460 <USBH_Get_USB_Status>
 800a1fe:	4603      	mov	r3, r0
 800a200:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a202:	7bbb      	ldrb	r3, [r7, #14]
}
 800a204:	4618      	mov	r0, r3
 800a206:	3710      	adds	r7, #16
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b084      	sub	sp, #16
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a214:	2301      	movs	r3, #1
 800a216:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a21e:	4618      	mov	r0, r3
 800a220:	f7f8 fec8 	bl	8002fb4 <HAL_HCD_GetCurrentSpeed>
 800a224:	4603      	mov	r3, r0
 800a226:	2b02      	cmp	r3, #2
 800a228:	d00c      	beq.n	800a244 <USBH_LL_GetSpeed+0x38>
 800a22a:	2b02      	cmp	r3, #2
 800a22c:	d80d      	bhi.n	800a24a <USBH_LL_GetSpeed+0x3e>
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d002      	beq.n	800a238 <USBH_LL_GetSpeed+0x2c>
 800a232:	2b01      	cmp	r3, #1
 800a234:	d003      	beq.n	800a23e <USBH_LL_GetSpeed+0x32>
 800a236:	e008      	b.n	800a24a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a238:	2300      	movs	r3, #0
 800a23a:	73fb      	strb	r3, [r7, #15]
    break;
 800a23c:	e008      	b.n	800a250 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a23e:	2301      	movs	r3, #1
 800a240:	73fb      	strb	r3, [r7, #15]
    break;
 800a242:	e005      	b.n	800a250 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a244:	2302      	movs	r3, #2
 800a246:	73fb      	strb	r3, [r7, #15]
    break;
 800a248:	e002      	b.n	800a250 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a24a:	2301      	movs	r3, #1
 800a24c:	73fb      	strb	r3, [r7, #15]
    break;
 800a24e:	bf00      	nop
  }
  return  speed;
 800a250:	7bfb      	ldrb	r3, [r7, #15]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b084      	sub	sp, #16
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a262:	2300      	movs	r3, #0
 800a264:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a266:	2300      	movs	r3, #0
 800a268:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a270:	4618      	mov	r0, r3
 800a272:	f7f8 fe59 	bl	8002f28 <HAL_HCD_ResetPort>
 800a276:	4603      	mov	r3, r0
 800a278:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a27a:	7bfb      	ldrb	r3, [r7, #15]
 800a27c:	4618      	mov	r0, r3
 800a27e:	f000 f8ef 	bl	800a460 <USBH_Get_USB_Status>
 800a282:	4603      	mov	r3, r0
 800a284:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a286:	7bbb      	ldrb	r3, [r7, #14]
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3710      	adds	r7, #16
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b082      	sub	sp, #8
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	460b      	mov	r3, r1
 800a29a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2a2:	78fa      	ldrb	r2, [r7, #3]
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f7f8 fe61 	bl	8002f6e <HAL_HCD_HC_GetXferCount>
 800a2ac:	4603      	mov	r3, r0
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3708      	adds	r7, #8
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}

0800a2b6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800a2b6:	b590      	push	{r4, r7, lr}
 800a2b8:	b089      	sub	sp, #36	@ 0x24
 800a2ba:	af04      	add	r7, sp, #16
 800a2bc:	6078      	str	r0, [r7, #4]
 800a2be:	4608      	mov	r0, r1
 800a2c0:	4611      	mov	r1, r2
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	70fb      	strb	r3, [r7, #3]
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	70bb      	strb	r3, [r7, #2]
 800a2cc:	4613      	mov	r3, r2
 800a2ce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a2de:	787c      	ldrb	r4, [r7, #1]
 800a2e0:	78ba      	ldrb	r2, [r7, #2]
 800a2e2:	78f9      	ldrb	r1, [r7, #3]
 800a2e4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a2e6:	9302      	str	r3, [sp, #8]
 800a2e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a2ec:	9301      	str	r3, [sp, #4]
 800a2ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a2f2:	9300      	str	r3, [sp, #0]
 800a2f4:	4623      	mov	r3, r4
 800a2f6:	f7f8 fa70 	bl	80027da <HAL_HCD_HC_Init>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a2fe:	7bfb      	ldrb	r3, [r7, #15]
 800a300:	4618      	mov	r0, r3
 800a302:	f000 f8ad 	bl	800a460 <USBH_Get_USB_Status>
 800a306:	4603      	mov	r3, r0
 800a308:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a30a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3714      	adds	r7, #20
 800a310:	46bd      	mov	sp, r7
 800a312:	bd90      	pop	{r4, r7, pc}

0800a314 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a314:	b480      	push	{r7}
 800a316:	b083      	sub	sp, #12
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	460b      	mov	r3, r1
 800a31e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	370c      	adds	r7, #12
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a32e:	b590      	push	{r4, r7, lr}
 800a330:	b089      	sub	sp, #36	@ 0x24
 800a332:	af04      	add	r7, sp, #16
 800a334:	6078      	str	r0, [r7, #4]
 800a336:	4608      	mov	r0, r1
 800a338:	4611      	mov	r1, r2
 800a33a:	461a      	mov	r2, r3
 800a33c:	4603      	mov	r3, r0
 800a33e:	70fb      	strb	r3, [r7, #3]
 800a340:	460b      	mov	r3, r1
 800a342:	70bb      	strb	r3, [r7, #2]
 800a344:	4613      	mov	r3, r2
 800a346:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a348:	2300      	movs	r3, #0
 800a34a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a34c:	2300      	movs	r3, #0
 800a34e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a356:	787c      	ldrb	r4, [r7, #1]
 800a358:	78ba      	ldrb	r2, [r7, #2]
 800a35a:	78f9      	ldrb	r1, [r7, #3]
 800a35c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a360:	9303      	str	r3, [sp, #12]
 800a362:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a364:	9302      	str	r3, [sp, #8]
 800a366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a368:	9301      	str	r3, [sp, #4]
 800a36a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a36e:	9300      	str	r3, [sp, #0]
 800a370:	4623      	mov	r3, r4
 800a372:	f7f8 faeb 	bl	800294c <HAL_HCD_HC_SubmitRequest>
 800a376:	4603      	mov	r3, r0
 800a378:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a37a:	7bfb      	ldrb	r3, [r7, #15]
 800a37c:	4618      	mov	r0, r3
 800a37e:	f000 f86f 	bl	800a460 <USBH_Get_USB_Status>
 800a382:	4603      	mov	r3, r0
 800a384:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a386:	7bbb      	ldrb	r3, [r7, #14]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3714      	adds	r7, #20
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd90      	pop	{r4, r7, pc}

0800a390 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	460b      	mov	r3, r1
 800a39a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a3a2:	78fa      	ldrb	r2, [r7, #3]
 800a3a4:	4611      	mov	r1, r2
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f7f8 fdcc 	bl	8002f44 <HAL_HCD_HC_GetURBState>
 800a3ac:	4603      	mov	r3, r0
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3708      	adds	r7, #8
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}

0800a3b6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a3b6:	b580      	push	{r7, lr}
 800a3b8:	b082      	sub	sp, #8
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	6078      	str	r0, [r7, #4]
 800a3be:	460b      	mov	r3, r1
 800a3c0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d103      	bne.n	800a3d4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a3cc:	78fb      	ldrb	r3, [r7, #3]
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f000 f872 	bl	800a4b8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a3d4:	20c8      	movs	r0, #200	@ 0xc8
 800a3d6:	f7f7 fd81 	bl	8001edc <HAL_Delay>
  return USBH_OK;
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3708      	adds	r7, #8
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	70fb      	strb	r3, [r7, #3]
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a3fa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a3fc:	78fa      	ldrb	r2, [r7, #3]
 800a3fe:	68f9      	ldr	r1, [r7, #12]
 800a400:	4613      	mov	r3, r2
 800a402:	011b      	lsls	r3, r3, #4
 800a404:	1a9b      	subs	r3, r3, r2
 800a406:	009b      	lsls	r3, r3, #2
 800a408:	440b      	add	r3, r1
 800a40a:	3317      	adds	r3, #23
 800a40c:	781b      	ldrb	r3, [r3, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d00a      	beq.n	800a428 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a412:	78fa      	ldrb	r2, [r7, #3]
 800a414:	68f9      	ldr	r1, [r7, #12]
 800a416:	4613      	mov	r3, r2
 800a418:	011b      	lsls	r3, r3, #4
 800a41a:	1a9b      	subs	r3, r3, r2
 800a41c:	009b      	lsls	r3, r3, #2
 800a41e:	440b      	add	r3, r1
 800a420:	333c      	adds	r3, #60	@ 0x3c
 800a422:	78ba      	ldrb	r2, [r7, #2]
 800a424:	701a      	strb	r2, [r3, #0]
 800a426:	e009      	b.n	800a43c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a428:	78fa      	ldrb	r2, [r7, #3]
 800a42a:	68f9      	ldr	r1, [r7, #12]
 800a42c:	4613      	mov	r3, r2
 800a42e:	011b      	lsls	r3, r3, #4
 800a430:	1a9b      	subs	r3, r3, r2
 800a432:	009b      	lsls	r3, r3, #2
 800a434:	440b      	add	r3, r1
 800a436:	333d      	adds	r3, #61	@ 0x3d
 800a438:	78ba      	ldrb	r2, [r7, #2]
 800a43a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a43c:	2300      	movs	r3, #0
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3714      	adds	r7, #20
 800a442:	46bd      	mov	sp, r7
 800a444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a448:	4770      	bx	lr

0800a44a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a44a:	b580      	push	{r7, lr}
 800a44c:	b082      	sub	sp, #8
 800a44e:	af00      	add	r7, sp, #0
 800a450:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f7f7 fd42 	bl	8001edc <HAL_Delay>
}
 800a458:	bf00      	nop
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a460:	b480      	push	{r7}
 800a462:	b085      	sub	sp, #20
 800a464:	af00      	add	r7, sp, #0
 800a466:	4603      	mov	r3, r0
 800a468:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a46a:	2300      	movs	r3, #0
 800a46c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a46e:	79fb      	ldrb	r3, [r7, #7]
 800a470:	2b03      	cmp	r3, #3
 800a472:	d817      	bhi.n	800a4a4 <USBH_Get_USB_Status+0x44>
 800a474:	a201      	add	r2, pc, #4	@ (adr r2, 800a47c <USBH_Get_USB_Status+0x1c>)
 800a476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a47a:	bf00      	nop
 800a47c:	0800a48d 	.word	0x0800a48d
 800a480:	0800a493 	.word	0x0800a493
 800a484:	0800a499 	.word	0x0800a499
 800a488:	0800a49f 	.word	0x0800a49f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a48c:	2300      	movs	r3, #0
 800a48e:	73fb      	strb	r3, [r7, #15]
    break;
 800a490:	e00b      	b.n	800a4aa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a492:	2302      	movs	r3, #2
 800a494:	73fb      	strb	r3, [r7, #15]
    break;
 800a496:	e008      	b.n	800a4aa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a498:	2301      	movs	r3, #1
 800a49a:	73fb      	strb	r3, [r7, #15]
    break;
 800a49c:	e005      	b.n	800a4aa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a49e:	2302      	movs	r3, #2
 800a4a0:	73fb      	strb	r3, [r7, #15]
    break;
 800a4a2:	e002      	b.n	800a4aa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a4a4:	2302      	movs	r3, #2
 800a4a6:	73fb      	strb	r3, [r7, #15]
    break;
 800a4a8:	bf00      	nop
  }
  return usb_status;
 800a4aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3714      	adds	r7, #20
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	4603      	mov	r3, r0
 800a4c0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a4c2:	79fb      	ldrb	r3, [r7, #7]
 800a4c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a4c6:	79fb      	ldrb	r3, [r7, #7]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d102      	bne.n	800a4d2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73fb      	strb	r3, [r7, #15]
 800a4d0:	e001      	b.n	800a4d6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
 800a4d8:	461a      	mov	r2, r3
 800a4da:	2101      	movs	r1, #1
 800a4dc:	4803      	ldr	r0, [pc, #12]	@ (800a4ec <MX_DriverVbusFS+0x34>)
 800a4de:	f7f8 f8e3 	bl	80026a8 <HAL_GPIO_WritePin>
}
 800a4e2:	bf00      	nop
 800a4e4:	3710      	adds	r7, #16
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
 800a4ea:	bf00      	nop
 800a4ec:	40020800 	.word	0x40020800

0800a4f0 <malloc>:
 800a4f0:	4b02      	ldr	r3, [pc, #8]	@ (800a4fc <malloc+0xc>)
 800a4f2:	4601      	mov	r1, r0
 800a4f4:	6818      	ldr	r0, [r3, #0]
 800a4f6:	f000 b82d 	b.w	800a554 <_malloc_r>
 800a4fa:	bf00      	nop
 800a4fc:	2000060c 	.word	0x2000060c

0800a500 <free>:
 800a500:	4b02      	ldr	r3, [pc, #8]	@ (800a50c <free+0xc>)
 800a502:	4601      	mov	r1, r0
 800a504:	6818      	ldr	r0, [r3, #0]
 800a506:	f000 b8f5 	b.w	800a6f4 <_free_r>
 800a50a:	bf00      	nop
 800a50c:	2000060c 	.word	0x2000060c

0800a510 <sbrk_aligned>:
 800a510:	b570      	push	{r4, r5, r6, lr}
 800a512:	4e0f      	ldr	r6, [pc, #60]	@ (800a550 <sbrk_aligned+0x40>)
 800a514:	460c      	mov	r4, r1
 800a516:	6831      	ldr	r1, [r6, #0]
 800a518:	4605      	mov	r5, r0
 800a51a:	b911      	cbnz	r1, 800a522 <sbrk_aligned+0x12>
 800a51c:	f000 f8ae 	bl	800a67c <_sbrk_r>
 800a520:	6030      	str	r0, [r6, #0]
 800a522:	4621      	mov	r1, r4
 800a524:	4628      	mov	r0, r5
 800a526:	f000 f8a9 	bl	800a67c <_sbrk_r>
 800a52a:	1c43      	adds	r3, r0, #1
 800a52c:	d103      	bne.n	800a536 <sbrk_aligned+0x26>
 800a52e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a532:	4620      	mov	r0, r4
 800a534:	bd70      	pop	{r4, r5, r6, pc}
 800a536:	1cc4      	adds	r4, r0, #3
 800a538:	f024 0403 	bic.w	r4, r4, #3
 800a53c:	42a0      	cmp	r0, r4
 800a53e:	d0f8      	beq.n	800a532 <sbrk_aligned+0x22>
 800a540:	1a21      	subs	r1, r4, r0
 800a542:	4628      	mov	r0, r5
 800a544:	f000 f89a 	bl	800a67c <_sbrk_r>
 800a548:	3001      	adds	r0, #1
 800a54a:	d1f2      	bne.n	800a532 <sbrk_aligned+0x22>
 800a54c:	e7ef      	b.n	800a52e <sbrk_aligned+0x1e>
 800a54e:	bf00      	nop
 800a550:	20000f70 	.word	0x20000f70

0800a554 <_malloc_r>:
 800a554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a558:	1ccd      	adds	r5, r1, #3
 800a55a:	f025 0503 	bic.w	r5, r5, #3
 800a55e:	3508      	adds	r5, #8
 800a560:	2d0c      	cmp	r5, #12
 800a562:	bf38      	it	cc
 800a564:	250c      	movcc	r5, #12
 800a566:	2d00      	cmp	r5, #0
 800a568:	4606      	mov	r6, r0
 800a56a:	db01      	blt.n	800a570 <_malloc_r+0x1c>
 800a56c:	42a9      	cmp	r1, r5
 800a56e:	d904      	bls.n	800a57a <_malloc_r+0x26>
 800a570:	230c      	movs	r3, #12
 800a572:	6033      	str	r3, [r6, #0]
 800a574:	2000      	movs	r0, #0
 800a576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a57a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a650 <_malloc_r+0xfc>
 800a57e:	f000 f869 	bl	800a654 <__malloc_lock>
 800a582:	f8d8 3000 	ldr.w	r3, [r8]
 800a586:	461c      	mov	r4, r3
 800a588:	bb44      	cbnz	r4, 800a5dc <_malloc_r+0x88>
 800a58a:	4629      	mov	r1, r5
 800a58c:	4630      	mov	r0, r6
 800a58e:	f7ff ffbf 	bl	800a510 <sbrk_aligned>
 800a592:	1c43      	adds	r3, r0, #1
 800a594:	4604      	mov	r4, r0
 800a596:	d158      	bne.n	800a64a <_malloc_r+0xf6>
 800a598:	f8d8 4000 	ldr.w	r4, [r8]
 800a59c:	4627      	mov	r7, r4
 800a59e:	2f00      	cmp	r7, #0
 800a5a0:	d143      	bne.n	800a62a <_malloc_r+0xd6>
 800a5a2:	2c00      	cmp	r4, #0
 800a5a4:	d04b      	beq.n	800a63e <_malloc_r+0xea>
 800a5a6:	6823      	ldr	r3, [r4, #0]
 800a5a8:	4639      	mov	r1, r7
 800a5aa:	4630      	mov	r0, r6
 800a5ac:	eb04 0903 	add.w	r9, r4, r3
 800a5b0:	f000 f864 	bl	800a67c <_sbrk_r>
 800a5b4:	4581      	cmp	r9, r0
 800a5b6:	d142      	bne.n	800a63e <_malloc_r+0xea>
 800a5b8:	6821      	ldr	r1, [r4, #0]
 800a5ba:	1a6d      	subs	r5, r5, r1
 800a5bc:	4629      	mov	r1, r5
 800a5be:	4630      	mov	r0, r6
 800a5c0:	f7ff ffa6 	bl	800a510 <sbrk_aligned>
 800a5c4:	3001      	adds	r0, #1
 800a5c6:	d03a      	beq.n	800a63e <_malloc_r+0xea>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	442b      	add	r3, r5
 800a5cc:	6023      	str	r3, [r4, #0]
 800a5ce:	f8d8 3000 	ldr.w	r3, [r8]
 800a5d2:	685a      	ldr	r2, [r3, #4]
 800a5d4:	bb62      	cbnz	r2, 800a630 <_malloc_r+0xdc>
 800a5d6:	f8c8 7000 	str.w	r7, [r8]
 800a5da:	e00f      	b.n	800a5fc <_malloc_r+0xa8>
 800a5dc:	6822      	ldr	r2, [r4, #0]
 800a5de:	1b52      	subs	r2, r2, r5
 800a5e0:	d420      	bmi.n	800a624 <_malloc_r+0xd0>
 800a5e2:	2a0b      	cmp	r2, #11
 800a5e4:	d917      	bls.n	800a616 <_malloc_r+0xc2>
 800a5e6:	1961      	adds	r1, r4, r5
 800a5e8:	42a3      	cmp	r3, r4
 800a5ea:	6025      	str	r5, [r4, #0]
 800a5ec:	bf18      	it	ne
 800a5ee:	6059      	strne	r1, [r3, #4]
 800a5f0:	6863      	ldr	r3, [r4, #4]
 800a5f2:	bf08      	it	eq
 800a5f4:	f8c8 1000 	streq.w	r1, [r8]
 800a5f8:	5162      	str	r2, [r4, r5]
 800a5fa:	604b      	str	r3, [r1, #4]
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	f000 f82f 	bl	800a660 <__malloc_unlock>
 800a602:	f104 000b 	add.w	r0, r4, #11
 800a606:	1d23      	adds	r3, r4, #4
 800a608:	f020 0007 	bic.w	r0, r0, #7
 800a60c:	1ac2      	subs	r2, r0, r3
 800a60e:	bf1c      	itt	ne
 800a610:	1a1b      	subne	r3, r3, r0
 800a612:	50a3      	strne	r3, [r4, r2]
 800a614:	e7af      	b.n	800a576 <_malloc_r+0x22>
 800a616:	6862      	ldr	r2, [r4, #4]
 800a618:	42a3      	cmp	r3, r4
 800a61a:	bf0c      	ite	eq
 800a61c:	f8c8 2000 	streq.w	r2, [r8]
 800a620:	605a      	strne	r2, [r3, #4]
 800a622:	e7eb      	b.n	800a5fc <_malloc_r+0xa8>
 800a624:	4623      	mov	r3, r4
 800a626:	6864      	ldr	r4, [r4, #4]
 800a628:	e7ae      	b.n	800a588 <_malloc_r+0x34>
 800a62a:	463c      	mov	r4, r7
 800a62c:	687f      	ldr	r7, [r7, #4]
 800a62e:	e7b6      	b.n	800a59e <_malloc_r+0x4a>
 800a630:	461a      	mov	r2, r3
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	42a3      	cmp	r3, r4
 800a636:	d1fb      	bne.n	800a630 <_malloc_r+0xdc>
 800a638:	2300      	movs	r3, #0
 800a63a:	6053      	str	r3, [r2, #4]
 800a63c:	e7de      	b.n	800a5fc <_malloc_r+0xa8>
 800a63e:	230c      	movs	r3, #12
 800a640:	6033      	str	r3, [r6, #0]
 800a642:	4630      	mov	r0, r6
 800a644:	f000 f80c 	bl	800a660 <__malloc_unlock>
 800a648:	e794      	b.n	800a574 <_malloc_r+0x20>
 800a64a:	6005      	str	r5, [r0, #0]
 800a64c:	e7d6      	b.n	800a5fc <_malloc_r+0xa8>
 800a64e:	bf00      	nop
 800a650:	20000f74 	.word	0x20000f74

0800a654 <__malloc_lock>:
 800a654:	4801      	ldr	r0, [pc, #4]	@ (800a65c <__malloc_lock+0x8>)
 800a656:	f000 b84b 	b.w	800a6f0 <__retarget_lock_acquire_recursive>
 800a65a:	bf00      	nop
 800a65c:	200010b0 	.word	0x200010b0

0800a660 <__malloc_unlock>:
 800a660:	4801      	ldr	r0, [pc, #4]	@ (800a668 <__malloc_unlock+0x8>)
 800a662:	f000 b846 	b.w	800a6f2 <__retarget_lock_release_recursive>
 800a666:	bf00      	nop
 800a668:	200010b0 	.word	0x200010b0

0800a66c <memset>:
 800a66c:	4402      	add	r2, r0
 800a66e:	4603      	mov	r3, r0
 800a670:	4293      	cmp	r3, r2
 800a672:	d100      	bne.n	800a676 <memset+0xa>
 800a674:	4770      	bx	lr
 800a676:	f803 1b01 	strb.w	r1, [r3], #1
 800a67a:	e7f9      	b.n	800a670 <memset+0x4>

0800a67c <_sbrk_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	4d06      	ldr	r5, [pc, #24]	@ (800a698 <_sbrk_r+0x1c>)
 800a680:	2300      	movs	r3, #0
 800a682:	4604      	mov	r4, r0
 800a684:	4608      	mov	r0, r1
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	f7f7 f82a 	bl	80016e0 <_sbrk>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d102      	bne.n	800a696 <_sbrk_r+0x1a>
 800a690:	682b      	ldr	r3, [r5, #0]
 800a692:	b103      	cbz	r3, 800a696 <_sbrk_r+0x1a>
 800a694:	6023      	str	r3, [r4, #0]
 800a696:	bd38      	pop	{r3, r4, r5, pc}
 800a698:	200010b4 	.word	0x200010b4

0800a69c <__errno>:
 800a69c:	4b01      	ldr	r3, [pc, #4]	@ (800a6a4 <__errno+0x8>)
 800a69e:	6818      	ldr	r0, [r3, #0]
 800a6a0:	4770      	bx	lr
 800a6a2:	bf00      	nop
 800a6a4:	2000060c 	.word	0x2000060c

0800a6a8 <__libc_init_array>:
 800a6a8:	b570      	push	{r4, r5, r6, lr}
 800a6aa:	4d0d      	ldr	r5, [pc, #52]	@ (800a6e0 <__libc_init_array+0x38>)
 800a6ac:	4c0d      	ldr	r4, [pc, #52]	@ (800a6e4 <__libc_init_array+0x3c>)
 800a6ae:	1b64      	subs	r4, r4, r5
 800a6b0:	10a4      	asrs	r4, r4, #2
 800a6b2:	2600      	movs	r6, #0
 800a6b4:	42a6      	cmp	r6, r4
 800a6b6:	d109      	bne.n	800a6cc <__libc_init_array+0x24>
 800a6b8:	4d0b      	ldr	r5, [pc, #44]	@ (800a6e8 <__libc_init_array+0x40>)
 800a6ba:	4c0c      	ldr	r4, [pc, #48]	@ (800a6ec <__libc_init_array+0x44>)
 800a6bc:	f000 f864 	bl	800a788 <_init>
 800a6c0:	1b64      	subs	r4, r4, r5
 800a6c2:	10a4      	asrs	r4, r4, #2
 800a6c4:	2600      	movs	r6, #0
 800a6c6:	42a6      	cmp	r6, r4
 800a6c8:	d105      	bne.n	800a6d6 <__libc_init_array+0x2e>
 800a6ca:	bd70      	pop	{r4, r5, r6, pc}
 800a6cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6d0:	4798      	blx	r3
 800a6d2:	3601      	adds	r6, #1
 800a6d4:	e7ee      	b.n	800a6b4 <__libc_init_array+0xc>
 800a6d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6da:	4798      	blx	r3
 800a6dc:	3601      	adds	r6, #1
 800a6de:	e7f2      	b.n	800a6c6 <__libc_init_array+0x1e>
 800a6e0:	0800a7c4 	.word	0x0800a7c4
 800a6e4:	0800a7c4 	.word	0x0800a7c4
 800a6e8:	0800a7c4 	.word	0x0800a7c4
 800a6ec:	0800a7c8 	.word	0x0800a7c8

0800a6f0 <__retarget_lock_acquire_recursive>:
 800a6f0:	4770      	bx	lr

0800a6f2 <__retarget_lock_release_recursive>:
 800a6f2:	4770      	bx	lr

0800a6f4 <_free_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	4605      	mov	r5, r0
 800a6f8:	2900      	cmp	r1, #0
 800a6fa:	d041      	beq.n	800a780 <_free_r+0x8c>
 800a6fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a700:	1f0c      	subs	r4, r1, #4
 800a702:	2b00      	cmp	r3, #0
 800a704:	bfb8      	it	lt
 800a706:	18e4      	addlt	r4, r4, r3
 800a708:	f7ff ffa4 	bl	800a654 <__malloc_lock>
 800a70c:	4a1d      	ldr	r2, [pc, #116]	@ (800a784 <_free_r+0x90>)
 800a70e:	6813      	ldr	r3, [r2, #0]
 800a710:	b933      	cbnz	r3, 800a720 <_free_r+0x2c>
 800a712:	6063      	str	r3, [r4, #4]
 800a714:	6014      	str	r4, [r2, #0]
 800a716:	4628      	mov	r0, r5
 800a718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a71c:	f7ff bfa0 	b.w	800a660 <__malloc_unlock>
 800a720:	42a3      	cmp	r3, r4
 800a722:	d908      	bls.n	800a736 <_free_r+0x42>
 800a724:	6820      	ldr	r0, [r4, #0]
 800a726:	1821      	adds	r1, r4, r0
 800a728:	428b      	cmp	r3, r1
 800a72a:	bf01      	itttt	eq
 800a72c:	6819      	ldreq	r1, [r3, #0]
 800a72e:	685b      	ldreq	r3, [r3, #4]
 800a730:	1809      	addeq	r1, r1, r0
 800a732:	6021      	streq	r1, [r4, #0]
 800a734:	e7ed      	b.n	800a712 <_free_r+0x1e>
 800a736:	461a      	mov	r2, r3
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	b10b      	cbz	r3, 800a740 <_free_r+0x4c>
 800a73c:	42a3      	cmp	r3, r4
 800a73e:	d9fa      	bls.n	800a736 <_free_r+0x42>
 800a740:	6811      	ldr	r1, [r2, #0]
 800a742:	1850      	adds	r0, r2, r1
 800a744:	42a0      	cmp	r0, r4
 800a746:	d10b      	bne.n	800a760 <_free_r+0x6c>
 800a748:	6820      	ldr	r0, [r4, #0]
 800a74a:	4401      	add	r1, r0
 800a74c:	1850      	adds	r0, r2, r1
 800a74e:	4283      	cmp	r3, r0
 800a750:	6011      	str	r1, [r2, #0]
 800a752:	d1e0      	bne.n	800a716 <_free_r+0x22>
 800a754:	6818      	ldr	r0, [r3, #0]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	6053      	str	r3, [r2, #4]
 800a75a:	4408      	add	r0, r1
 800a75c:	6010      	str	r0, [r2, #0]
 800a75e:	e7da      	b.n	800a716 <_free_r+0x22>
 800a760:	d902      	bls.n	800a768 <_free_r+0x74>
 800a762:	230c      	movs	r3, #12
 800a764:	602b      	str	r3, [r5, #0]
 800a766:	e7d6      	b.n	800a716 <_free_r+0x22>
 800a768:	6820      	ldr	r0, [r4, #0]
 800a76a:	1821      	adds	r1, r4, r0
 800a76c:	428b      	cmp	r3, r1
 800a76e:	bf04      	itt	eq
 800a770:	6819      	ldreq	r1, [r3, #0]
 800a772:	685b      	ldreq	r3, [r3, #4]
 800a774:	6063      	str	r3, [r4, #4]
 800a776:	bf04      	itt	eq
 800a778:	1809      	addeq	r1, r1, r0
 800a77a:	6021      	streq	r1, [r4, #0]
 800a77c:	6054      	str	r4, [r2, #4]
 800a77e:	e7ca      	b.n	800a716 <_free_r+0x22>
 800a780:	bd38      	pop	{r3, r4, r5, pc}
 800a782:	bf00      	nop
 800a784:	20000f74 	.word	0x20000f74

0800a788 <_init>:
 800a788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78a:	bf00      	nop
 800a78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a78e:	bc08      	pop	{r3}
 800a790:	469e      	mov	lr, r3
 800a792:	4770      	bx	lr

0800a794 <_fini>:
 800a794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a796:	bf00      	nop
 800a798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a79a:	bc08      	pop	{r3}
 800a79c:	469e      	mov	lr, r3
 800a79e:	4770      	bx	lr
