Cleaning temporary run in directory
Running test syntax
Using [1] processors for this benchmarking suite
Benchmark is: syntax
running benchmark @/workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run036
 BENCHMARK IS: syntax
 ========= Synthesizing Circuits
       --- syntax/8_bit_for_pass_through_module/no_arch
--- PASSED syntax/8_bit_for_pass_through_module/no_arch
       --- syntax/8_bit_for_pass_through_off_by_1/no_arch
--- PASSED syntax/8_bit_for_pass_through_off_by_1/no_arch
       --- syntax/8_bit_for_pass_through/no_arch
--- PASSED syntax/8_bit_for_pass_through/no_arch
       --- syntax/bm_DL_4_bit_updown_counter/no_arch
--- PASSED syntax/bm_DL_4_bit_updown_counter/no_arch
       --- syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
--- PASSED syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
       --- syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
--- PASSED syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
       --- syntax/bm_DL_simple_fsm/no_arch
--- PASSED syntax/bm_DL_simple_fsm/no_arch
       --- syntax/bm_jk_rtl/no_arch
--- PASSED syntax/bm_jk_rtl/no_arch
       --- syntax/complex_post_for_loop/no_arch
--- PASSED syntax/complex_post_for_loop/no_arch
       --- syntax/constant_module_inst/no_arch
--- PASSED syntax/constant_module_inst/no_arch
       --- syntax/diffeq_f_systemC/no_arch
--- PASSED syntax/diffeq_f_systemC/no_arch
       --- syntax/diffeq_paj_convert/no_arch
--- PASSED syntax/diffeq_paj_convert/no_arch
       --- syntax/flip_flop_enable/no_arch
--- PASSED syntax/flip_flop_enable/no_arch
       --- syntax/flip_flop_enable_w_begin_label/no_arch
--- PASSED syntax/flip_flop_enable_w_begin_label/no_arch
       --- syntax/function_syntax/no_arch
--- PASSED syntax/function_syntax/no_arch
       --- syntax/h7_of_8_bit_for_pass_through/no_arch
--- PASSED syntax/h7_of_8_bit_for_pass_through/no_arch
       --- syntax/ifdef-else-syntax/no_arch
--- PASSED syntax/ifdef-else-syntax/no_arch
       --- syntax/ifndef-else-syntax/no_arch
--- PASSED syntax/ifndef-else-syntax/no_arch
       --- syntax/include-syntax/no_arch
--- PASSED syntax/include-syntax/no_arch
       --- syntax/inferred_DPram/no_arch
--- PASSED syntax/inferred_DPram/no_arch
       --- syntax/inferred_ram_w_clog2/no_arch
--- PASSED syntax/inferred_ram_w_clog2/no_arch
       --- syntax/inferred_SPram/no_arch
--- PASSED syntax/inferred_SPram/no_arch
       --- syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
--- PASSED syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
       --- syntax/multi_module_io_data_types/no_arch
--- PASSED syntax/multi_module_io_data_types/no_arch
       --- syntax/multi_module/no_arch
--- PASSED syntax/multi_module/no_arch
       --- syntax/nested-ifdef-syntax/no_arch
--- PASSED syntax/nested-ifdef-syntax/no_arch
       --- syntax/not_enough_wires/no_arch
--- PASSED syntax/not_enough_wires/no_arch
       --- syntax/rs_decoder_1/no_arch
--- PASSED syntax/rs_decoder_1/no_arch
       --- syntax/rs_decoder_2/no_arch
--- PASSED syntax/rs_decoder_2/no_arch
       --- syntax/sign_extend_nomem/no_arch
--- PASSED syntax/sign_extend_nomem/no_arch
       --- syntax/spram_big/no_arch
--- PASSED syntax/spram_big/no_arch
       --- syntax/timescale_syntax/no_arch
--- PASSED syntax/timescale_syntax/no_arch
       --- syntax/undeclared_signal/no_arch
--- PASSED syntax/undeclared_signal/no_arch
 ========= Simulating Circuits
       --- syntax/8_bit_for_pass_through_module/no_arch
--- PASSED syntax/8_bit_for_pass_through_module/no_arch
       --- syntax/8_bit_for_pass_through_off_by_1/no_arch
--- PASSED syntax/8_bit_for_pass_through_off_by_1/no_arch
       --- syntax/8_bit_for_pass_through/no_arch
--- PASSED syntax/8_bit_for_pass_through/no_arch
       --- syntax/bm_DL_4_bit_updown_counter/no_arch
--- PASSED syntax/bm_DL_4_bit_updown_counter/no_arch
       --- syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
--- PASSED syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch
       --- syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
--- PASSED syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch
       --- syntax/bm_DL_simple_fsm/no_arch
--- PASSED syntax/bm_DL_simple_fsm/no_arch
       --- syntax/bm_jk_rtl/no_arch
--- PASSED syntax/bm_jk_rtl/no_arch
       --- syntax/complex_post_for_loop/no_arch
--- PASSED syntax/complex_post_for_loop/no_arch
       --- syntax/constant_module_inst/no_arch
--- PASSED syntax/constant_module_inst/no_arch
       --- syntax/diffeq_f_systemC/no_arch
--- PASSED syntax/diffeq_f_systemC/no_arch
       --- syntax/diffeq_paj_convert/no_arch
--- PASSED syntax/diffeq_paj_convert/no_arch
       --- syntax/flip_flop_enable/no_arch
--- PASSED syntax/flip_flop_enable/no_arch
       --- syntax/flip_flop_enable_w_begin_label/no_arch
--- PASSED syntax/flip_flop_enable_w_begin_label/no_arch
       --- syntax/function_syntax/no_arch
--- PASSED syntax/function_syntax/no_arch
       --- syntax/h7_of_8_bit_for_pass_through/no_arch
--- PASSED syntax/h7_of_8_bit_for_pass_through/no_arch
       --- syntax/ifdef-else-syntax/no_arch
--- PASSED syntax/ifdef-else-syntax/no_arch
       --- syntax/ifndef-else-syntax/no_arch
--- PASSED syntax/ifndef-else-syntax/no_arch
       --- syntax/include-syntax/no_arch
--- PASSED syntax/include-syntax/no_arch
       --- syntax/inferred_DPram/no_arch
--- PASSED syntax/inferred_DPram/no_arch
       --- syntax/inferred_ram_w_clog2/no_arch
--- PASSED syntax/inferred_ram_w_clog2/no_arch
       --- syntax/inferred_SPram/no_arch
--- PASSED syntax/inferred_SPram/no_arch
       --- syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
--- PASSED syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch
       --- syntax/multi_module_io_data_types/no_arch
--- PASSED syntax/multi_module_io_data_types/no_arch
       --- syntax/multi_module/no_arch
--- PASSED syntax/multi_module/no_arch
       --- syntax/nested-ifdef-syntax/no_arch
--- PASSED syntax/nested-ifdef-syntax/no_arch
       --- syntax/not_enough_wires/no_arch
--- PASSED syntax/not_enough_wires/no_arch
       --- syntax/rs_decoder_1/no_arch
--- PASSED syntax/rs_decoder_1/no_arch
       --- syntax/rs_decoder_2/no_arch
--- PASSED syntax/rs_decoder_2/no_arch
       --- syntax/sign_extend_nomem/no_arch
--- PASSED syntax/sign_extend_nomem/no_arch
       --- syntax/spram_big/no_arch
--- PASSED syntax/spram_big/no_arch
       --- syntax/timescale_syntax/no_arch
--- PASSED syntax/timescale_syntax/no_arch
       --- syntax/undeclared_signal/no_arch
--- PASSED syntax/undeclared_signal/no_arch
ran test in: 0:0:36.231
no run failure!

Test 'odin_reg_syntax' had 0 run failures

Test complete

All tests passed
