library verilog;
use verilog.vl_types.all;
entity soc_bus is
    port(
        clk             : in     vl_logic
    );
end soc_bus;
