
VVC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007450  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  08007508  08007508  00008508  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007888  08007888  00009080  2**0
                  CONTENTS
  4 .ARM          00000000  08007888  08007888  00009080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007888  08007888  00009080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007888  08007888  00008888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800788c  0800788c  0000888c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08007890  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000080  08007910  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08007910  000092f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009199  00000000  00000000  000090a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cfc  00000000  00000000  00012241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b0  00000000  00000000  00013f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000737  00000000  00000000  000148f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015888  00000000  00000000  00015027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b9ab  00000000  00000000  0002a8af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086733  00000000  00000000  0003625a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc98d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002960  00000000  00000000  000bc9d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000bf330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000080 	.word	0x20000080
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080074f0 	.word	0x080074f0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000084 	.word	0x20000084
 80000fc:	080074f0 	.word	0x080074f0

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__udivsi3>:
 8000110:	2200      	movs	r2, #0
 8000112:	0843      	lsrs	r3, r0, #1
 8000114:	428b      	cmp	r3, r1
 8000116:	d374      	bcc.n	8000202 <__udivsi3+0xf2>
 8000118:	0903      	lsrs	r3, r0, #4
 800011a:	428b      	cmp	r3, r1
 800011c:	d35f      	bcc.n	80001de <__udivsi3+0xce>
 800011e:	0a03      	lsrs	r3, r0, #8
 8000120:	428b      	cmp	r3, r1
 8000122:	d344      	bcc.n	80001ae <__udivsi3+0x9e>
 8000124:	0b03      	lsrs	r3, r0, #12
 8000126:	428b      	cmp	r3, r1
 8000128:	d328      	bcc.n	800017c <__udivsi3+0x6c>
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d30d      	bcc.n	800014c <__udivsi3+0x3c>
 8000130:	22ff      	movs	r2, #255	@ 0xff
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	ba12      	rev	r2, r2
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d302      	bcc.n	8000142 <__udivsi3+0x32>
 800013c:	1212      	asrs	r2, r2, #8
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	d065      	beq.n	800020e <__udivsi3+0xfe>
 8000142:	0b03      	lsrs	r3, r0, #12
 8000144:	428b      	cmp	r3, r1
 8000146:	d319      	bcc.n	800017c <__udivsi3+0x6c>
 8000148:	e000      	b.n	800014c <__udivsi3+0x3c>
 800014a:	0a09      	lsrs	r1, r1, #8
 800014c:	0bc3      	lsrs	r3, r0, #15
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x46>
 8000152:	03cb      	lsls	r3, r1, #15
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b83      	lsrs	r3, r0, #14
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x52>
 800015e:	038b      	lsls	r3, r1, #14
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b43      	lsrs	r3, r0, #13
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x5e>
 800016a:	034b      	lsls	r3, r1, #13
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b03      	lsrs	r3, r0, #12
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x6a>
 8000176:	030b      	lsls	r3, r1, #12
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0ac3      	lsrs	r3, r0, #11
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x76>
 8000182:	02cb      	lsls	r3, r1, #11
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a83      	lsrs	r3, r0, #10
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x82>
 800018e:	028b      	lsls	r3, r1, #10
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a43      	lsrs	r3, r0, #9
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x8e>
 800019a:	024b      	lsls	r3, r1, #9
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a03      	lsrs	r3, r0, #8
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x9a>
 80001a6:	020b      	lsls	r3, r1, #8
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	d2cd      	bcs.n	800014a <__udivsi3+0x3a>
 80001ae:	09c3      	lsrs	r3, r0, #7
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xa8>
 80001b4:	01cb      	lsls	r3, r1, #7
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0983      	lsrs	r3, r0, #6
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xb4>
 80001c0:	018b      	lsls	r3, r1, #6
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0943      	lsrs	r3, r0, #5
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xc0>
 80001cc:	014b      	lsls	r3, r1, #5
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0903      	lsrs	r3, r0, #4
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xcc>
 80001d8:	010b      	lsls	r3, r1, #4
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	08c3      	lsrs	r3, r0, #3
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xd8>
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0883      	lsrs	r3, r0, #2
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xe4>
 80001f0:	008b      	lsls	r3, r1, #2
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0843      	lsrs	r3, r0, #1
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xf0>
 80001fc:	004b      	lsls	r3, r1, #1
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	d200      	bcs.n	8000208 <__udivsi3+0xf8>
 8000206:	4601      	mov	r1, r0
 8000208:	4152      	adcs	r2, r2
 800020a:	4610      	mov	r0, r2
 800020c:	4770      	bx	lr
 800020e:	e7ff      	b.n	8000210 <__udivsi3+0x100>
 8000210:	b501      	push	{r0, lr}
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f8f0 	bl	80003f8 <__aeabi_idiv0>
 8000218:	bd02      	pop	{r1, pc}
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uidivmod>:
 800021c:	2900      	cmp	r1, #0
 800021e:	d0f7      	beq.n	8000210 <__udivsi3+0x100>
 8000220:	e776      	b.n	8000110 <__udivsi3>
 8000222:	4770      	bx	lr

08000224 <__divsi3>:
 8000224:	4603      	mov	r3, r0
 8000226:	430b      	orrs	r3, r1
 8000228:	d47f      	bmi.n	800032a <__divsi3+0x106>
 800022a:	2200      	movs	r2, #0
 800022c:	0843      	lsrs	r3, r0, #1
 800022e:	428b      	cmp	r3, r1
 8000230:	d374      	bcc.n	800031c <__divsi3+0xf8>
 8000232:	0903      	lsrs	r3, r0, #4
 8000234:	428b      	cmp	r3, r1
 8000236:	d35f      	bcc.n	80002f8 <__divsi3+0xd4>
 8000238:	0a03      	lsrs	r3, r0, #8
 800023a:	428b      	cmp	r3, r1
 800023c:	d344      	bcc.n	80002c8 <__divsi3+0xa4>
 800023e:	0b03      	lsrs	r3, r0, #12
 8000240:	428b      	cmp	r3, r1
 8000242:	d328      	bcc.n	8000296 <__divsi3+0x72>
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d30d      	bcc.n	8000266 <__divsi3+0x42>
 800024a:	22ff      	movs	r2, #255	@ 0xff
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	ba12      	rev	r2, r2
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d302      	bcc.n	800025c <__divsi3+0x38>
 8000256:	1212      	asrs	r2, r2, #8
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	d065      	beq.n	8000328 <__divsi3+0x104>
 800025c:	0b03      	lsrs	r3, r0, #12
 800025e:	428b      	cmp	r3, r1
 8000260:	d319      	bcc.n	8000296 <__divsi3+0x72>
 8000262:	e000      	b.n	8000266 <__divsi3+0x42>
 8000264:	0a09      	lsrs	r1, r1, #8
 8000266:	0bc3      	lsrs	r3, r0, #15
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x4c>
 800026c:	03cb      	lsls	r3, r1, #15
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b83      	lsrs	r3, r0, #14
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x58>
 8000278:	038b      	lsls	r3, r1, #14
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b43      	lsrs	r3, r0, #13
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x64>
 8000284:	034b      	lsls	r3, r1, #13
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b03      	lsrs	r3, r0, #12
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x70>
 8000290:	030b      	lsls	r3, r1, #12
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0ac3      	lsrs	r3, r0, #11
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x7c>
 800029c:	02cb      	lsls	r3, r1, #11
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a83      	lsrs	r3, r0, #10
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x88>
 80002a8:	028b      	lsls	r3, r1, #10
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a43      	lsrs	r3, r0, #9
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x94>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a03      	lsrs	r3, r0, #8
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0xa0>
 80002c0:	020b      	lsls	r3, r1, #8
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	d2cd      	bcs.n	8000264 <__divsi3+0x40>
 80002c8:	09c3      	lsrs	r3, r0, #7
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xae>
 80002ce:	01cb      	lsls	r3, r1, #7
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0983      	lsrs	r3, r0, #6
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xba>
 80002da:	018b      	lsls	r3, r1, #6
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0943      	lsrs	r3, r0, #5
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xc6>
 80002e6:	014b      	lsls	r3, r1, #5
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0903      	lsrs	r3, r0, #4
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xd2>
 80002f2:	010b      	lsls	r3, r1, #4
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	08c3      	lsrs	r3, r0, #3
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xde>
 80002fe:	00cb      	lsls	r3, r1, #3
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0883      	lsrs	r3, r0, #2
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xea>
 800030a:	008b      	lsls	r3, r1, #2
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0843      	lsrs	r3, r0, #1
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xf6>
 8000316:	004b      	lsls	r3, r1, #1
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	1a41      	subs	r1, r0, r1
 800031e:	d200      	bcs.n	8000322 <__divsi3+0xfe>
 8000320:	4601      	mov	r1, r0
 8000322:	4152      	adcs	r2, r2
 8000324:	4610      	mov	r0, r2
 8000326:	4770      	bx	lr
 8000328:	e05d      	b.n	80003e6 <__divsi3+0x1c2>
 800032a:	0fca      	lsrs	r2, r1, #31
 800032c:	d000      	beq.n	8000330 <__divsi3+0x10c>
 800032e:	4249      	negs	r1, r1
 8000330:	1003      	asrs	r3, r0, #32
 8000332:	d300      	bcc.n	8000336 <__divsi3+0x112>
 8000334:	4240      	negs	r0, r0
 8000336:	4053      	eors	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	469c      	mov	ip, r3
 800033c:	0903      	lsrs	r3, r0, #4
 800033e:	428b      	cmp	r3, r1
 8000340:	d32d      	bcc.n	800039e <__divsi3+0x17a>
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d312      	bcc.n	800036e <__divsi3+0x14a>
 8000348:	22fc      	movs	r2, #252	@ 0xfc
 800034a:	0189      	lsls	r1, r1, #6
 800034c:	ba12      	rev	r2, r2
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d30c      	bcc.n	800036e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d308      	bcc.n	800036e <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d304      	bcc.n	800036e <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	d03a      	beq.n	80003de <__divsi3+0x1ba>
 8000368:	1192      	asrs	r2, r2, #6
 800036a:	e000      	b.n	800036e <__divsi3+0x14a>
 800036c:	0989      	lsrs	r1, r1, #6
 800036e:	09c3      	lsrs	r3, r0, #7
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x154>
 8000374:	01cb      	lsls	r3, r1, #7
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0983      	lsrs	r3, r0, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x160>
 8000380:	018b      	lsls	r3, r1, #6
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0943      	lsrs	r3, r0, #5
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x16c>
 800038c:	014b      	lsls	r3, r1, #5
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0903      	lsrs	r3, r0, #4
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x178>
 8000398:	010b      	lsls	r3, r1, #4
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	08c3      	lsrs	r3, r0, #3
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x184>
 80003a4:	00cb      	lsls	r3, r1, #3
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0883      	lsrs	r3, r0, #2
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x190>
 80003b0:	008b      	lsls	r3, r1, #2
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	d2d9      	bcs.n	800036c <__divsi3+0x148>
 80003b8:	0843      	lsrs	r3, r0, #1
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d301      	bcc.n	80003c2 <__divsi3+0x19e>
 80003be:	004b      	lsls	r3, r1, #1
 80003c0:	1ac0      	subs	r0, r0, r3
 80003c2:	4152      	adcs	r2, r2
 80003c4:	1a41      	subs	r1, r0, r1
 80003c6:	d200      	bcs.n	80003ca <__divsi3+0x1a6>
 80003c8:	4601      	mov	r1, r0
 80003ca:	4663      	mov	r3, ip
 80003cc:	4152      	adcs	r2, r2
 80003ce:	105b      	asrs	r3, r3, #1
 80003d0:	4610      	mov	r0, r2
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x1b4>
 80003d4:	4240      	negs	r0, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d500      	bpl.n	80003dc <__divsi3+0x1b8>
 80003da:	4249      	negs	r1, r1
 80003dc:	4770      	bx	lr
 80003de:	4663      	mov	r3, ip
 80003e0:	105b      	asrs	r3, r3, #1
 80003e2:	d300      	bcc.n	80003e6 <__divsi3+0x1c2>
 80003e4:	4240      	negs	r0, r0
 80003e6:	b501      	push	{r0, lr}
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 f805 	bl	80003f8 <__aeabi_idiv0>
 80003ee:	bd02      	pop	{r1, pc}

080003f0 <__aeabi_idivmod>:
 80003f0:	2900      	cmp	r1, #0
 80003f2:	d0f8      	beq.n	80003e6 <__divsi3+0x1c2>
 80003f4:	e716      	b.n	8000224 <__divsi3>
 80003f6:	4770      	bx	lr

080003f8 <__aeabi_idiv0>:
 80003f8:	4770      	bx	lr
 80003fa:	46c0      	nop			@ (mov r8, r8)

080003fc <__aeabi_cdrcmple>:
 80003fc:	4684      	mov	ip, r0
 80003fe:	0010      	movs	r0, r2
 8000400:	4662      	mov	r2, ip
 8000402:	468c      	mov	ip, r1
 8000404:	0019      	movs	r1, r3
 8000406:	4663      	mov	r3, ip
 8000408:	e000      	b.n	800040c <__aeabi_cdcmpeq>
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__aeabi_cdcmpeq>:
 800040c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800040e:	f001 fd2f 	bl	8001e70 <__ledf2>
 8000412:	2800      	cmp	r0, #0
 8000414:	d401      	bmi.n	800041a <__aeabi_cdcmpeq+0xe>
 8000416:	2100      	movs	r1, #0
 8000418:	42c8      	cmn	r0, r1
 800041a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800041c <__aeabi_dcmpeq>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f001 fc6f 	bl	8001d00 <__eqdf2>
 8000422:	4240      	negs	r0, r0
 8000424:	3001      	adds	r0, #1
 8000426:	bd10      	pop	{r4, pc}

08000428 <__aeabi_dcmplt>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f001 fd21 	bl	8001e70 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	db01      	blt.n	8000436 <__aeabi_dcmplt+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_dcmple>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f001 fd17 	bl	8001e70 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dd01      	ble.n	800044a <__aeabi_dcmple+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_dcmpgt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 fc99 	bl	8001d88 <__gedf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	dc01      	bgt.n	800045e <__aeabi_dcmpgt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_dcmpge>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fc8f 	bl	8001d88 <__gedf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	da01      	bge.n	8000472 <__aeabi_dcmpge+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_cfrcmple>:
 8000478:	4684      	mov	ip, r0
 800047a:	0008      	movs	r0, r1
 800047c:	4661      	mov	r1, ip
 800047e:	e7ff      	b.n	8000480 <__aeabi_cfcmpeq>

08000480 <__aeabi_cfcmpeq>:
 8000480:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000482:	f000 f9cb 	bl	800081c <__lesf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	d401      	bmi.n	800048e <__aeabi_cfcmpeq+0xe>
 800048a:	2100      	movs	r1, #0
 800048c:	42c8      	cmn	r0, r1
 800048e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000490 <__aeabi_fcmpeq>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 f94b 	bl	800072c <__eqsf2>
 8000496:	4240      	negs	r0, r0
 8000498:	3001      	adds	r0, #1
 800049a:	bd10      	pop	{r4, pc}

0800049c <__aeabi_fcmplt>:
 800049c:	b510      	push	{r4, lr}
 800049e:	f000 f9bd 	bl	800081c <__lesf2>
 80004a2:	2800      	cmp	r0, #0
 80004a4:	db01      	blt.n	80004aa <__aeabi_fcmplt+0xe>
 80004a6:	2000      	movs	r0, #0
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	2001      	movs	r0, #1
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	46c0      	nop			@ (mov r8, r8)

080004b0 <__aeabi_fcmple>:
 80004b0:	b510      	push	{r4, lr}
 80004b2:	f000 f9b3 	bl	800081c <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	dd01      	ble.n	80004be <__aeabi_fcmple+0xe>
 80004ba:	2000      	movs	r0, #0
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	2001      	movs	r0, #1
 80004c0:	bd10      	pop	{r4, pc}
 80004c2:	46c0      	nop			@ (mov r8, r8)

080004c4 <__aeabi_fcmpgt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 f959 	bl	800077c <__gesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	dc01      	bgt.n	80004d2 <__aeabi_fcmpgt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			@ (mov r8, r8)

080004d8 <__aeabi_fcmpge>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 f94f 	bl	800077c <__gesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	da01      	bge.n	80004e6 <__aeabi_fcmpge+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_fdiv>:
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	464f      	mov	r7, r9
 80004f0:	4646      	mov	r6, r8
 80004f2:	46d6      	mov	lr, sl
 80004f4:	0244      	lsls	r4, r0, #9
 80004f6:	b5c0      	push	{r6, r7, lr}
 80004f8:	0047      	lsls	r7, r0, #1
 80004fa:	1c0e      	adds	r6, r1, #0
 80004fc:	0a64      	lsrs	r4, r4, #9
 80004fe:	0e3f      	lsrs	r7, r7, #24
 8000500:	0fc5      	lsrs	r5, r0, #31
 8000502:	2f00      	cmp	r7, #0
 8000504:	d03c      	beq.n	8000580 <__aeabi_fdiv+0x94>
 8000506:	2fff      	cmp	r7, #255	@ 0xff
 8000508:	d042      	beq.n	8000590 <__aeabi_fdiv+0xa4>
 800050a:	2300      	movs	r3, #0
 800050c:	2280      	movs	r2, #128	@ 0x80
 800050e:	4699      	mov	r9, r3
 8000510:	469a      	mov	sl, r3
 8000512:	00e4      	lsls	r4, r4, #3
 8000514:	04d2      	lsls	r2, r2, #19
 8000516:	4314      	orrs	r4, r2
 8000518:	3f7f      	subs	r7, #127	@ 0x7f
 800051a:	0273      	lsls	r3, r6, #9
 800051c:	0a5b      	lsrs	r3, r3, #9
 800051e:	4698      	mov	r8, r3
 8000520:	0073      	lsls	r3, r6, #1
 8000522:	0e1b      	lsrs	r3, r3, #24
 8000524:	0ff6      	lsrs	r6, r6, #31
 8000526:	2b00      	cmp	r3, #0
 8000528:	d01b      	beq.n	8000562 <__aeabi_fdiv+0x76>
 800052a:	2bff      	cmp	r3, #255	@ 0xff
 800052c:	d013      	beq.n	8000556 <__aeabi_fdiv+0x6a>
 800052e:	4642      	mov	r2, r8
 8000530:	2180      	movs	r1, #128	@ 0x80
 8000532:	00d2      	lsls	r2, r2, #3
 8000534:	04c9      	lsls	r1, r1, #19
 8000536:	4311      	orrs	r1, r2
 8000538:	4688      	mov	r8, r1
 800053a:	2000      	movs	r0, #0
 800053c:	3b7f      	subs	r3, #127	@ 0x7f
 800053e:	0029      	movs	r1, r5
 8000540:	1aff      	subs	r7, r7, r3
 8000542:	464b      	mov	r3, r9
 8000544:	4071      	eors	r1, r6
 8000546:	b2c9      	uxtb	r1, r1
 8000548:	2b0f      	cmp	r3, #15
 800054a:	d900      	bls.n	800054e <__aeabi_fdiv+0x62>
 800054c:	e0b5      	b.n	80006ba <__aeabi_fdiv+0x1ce>
 800054e:	4a74      	ldr	r2, [pc, #464]	@ (8000720 <__aeabi_fdiv+0x234>)
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	58d3      	ldr	r3, [r2, r3]
 8000554:	469f      	mov	pc, r3
 8000556:	4643      	mov	r3, r8
 8000558:	2b00      	cmp	r3, #0
 800055a:	d13f      	bne.n	80005dc <__aeabi_fdiv+0xf0>
 800055c:	3fff      	subs	r7, #255	@ 0xff
 800055e:	3302      	adds	r3, #2
 8000560:	e003      	b.n	800056a <__aeabi_fdiv+0x7e>
 8000562:	4643      	mov	r3, r8
 8000564:	2b00      	cmp	r3, #0
 8000566:	d12d      	bne.n	80005c4 <__aeabi_fdiv+0xd8>
 8000568:	2301      	movs	r3, #1
 800056a:	0029      	movs	r1, r5
 800056c:	464a      	mov	r2, r9
 800056e:	4071      	eors	r1, r6
 8000570:	b2c9      	uxtb	r1, r1
 8000572:	431a      	orrs	r2, r3
 8000574:	2a0e      	cmp	r2, #14
 8000576:	d838      	bhi.n	80005ea <__aeabi_fdiv+0xfe>
 8000578:	486a      	ldr	r0, [pc, #424]	@ (8000724 <__aeabi_fdiv+0x238>)
 800057a:	0092      	lsls	r2, r2, #2
 800057c:	5882      	ldr	r2, [r0, r2]
 800057e:	4697      	mov	pc, r2
 8000580:	2c00      	cmp	r4, #0
 8000582:	d113      	bne.n	80005ac <__aeabi_fdiv+0xc0>
 8000584:	2304      	movs	r3, #4
 8000586:	4699      	mov	r9, r3
 8000588:	3b03      	subs	r3, #3
 800058a:	2700      	movs	r7, #0
 800058c:	469a      	mov	sl, r3
 800058e:	e7c4      	b.n	800051a <__aeabi_fdiv+0x2e>
 8000590:	2c00      	cmp	r4, #0
 8000592:	d105      	bne.n	80005a0 <__aeabi_fdiv+0xb4>
 8000594:	2308      	movs	r3, #8
 8000596:	4699      	mov	r9, r3
 8000598:	3b06      	subs	r3, #6
 800059a:	27ff      	movs	r7, #255	@ 0xff
 800059c:	469a      	mov	sl, r3
 800059e:	e7bc      	b.n	800051a <__aeabi_fdiv+0x2e>
 80005a0:	230c      	movs	r3, #12
 80005a2:	4699      	mov	r9, r3
 80005a4:	3b09      	subs	r3, #9
 80005a6:	27ff      	movs	r7, #255	@ 0xff
 80005a8:	469a      	mov	sl, r3
 80005aa:	e7b6      	b.n	800051a <__aeabi_fdiv+0x2e>
 80005ac:	0020      	movs	r0, r4
 80005ae:	f002 fc75 	bl	8002e9c <__clzsi2>
 80005b2:	2776      	movs	r7, #118	@ 0x76
 80005b4:	1f43      	subs	r3, r0, #5
 80005b6:	409c      	lsls	r4, r3
 80005b8:	2300      	movs	r3, #0
 80005ba:	427f      	negs	r7, r7
 80005bc:	4699      	mov	r9, r3
 80005be:	469a      	mov	sl, r3
 80005c0:	1a3f      	subs	r7, r7, r0
 80005c2:	e7aa      	b.n	800051a <__aeabi_fdiv+0x2e>
 80005c4:	4640      	mov	r0, r8
 80005c6:	f002 fc69 	bl	8002e9c <__clzsi2>
 80005ca:	4642      	mov	r2, r8
 80005cc:	1f43      	subs	r3, r0, #5
 80005ce:	409a      	lsls	r2, r3
 80005d0:	2376      	movs	r3, #118	@ 0x76
 80005d2:	425b      	negs	r3, r3
 80005d4:	1a1b      	subs	r3, r3, r0
 80005d6:	4690      	mov	r8, r2
 80005d8:	2000      	movs	r0, #0
 80005da:	e7b0      	b.n	800053e <__aeabi_fdiv+0x52>
 80005dc:	2303      	movs	r3, #3
 80005de:	464a      	mov	r2, r9
 80005e0:	431a      	orrs	r2, r3
 80005e2:	4691      	mov	r9, r2
 80005e4:	2003      	movs	r0, #3
 80005e6:	33fc      	adds	r3, #252	@ 0xfc
 80005e8:	e7a9      	b.n	800053e <__aeabi_fdiv+0x52>
 80005ea:	000d      	movs	r5, r1
 80005ec:	20ff      	movs	r0, #255	@ 0xff
 80005ee:	2200      	movs	r2, #0
 80005f0:	05c0      	lsls	r0, r0, #23
 80005f2:	07ed      	lsls	r5, r5, #31
 80005f4:	4310      	orrs	r0, r2
 80005f6:	4328      	orrs	r0, r5
 80005f8:	bce0      	pop	{r5, r6, r7}
 80005fa:	46ba      	mov	sl, r7
 80005fc:	46b1      	mov	r9, r6
 80005fe:	46a8      	mov	r8, r5
 8000600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000602:	000d      	movs	r5, r1
 8000604:	2000      	movs	r0, #0
 8000606:	2200      	movs	r2, #0
 8000608:	e7f2      	b.n	80005f0 <__aeabi_fdiv+0x104>
 800060a:	4653      	mov	r3, sl
 800060c:	2b02      	cmp	r3, #2
 800060e:	d0ed      	beq.n	80005ec <__aeabi_fdiv+0x100>
 8000610:	2b03      	cmp	r3, #3
 8000612:	d033      	beq.n	800067c <__aeabi_fdiv+0x190>
 8000614:	46a0      	mov	r8, r4
 8000616:	2b01      	cmp	r3, #1
 8000618:	d105      	bne.n	8000626 <__aeabi_fdiv+0x13a>
 800061a:	2000      	movs	r0, #0
 800061c:	2200      	movs	r2, #0
 800061e:	e7e7      	b.n	80005f0 <__aeabi_fdiv+0x104>
 8000620:	0035      	movs	r5, r6
 8000622:	2803      	cmp	r0, #3
 8000624:	d07a      	beq.n	800071c <__aeabi_fdiv+0x230>
 8000626:	003b      	movs	r3, r7
 8000628:	337f      	adds	r3, #127	@ 0x7f
 800062a:	2b00      	cmp	r3, #0
 800062c:	dd2d      	ble.n	800068a <__aeabi_fdiv+0x19e>
 800062e:	4642      	mov	r2, r8
 8000630:	0752      	lsls	r2, r2, #29
 8000632:	d007      	beq.n	8000644 <__aeabi_fdiv+0x158>
 8000634:	220f      	movs	r2, #15
 8000636:	4641      	mov	r1, r8
 8000638:	400a      	ands	r2, r1
 800063a:	2a04      	cmp	r2, #4
 800063c:	d002      	beq.n	8000644 <__aeabi_fdiv+0x158>
 800063e:	2204      	movs	r2, #4
 8000640:	4694      	mov	ip, r2
 8000642:	44e0      	add	r8, ip
 8000644:	4642      	mov	r2, r8
 8000646:	0112      	lsls	r2, r2, #4
 8000648:	d505      	bpl.n	8000656 <__aeabi_fdiv+0x16a>
 800064a:	4642      	mov	r2, r8
 800064c:	4b36      	ldr	r3, [pc, #216]	@ (8000728 <__aeabi_fdiv+0x23c>)
 800064e:	401a      	ands	r2, r3
 8000650:	003b      	movs	r3, r7
 8000652:	4690      	mov	r8, r2
 8000654:	3380      	adds	r3, #128	@ 0x80
 8000656:	2bfe      	cmp	r3, #254	@ 0xfe
 8000658:	dcc8      	bgt.n	80005ec <__aeabi_fdiv+0x100>
 800065a:	4642      	mov	r2, r8
 800065c:	0192      	lsls	r2, r2, #6
 800065e:	0a52      	lsrs	r2, r2, #9
 8000660:	b2d8      	uxtb	r0, r3
 8000662:	e7c5      	b.n	80005f0 <__aeabi_fdiv+0x104>
 8000664:	2280      	movs	r2, #128	@ 0x80
 8000666:	2500      	movs	r5, #0
 8000668:	20ff      	movs	r0, #255	@ 0xff
 800066a:	03d2      	lsls	r2, r2, #15
 800066c:	e7c0      	b.n	80005f0 <__aeabi_fdiv+0x104>
 800066e:	2280      	movs	r2, #128	@ 0x80
 8000670:	03d2      	lsls	r2, r2, #15
 8000672:	4214      	tst	r4, r2
 8000674:	d002      	beq.n	800067c <__aeabi_fdiv+0x190>
 8000676:	4643      	mov	r3, r8
 8000678:	4213      	tst	r3, r2
 800067a:	d049      	beq.n	8000710 <__aeabi_fdiv+0x224>
 800067c:	2280      	movs	r2, #128	@ 0x80
 800067e:	03d2      	lsls	r2, r2, #15
 8000680:	4322      	orrs	r2, r4
 8000682:	0252      	lsls	r2, r2, #9
 8000684:	20ff      	movs	r0, #255	@ 0xff
 8000686:	0a52      	lsrs	r2, r2, #9
 8000688:	e7b2      	b.n	80005f0 <__aeabi_fdiv+0x104>
 800068a:	2201      	movs	r2, #1
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	2b1b      	cmp	r3, #27
 8000690:	dcc3      	bgt.n	800061a <__aeabi_fdiv+0x12e>
 8000692:	4642      	mov	r2, r8
 8000694:	40da      	lsrs	r2, r3
 8000696:	4643      	mov	r3, r8
 8000698:	379e      	adds	r7, #158	@ 0x9e
 800069a:	40bb      	lsls	r3, r7
 800069c:	1e59      	subs	r1, r3, #1
 800069e:	418b      	sbcs	r3, r1
 80006a0:	431a      	orrs	r2, r3
 80006a2:	0753      	lsls	r3, r2, #29
 80006a4:	d004      	beq.n	80006b0 <__aeabi_fdiv+0x1c4>
 80006a6:	230f      	movs	r3, #15
 80006a8:	4013      	ands	r3, r2
 80006aa:	2b04      	cmp	r3, #4
 80006ac:	d000      	beq.n	80006b0 <__aeabi_fdiv+0x1c4>
 80006ae:	3204      	adds	r2, #4
 80006b0:	0153      	lsls	r3, r2, #5
 80006b2:	d529      	bpl.n	8000708 <__aeabi_fdiv+0x21c>
 80006b4:	2001      	movs	r0, #1
 80006b6:	2200      	movs	r2, #0
 80006b8:	e79a      	b.n	80005f0 <__aeabi_fdiv+0x104>
 80006ba:	4642      	mov	r2, r8
 80006bc:	0163      	lsls	r3, r4, #5
 80006be:	0155      	lsls	r5, r2, #5
 80006c0:	42ab      	cmp	r3, r5
 80006c2:	d215      	bcs.n	80006f0 <__aeabi_fdiv+0x204>
 80006c4:	201b      	movs	r0, #27
 80006c6:	2200      	movs	r2, #0
 80006c8:	3f01      	subs	r7, #1
 80006ca:	2601      	movs	r6, #1
 80006cc:	001c      	movs	r4, r3
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	2c00      	cmp	r4, #0
 80006d4:	db01      	blt.n	80006da <__aeabi_fdiv+0x1ee>
 80006d6:	429d      	cmp	r5, r3
 80006d8:	d801      	bhi.n	80006de <__aeabi_fdiv+0x1f2>
 80006da:	1b5b      	subs	r3, r3, r5
 80006dc:	4332      	orrs	r2, r6
 80006de:	3801      	subs	r0, #1
 80006e0:	2800      	cmp	r0, #0
 80006e2:	d1f3      	bne.n	80006cc <__aeabi_fdiv+0x1e0>
 80006e4:	1e58      	subs	r0, r3, #1
 80006e6:	4183      	sbcs	r3, r0
 80006e8:	4313      	orrs	r3, r2
 80006ea:	4698      	mov	r8, r3
 80006ec:	000d      	movs	r5, r1
 80006ee:	e79a      	b.n	8000626 <__aeabi_fdiv+0x13a>
 80006f0:	201a      	movs	r0, #26
 80006f2:	2201      	movs	r2, #1
 80006f4:	1b5b      	subs	r3, r3, r5
 80006f6:	e7e8      	b.n	80006ca <__aeabi_fdiv+0x1de>
 80006f8:	3b02      	subs	r3, #2
 80006fa:	425a      	negs	r2, r3
 80006fc:	4153      	adcs	r3, r2
 80006fe:	425b      	negs	r3, r3
 8000700:	0035      	movs	r5, r6
 8000702:	2200      	movs	r2, #0
 8000704:	b2d8      	uxtb	r0, r3
 8000706:	e773      	b.n	80005f0 <__aeabi_fdiv+0x104>
 8000708:	0192      	lsls	r2, r2, #6
 800070a:	2000      	movs	r0, #0
 800070c:	0a52      	lsrs	r2, r2, #9
 800070e:	e76f      	b.n	80005f0 <__aeabi_fdiv+0x104>
 8000710:	431a      	orrs	r2, r3
 8000712:	0252      	lsls	r2, r2, #9
 8000714:	0035      	movs	r5, r6
 8000716:	20ff      	movs	r0, #255	@ 0xff
 8000718:	0a52      	lsrs	r2, r2, #9
 800071a:	e769      	b.n	80005f0 <__aeabi_fdiv+0x104>
 800071c:	4644      	mov	r4, r8
 800071e:	e7ad      	b.n	800067c <__aeabi_fdiv+0x190>
 8000720:	08007518 	.word	0x08007518
 8000724:	08007558 	.word	0x08007558
 8000728:	f7ffffff 	.word	0xf7ffffff

0800072c <__eqsf2>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	0042      	lsls	r2, r0, #1
 8000730:	024e      	lsls	r6, r1, #9
 8000732:	004c      	lsls	r4, r1, #1
 8000734:	0245      	lsls	r5, r0, #9
 8000736:	0a6d      	lsrs	r5, r5, #9
 8000738:	0e12      	lsrs	r2, r2, #24
 800073a:	0fc3      	lsrs	r3, r0, #31
 800073c:	0a76      	lsrs	r6, r6, #9
 800073e:	0e24      	lsrs	r4, r4, #24
 8000740:	0fc9      	lsrs	r1, r1, #31
 8000742:	2aff      	cmp	r2, #255	@ 0xff
 8000744:	d010      	beq.n	8000768 <__eqsf2+0x3c>
 8000746:	2cff      	cmp	r4, #255	@ 0xff
 8000748:	d00c      	beq.n	8000764 <__eqsf2+0x38>
 800074a:	2001      	movs	r0, #1
 800074c:	42a2      	cmp	r2, r4
 800074e:	d10a      	bne.n	8000766 <__eqsf2+0x3a>
 8000750:	42b5      	cmp	r5, r6
 8000752:	d108      	bne.n	8000766 <__eqsf2+0x3a>
 8000754:	428b      	cmp	r3, r1
 8000756:	d00f      	beq.n	8000778 <__eqsf2+0x4c>
 8000758:	2a00      	cmp	r2, #0
 800075a:	d104      	bne.n	8000766 <__eqsf2+0x3a>
 800075c:	0028      	movs	r0, r5
 800075e:	1e43      	subs	r3, r0, #1
 8000760:	4198      	sbcs	r0, r3
 8000762:	e000      	b.n	8000766 <__eqsf2+0x3a>
 8000764:	2001      	movs	r0, #1
 8000766:	bd70      	pop	{r4, r5, r6, pc}
 8000768:	2001      	movs	r0, #1
 800076a:	2cff      	cmp	r4, #255	@ 0xff
 800076c:	d1fb      	bne.n	8000766 <__eqsf2+0x3a>
 800076e:	4335      	orrs	r5, r6
 8000770:	d1f9      	bne.n	8000766 <__eqsf2+0x3a>
 8000772:	404b      	eors	r3, r1
 8000774:	0018      	movs	r0, r3
 8000776:	e7f6      	b.n	8000766 <__eqsf2+0x3a>
 8000778:	2000      	movs	r0, #0
 800077a:	e7f4      	b.n	8000766 <__eqsf2+0x3a>

0800077c <__gesf2>:
 800077c:	b530      	push	{r4, r5, lr}
 800077e:	0042      	lsls	r2, r0, #1
 8000780:	0244      	lsls	r4, r0, #9
 8000782:	024d      	lsls	r5, r1, #9
 8000784:	0fc3      	lsrs	r3, r0, #31
 8000786:	0048      	lsls	r0, r1, #1
 8000788:	0a64      	lsrs	r4, r4, #9
 800078a:	0e12      	lsrs	r2, r2, #24
 800078c:	0a6d      	lsrs	r5, r5, #9
 800078e:	0e00      	lsrs	r0, r0, #24
 8000790:	0fc9      	lsrs	r1, r1, #31
 8000792:	2aff      	cmp	r2, #255	@ 0xff
 8000794:	d019      	beq.n	80007ca <__gesf2+0x4e>
 8000796:	28ff      	cmp	r0, #255	@ 0xff
 8000798:	d00b      	beq.n	80007b2 <__gesf2+0x36>
 800079a:	2a00      	cmp	r2, #0
 800079c:	d11e      	bne.n	80007dc <__gesf2+0x60>
 800079e:	2800      	cmp	r0, #0
 80007a0:	d10b      	bne.n	80007ba <__gesf2+0x3e>
 80007a2:	2d00      	cmp	r5, #0
 80007a4:	d027      	beq.n	80007f6 <__gesf2+0x7a>
 80007a6:	2c00      	cmp	r4, #0
 80007a8:	d134      	bne.n	8000814 <__gesf2+0x98>
 80007aa:	2900      	cmp	r1, #0
 80007ac:	d02f      	beq.n	800080e <__gesf2+0x92>
 80007ae:	0008      	movs	r0, r1
 80007b0:	bd30      	pop	{r4, r5, pc}
 80007b2:	2d00      	cmp	r5, #0
 80007b4:	d128      	bne.n	8000808 <__gesf2+0x8c>
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d101      	bne.n	80007be <__gesf2+0x42>
 80007ba:	2c00      	cmp	r4, #0
 80007bc:	d0f5      	beq.n	80007aa <__gesf2+0x2e>
 80007be:	428b      	cmp	r3, r1
 80007c0:	d107      	bne.n	80007d2 <__gesf2+0x56>
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d023      	beq.n	800080e <__gesf2+0x92>
 80007c6:	0018      	movs	r0, r3
 80007c8:	e7f2      	b.n	80007b0 <__gesf2+0x34>
 80007ca:	2c00      	cmp	r4, #0
 80007cc:	d11c      	bne.n	8000808 <__gesf2+0x8c>
 80007ce:	28ff      	cmp	r0, #255	@ 0xff
 80007d0:	d014      	beq.n	80007fc <__gesf2+0x80>
 80007d2:	1e58      	subs	r0, r3, #1
 80007d4:	2302      	movs	r3, #2
 80007d6:	4018      	ands	r0, r3
 80007d8:	3801      	subs	r0, #1
 80007da:	e7e9      	b.n	80007b0 <__gesf2+0x34>
 80007dc:	2800      	cmp	r0, #0
 80007de:	d0f8      	beq.n	80007d2 <__gesf2+0x56>
 80007e0:	428b      	cmp	r3, r1
 80007e2:	d1f6      	bne.n	80007d2 <__gesf2+0x56>
 80007e4:	4282      	cmp	r2, r0
 80007e6:	dcf4      	bgt.n	80007d2 <__gesf2+0x56>
 80007e8:	dbeb      	blt.n	80007c2 <__gesf2+0x46>
 80007ea:	42ac      	cmp	r4, r5
 80007ec:	d8f1      	bhi.n	80007d2 <__gesf2+0x56>
 80007ee:	2000      	movs	r0, #0
 80007f0:	42ac      	cmp	r4, r5
 80007f2:	d2dd      	bcs.n	80007b0 <__gesf2+0x34>
 80007f4:	e7e5      	b.n	80007c2 <__gesf2+0x46>
 80007f6:	2c00      	cmp	r4, #0
 80007f8:	d0da      	beq.n	80007b0 <__gesf2+0x34>
 80007fa:	e7ea      	b.n	80007d2 <__gesf2+0x56>
 80007fc:	2d00      	cmp	r5, #0
 80007fe:	d103      	bne.n	8000808 <__gesf2+0x8c>
 8000800:	428b      	cmp	r3, r1
 8000802:	d1e6      	bne.n	80007d2 <__gesf2+0x56>
 8000804:	2000      	movs	r0, #0
 8000806:	e7d3      	b.n	80007b0 <__gesf2+0x34>
 8000808:	2002      	movs	r0, #2
 800080a:	4240      	negs	r0, r0
 800080c:	e7d0      	b.n	80007b0 <__gesf2+0x34>
 800080e:	2001      	movs	r0, #1
 8000810:	4240      	negs	r0, r0
 8000812:	e7cd      	b.n	80007b0 <__gesf2+0x34>
 8000814:	428b      	cmp	r3, r1
 8000816:	d0e8      	beq.n	80007ea <__gesf2+0x6e>
 8000818:	e7db      	b.n	80007d2 <__gesf2+0x56>
 800081a:	46c0      	nop			@ (mov r8, r8)

0800081c <__lesf2>:
 800081c:	b530      	push	{r4, r5, lr}
 800081e:	0042      	lsls	r2, r0, #1
 8000820:	0244      	lsls	r4, r0, #9
 8000822:	024d      	lsls	r5, r1, #9
 8000824:	0fc3      	lsrs	r3, r0, #31
 8000826:	0048      	lsls	r0, r1, #1
 8000828:	0a64      	lsrs	r4, r4, #9
 800082a:	0e12      	lsrs	r2, r2, #24
 800082c:	0a6d      	lsrs	r5, r5, #9
 800082e:	0e00      	lsrs	r0, r0, #24
 8000830:	0fc9      	lsrs	r1, r1, #31
 8000832:	2aff      	cmp	r2, #255	@ 0xff
 8000834:	d01a      	beq.n	800086c <__lesf2+0x50>
 8000836:	28ff      	cmp	r0, #255	@ 0xff
 8000838:	d00e      	beq.n	8000858 <__lesf2+0x3c>
 800083a:	2a00      	cmp	r2, #0
 800083c:	d11e      	bne.n	800087c <__lesf2+0x60>
 800083e:	2800      	cmp	r0, #0
 8000840:	d10e      	bne.n	8000860 <__lesf2+0x44>
 8000842:	2d00      	cmp	r5, #0
 8000844:	d02a      	beq.n	800089c <__lesf2+0x80>
 8000846:	2c00      	cmp	r4, #0
 8000848:	d00c      	beq.n	8000864 <__lesf2+0x48>
 800084a:	428b      	cmp	r3, r1
 800084c:	d01d      	beq.n	800088a <__lesf2+0x6e>
 800084e:	1e58      	subs	r0, r3, #1
 8000850:	2302      	movs	r3, #2
 8000852:	4018      	ands	r0, r3
 8000854:	3801      	subs	r0, #1
 8000856:	e010      	b.n	800087a <__lesf2+0x5e>
 8000858:	2d00      	cmp	r5, #0
 800085a:	d10d      	bne.n	8000878 <__lesf2+0x5c>
 800085c:	2a00      	cmp	r2, #0
 800085e:	d120      	bne.n	80008a2 <__lesf2+0x86>
 8000860:	2c00      	cmp	r4, #0
 8000862:	d11e      	bne.n	80008a2 <__lesf2+0x86>
 8000864:	2900      	cmp	r1, #0
 8000866:	d023      	beq.n	80008b0 <__lesf2+0x94>
 8000868:	0008      	movs	r0, r1
 800086a:	e006      	b.n	800087a <__lesf2+0x5e>
 800086c:	2c00      	cmp	r4, #0
 800086e:	d103      	bne.n	8000878 <__lesf2+0x5c>
 8000870:	28ff      	cmp	r0, #255	@ 0xff
 8000872:	d1ec      	bne.n	800084e <__lesf2+0x32>
 8000874:	2d00      	cmp	r5, #0
 8000876:	d017      	beq.n	80008a8 <__lesf2+0x8c>
 8000878:	2002      	movs	r0, #2
 800087a:	bd30      	pop	{r4, r5, pc}
 800087c:	2800      	cmp	r0, #0
 800087e:	d0e6      	beq.n	800084e <__lesf2+0x32>
 8000880:	428b      	cmp	r3, r1
 8000882:	d1e4      	bne.n	800084e <__lesf2+0x32>
 8000884:	4282      	cmp	r2, r0
 8000886:	dce2      	bgt.n	800084e <__lesf2+0x32>
 8000888:	db04      	blt.n	8000894 <__lesf2+0x78>
 800088a:	42ac      	cmp	r4, r5
 800088c:	d8df      	bhi.n	800084e <__lesf2+0x32>
 800088e:	2000      	movs	r0, #0
 8000890:	42ac      	cmp	r4, r5
 8000892:	d2f2      	bcs.n	800087a <__lesf2+0x5e>
 8000894:	2b00      	cmp	r3, #0
 8000896:	d00b      	beq.n	80008b0 <__lesf2+0x94>
 8000898:	0018      	movs	r0, r3
 800089a:	e7ee      	b.n	800087a <__lesf2+0x5e>
 800089c:	2c00      	cmp	r4, #0
 800089e:	d0ec      	beq.n	800087a <__lesf2+0x5e>
 80008a0:	e7d5      	b.n	800084e <__lesf2+0x32>
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d1d3      	bne.n	800084e <__lesf2+0x32>
 80008a6:	e7f5      	b.n	8000894 <__lesf2+0x78>
 80008a8:	2000      	movs	r0, #0
 80008aa:	428b      	cmp	r3, r1
 80008ac:	d0e5      	beq.n	800087a <__lesf2+0x5e>
 80008ae:	e7ce      	b.n	800084e <__lesf2+0x32>
 80008b0:	2001      	movs	r0, #1
 80008b2:	4240      	negs	r0, r0
 80008b4:	e7e1      	b.n	800087a <__lesf2+0x5e>
 80008b6:	46c0      	nop			@ (mov r8, r8)

080008b8 <__aeabi_fmul>:
 80008b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ba:	464f      	mov	r7, r9
 80008bc:	4646      	mov	r6, r8
 80008be:	46d6      	mov	lr, sl
 80008c0:	0243      	lsls	r3, r0, #9
 80008c2:	0a5b      	lsrs	r3, r3, #9
 80008c4:	0045      	lsls	r5, r0, #1
 80008c6:	b5c0      	push	{r6, r7, lr}
 80008c8:	4699      	mov	r9, r3
 80008ca:	1c0f      	adds	r7, r1, #0
 80008cc:	0e2d      	lsrs	r5, r5, #24
 80008ce:	0fc6      	lsrs	r6, r0, #31
 80008d0:	2d00      	cmp	r5, #0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_fmul+0x1e>
 80008d4:	e088      	b.n	80009e8 <__aeabi_fmul+0x130>
 80008d6:	2dff      	cmp	r5, #255	@ 0xff
 80008d8:	d100      	bne.n	80008dc <__aeabi_fmul+0x24>
 80008da:	e08d      	b.n	80009f8 <__aeabi_fmul+0x140>
 80008dc:	2280      	movs	r2, #128	@ 0x80
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	04d2      	lsls	r2, r2, #19
 80008e2:	431a      	orrs	r2, r3
 80008e4:	2300      	movs	r3, #0
 80008e6:	4691      	mov	r9, r2
 80008e8:	4698      	mov	r8, r3
 80008ea:	469a      	mov	sl, r3
 80008ec:	3d7f      	subs	r5, #127	@ 0x7f
 80008ee:	027c      	lsls	r4, r7, #9
 80008f0:	007b      	lsls	r3, r7, #1
 80008f2:	0a64      	lsrs	r4, r4, #9
 80008f4:	0e1b      	lsrs	r3, r3, #24
 80008f6:	0fff      	lsrs	r7, r7, #31
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d068      	beq.n	80009ce <__aeabi_fmul+0x116>
 80008fc:	2bff      	cmp	r3, #255	@ 0xff
 80008fe:	d021      	beq.n	8000944 <__aeabi_fmul+0x8c>
 8000900:	2280      	movs	r2, #128	@ 0x80
 8000902:	00e4      	lsls	r4, r4, #3
 8000904:	04d2      	lsls	r2, r2, #19
 8000906:	4314      	orrs	r4, r2
 8000908:	4642      	mov	r2, r8
 800090a:	3b7f      	subs	r3, #127	@ 0x7f
 800090c:	195b      	adds	r3, r3, r5
 800090e:	2100      	movs	r1, #0
 8000910:	1c5d      	adds	r5, r3, #1
 8000912:	2a0a      	cmp	r2, #10
 8000914:	dc2e      	bgt.n	8000974 <__aeabi_fmul+0xbc>
 8000916:	407e      	eors	r6, r7
 8000918:	4642      	mov	r2, r8
 800091a:	2a02      	cmp	r2, #2
 800091c:	dc23      	bgt.n	8000966 <__aeabi_fmul+0xae>
 800091e:	3a01      	subs	r2, #1
 8000920:	2a01      	cmp	r2, #1
 8000922:	d900      	bls.n	8000926 <__aeabi_fmul+0x6e>
 8000924:	e0bd      	b.n	8000aa2 <__aeabi_fmul+0x1ea>
 8000926:	2902      	cmp	r1, #2
 8000928:	d06e      	beq.n	8000a08 <__aeabi_fmul+0x150>
 800092a:	2901      	cmp	r1, #1
 800092c:	d12c      	bne.n	8000988 <__aeabi_fmul+0xd0>
 800092e:	2000      	movs	r0, #0
 8000930:	2200      	movs	r2, #0
 8000932:	05c0      	lsls	r0, r0, #23
 8000934:	07f6      	lsls	r6, r6, #31
 8000936:	4310      	orrs	r0, r2
 8000938:	4330      	orrs	r0, r6
 800093a:	bce0      	pop	{r5, r6, r7}
 800093c:	46ba      	mov	sl, r7
 800093e:	46b1      	mov	r9, r6
 8000940:	46a8      	mov	r8, r5
 8000942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000944:	002b      	movs	r3, r5
 8000946:	33ff      	adds	r3, #255	@ 0xff
 8000948:	2c00      	cmp	r4, #0
 800094a:	d065      	beq.n	8000a18 <__aeabi_fmul+0x160>
 800094c:	2203      	movs	r2, #3
 800094e:	4641      	mov	r1, r8
 8000950:	4311      	orrs	r1, r2
 8000952:	0032      	movs	r2, r6
 8000954:	3501      	adds	r5, #1
 8000956:	4688      	mov	r8, r1
 8000958:	407a      	eors	r2, r7
 800095a:	35ff      	adds	r5, #255	@ 0xff
 800095c:	290a      	cmp	r1, #10
 800095e:	dd00      	ble.n	8000962 <__aeabi_fmul+0xaa>
 8000960:	e0d8      	b.n	8000b14 <__aeabi_fmul+0x25c>
 8000962:	0016      	movs	r6, r2
 8000964:	2103      	movs	r1, #3
 8000966:	4640      	mov	r0, r8
 8000968:	2201      	movs	r2, #1
 800096a:	4082      	lsls	r2, r0
 800096c:	20a6      	movs	r0, #166	@ 0xa6
 800096e:	00c0      	lsls	r0, r0, #3
 8000970:	4202      	tst	r2, r0
 8000972:	d020      	beq.n	80009b6 <__aeabi_fmul+0xfe>
 8000974:	4653      	mov	r3, sl
 8000976:	2b02      	cmp	r3, #2
 8000978:	d046      	beq.n	8000a08 <__aeabi_fmul+0x150>
 800097a:	2b03      	cmp	r3, #3
 800097c:	d100      	bne.n	8000980 <__aeabi_fmul+0xc8>
 800097e:	e0bb      	b.n	8000af8 <__aeabi_fmul+0x240>
 8000980:	4651      	mov	r1, sl
 8000982:	464c      	mov	r4, r9
 8000984:	2901      	cmp	r1, #1
 8000986:	d0d2      	beq.n	800092e <__aeabi_fmul+0x76>
 8000988:	002b      	movs	r3, r5
 800098a:	337f      	adds	r3, #127	@ 0x7f
 800098c:	2b00      	cmp	r3, #0
 800098e:	dd70      	ble.n	8000a72 <__aeabi_fmul+0x1ba>
 8000990:	0762      	lsls	r2, r4, #29
 8000992:	d004      	beq.n	800099e <__aeabi_fmul+0xe6>
 8000994:	220f      	movs	r2, #15
 8000996:	4022      	ands	r2, r4
 8000998:	2a04      	cmp	r2, #4
 800099a:	d000      	beq.n	800099e <__aeabi_fmul+0xe6>
 800099c:	3404      	adds	r4, #4
 800099e:	0122      	lsls	r2, r4, #4
 80009a0:	d503      	bpl.n	80009aa <__aeabi_fmul+0xf2>
 80009a2:	4b63      	ldr	r3, [pc, #396]	@ (8000b30 <__aeabi_fmul+0x278>)
 80009a4:	401c      	ands	r4, r3
 80009a6:	002b      	movs	r3, r5
 80009a8:	3380      	adds	r3, #128	@ 0x80
 80009aa:	2bfe      	cmp	r3, #254	@ 0xfe
 80009ac:	dc2c      	bgt.n	8000a08 <__aeabi_fmul+0x150>
 80009ae:	01a2      	lsls	r2, r4, #6
 80009b0:	0a52      	lsrs	r2, r2, #9
 80009b2:	b2d8      	uxtb	r0, r3
 80009b4:	e7bd      	b.n	8000932 <__aeabi_fmul+0x7a>
 80009b6:	2090      	movs	r0, #144	@ 0x90
 80009b8:	0080      	lsls	r0, r0, #2
 80009ba:	4202      	tst	r2, r0
 80009bc:	d127      	bne.n	8000a0e <__aeabi_fmul+0x156>
 80009be:	38b9      	subs	r0, #185	@ 0xb9
 80009c0:	38ff      	subs	r0, #255	@ 0xff
 80009c2:	4210      	tst	r0, r2
 80009c4:	d06d      	beq.n	8000aa2 <__aeabi_fmul+0x1ea>
 80009c6:	003e      	movs	r6, r7
 80009c8:	46a1      	mov	r9, r4
 80009ca:	468a      	mov	sl, r1
 80009cc:	e7d2      	b.n	8000974 <__aeabi_fmul+0xbc>
 80009ce:	2c00      	cmp	r4, #0
 80009d0:	d141      	bne.n	8000a56 <__aeabi_fmul+0x19e>
 80009d2:	2301      	movs	r3, #1
 80009d4:	4642      	mov	r2, r8
 80009d6:	431a      	orrs	r2, r3
 80009d8:	4690      	mov	r8, r2
 80009da:	002b      	movs	r3, r5
 80009dc:	4642      	mov	r2, r8
 80009de:	2101      	movs	r1, #1
 80009e0:	1c5d      	adds	r5, r3, #1
 80009e2:	2a0a      	cmp	r2, #10
 80009e4:	dd97      	ble.n	8000916 <__aeabi_fmul+0x5e>
 80009e6:	e7c5      	b.n	8000974 <__aeabi_fmul+0xbc>
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d126      	bne.n	8000a3a <__aeabi_fmul+0x182>
 80009ec:	2304      	movs	r3, #4
 80009ee:	4698      	mov	r8, r3
 80009f0:	3b03      	subs	r3, #3
 80009f2:	2500      	movs	r5, #0
 80009f4:	469a      	mov	sl, r3
 80009f6:	e77a      	b.n	80008ee <__aeabi_fmul+0x36>
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d118      	bne.n	8000a2e <__aeabi_fmul+0x176>
 80009fc:	2308      	movs	r3, #8
 80009fe:	4698      	mov	r8, r3
 8000a00:	3b06      	subs	r3, #6
 8000a02:	25ff      	movs	r5, #255	@ 0xff
 8000a04:	469a      	mov	sl, r3
 8000a06:	e772      	b.n	80008ee <__aeabi_fmul+0x36>
 8000a08:	20ff      	movs	r0, #255	@ 0xff
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	e791      	b.n	8000932 <__aeabi_fmul+0x7a>
 8000a0e:	2280      	movs	r2, #128	@ 0x80
 8000a10:	2600      	movs	r6, #0
 8000a12:	20ff      	movs	r0, #255	@ 0xff
 8000a14:	03d2      	lsls	r2, r2, #15
 8000a16:	e78c      	b.n	8000932 <__aeabi_fmul+0x7a>
 8000a18:	4641      	mov	r1, r8
 8000a1a:	2202      	movs	r2, #2
 8000a1c:	3501      	adds	r5, #1
 8000a1e:	4311      	orrs	r1, r2
 8000a20:	4688      	mov	r8, r1
 8000a22:	35ff      	adds	r5, #255	@ 0xff
 8000a24:	290a      	cmp	r1, #10
 8000a26:	dca5      	bgt.n	8000974 <__aeabi_fmul+0xbc>
 8000a28:	2102      	movs	r1, #2
 8000a2a:	407e      	eors	r6, r7
 8000a2c:	e774      	b.n	8000918 <__aeabi_fmul+0x60>
 8000a2e:	230c      	movs	r3, #12
 8000a30:	4698      	mov	r8, r3
 8000a32:	3b09      	subs	r3, #9
 8000a34:	25ff      	movs	r5, #255	@ 0xff
 8000a36:	469a      	mov	sl, r3
 8000a38:	e759      	b.n	80008ee <__aeabi_fmul+0x36>
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f002 fa2e 	bl	8002e9c <__clzsi2>
 8000a40:	464a      	mov	r2, r9
 8000a42:	1f43      	subs	r3, r0, #5
 8000a44:	2576      	movs	r5, #118	@ 0x76
 8000a46:	409a      	lsls	r2, r3
 8000a48:	2300      	movs	r3, #0
 8000a4a:	426d      	negs	r5, r5
 8000a4c:	4691      	mov	r9, r2
 8000a4e:	4698      	mov	r8, r3
 8000a50:	469a      	mov	sl, r3
 8000a52:	1a2d      	subs	r5, r5, r0
 8000a54:	e74b      	b.n	80008ee <__aeabi_fmul+0x36>
 8000a56:	0020      	movs	r0, r4
 8000a58:	f002 fa20 	bl	8002e9c <__clzsi2>
 8000a5c:	4642      	mov	r2, r8
 8000a5e:	1f43      	subs	r3, r0, #5
 8000a60:	409c      	lsls	r4, r3
 8000a62:	1a2b      	subs	r3, r5, r0
 8000a64:	3b76      	subs	r3, #118	@ 0x76
 8000a66:	2100      	movs	r1, #0
 8000a68:	1c5d      	adds	r5, r3, #1
 8000a6a:	2a0a      	cmp	r2, #10
 8000a6c:	dc00      	bgt.n	8000a70 <__aeabi_fmul+0x1b8>
 8000a6e:	e752      	b.n	8000916 <__aeabi_fmul+0x5e>
 8000a70:	e780      	b.n	8000974 <__aeabi_fmul+0xbc>
 8000a72:	2201      	movs	r2, #1
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	2b1b      	cmp	r3, #27
 8000a78:	dd00      	ble.n	8000a7c <__aeabi_fmul+0x1c4>
 8000a7a:	e758      	b.n	800092e <__aeabi_fmul+0x76>
 8000a7c:	359e      	adds	r5, #158	@ 0x9e
 8000a7e:	0022      	movs	r2, r4
 8000a80:	40ac      	lsls	r4, r5
 8000a82:	40da      	lsrs	r2, r3
 8000a84:	1e63      	subs	r3, r4, #1
 8000a86:	419c      	sbcs	r4, r3
 8000a88:	4322      	orrs	r2, r4
 8000a8a:	0753      	lsls	r3, r2, #29
 8000a8c:	d004      	beq.n	8000a98 <__aeabi_fmul+0x1e0>
 8000a8e:	230f      	movs	r3, #15
 8000a90:	4013      	ands	r3, r2
 8000a92:	2b04      	cmp	r3, #4
 8000a94:	d000      	beq.n	8000a98 <__aeabi_fmul+0x1e0>
 8000a96:	3204      	adds	r2, #4
 8000a98:	0153      	lsls	r3, r2, #5
 8000a9a:	d537      	bpl.n	8000b0c <__aeabi_fmul+0x254>
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	e747      	b.n	8000932 <__aeabi_fmul+0x7a>
 8000aa2:	0c21      	lsrs	r1, r4, #16
 8000aa4:	464a      	mov	r2, r9
 8000aa6:	0424      	lsls	r4, r4, #16
 8000aa8:	0c24      	lsrs	r4, r4, #16
 8000aaa:	0027      	movs	r7, r4
 8000aac:	0c10      	lsrs	r0, r2, #16
 8000aae:	0412      	lsls	r2, r2, #16
 8000ab0:	0c12      	lsrs	r2, r2, #16
 8000ab2:	4344      	muls	r4, r0
 8000ab4:	4357      	muls	r7, r2
 8000ab6:	4348      	muls	r0, r1
 8000ab8:	4351      	muls	r1, r2
 8000aba:	0c3a      	lsrs	r2, r7, #16
 8000abc:	1909      	adds	r1, r1, r4
 8000abe:	1852      	adds	r2, r2, r1
 8000ac0:	4294      	cmp	r4, r2
 8000ac2:	d903      	bls.n	8000acc <__aeabi_fmul+0x214>
 8000ac4:	2180      	movs	r1, #128	@ 0x80
 8000ac6:	0249      	lsls	r1, r1, #9
 8000ac8:	468c      	mov	ip, r1
 8000aca:	4460      	add	r0, ip
 8000acc:	043f      	lsls	r7, r7, #16
 8000ace:	0411      	lsls	r1, r2, #16
 8000ad0:	0c3f      	lsrs	r7, r7, #16
 8000ad2:	19c9      	adds	r1, r1, r7
 8000ad4:	018c      	lsls	r4, r1, #6
 8000ad6:	1e67      	subs	r7, r4, #1
 8000ad8:	41bc      	sbcs	r4, r7
 8000ada:	0c12      	lsrs	r2, r2, #16
 8000adc:	0e89      	lsrs	r1, r1, #26
 8000ade:	1812      	adds	r2, r2, r0
 8000ae0:	430c      	orrs	r4, r1
 8000ae2:	0192      	lsls	r2, r2, #6
 8000ae4:	4314      	orrs	r4, r2
 8000ae6:	0112      	lsls	r2, r2, #4
 8000ae8:	d50e      	bpl.n	8000b08 <__aeabi_fmul+0x250>
 8000aea:	2301      	movs	r3, #1
 8000aec:	0862      	lsrs	r2, r4, #1
 8000aee:	401c      	ands	r4, r3
 8000af0:	4314      	orrs	r4, r2
 8000af2:	e749      	b.n	8000988 <__aeabi_fmul+0xd0>
 8000af4:	003e      	movs	r6, r7
 8000af6:	46a1      	mov	r9, r4
 8000af8:	2280      	movs	r2, #128	@ 0x80
 8000afa:	464b      	mov	r3, r9
 8000afc:	03d2      	lsls	r2, r2, #15
 8000afe:	431a      	orrs	r2, r3
 8000b00:	0252      	lsls	r2, r2, #9
 8000b02:	20ff      	movs	r0, #255	@ 0xff
 8000b04:	0a52      	lsrs	r2, r2, #9
 8000b06:	e714      	b.n	8000932 <__aeabi_fmul+0x7a>
 8000b08:	001d      	movs	r5, r3
 8000b0a:	e73d      	b.n	8000988 <__aeabi_fmul+0xd0>
 8000b0c:	0192      	lsls	r2, r2, #6
 8000b0e:	2000      	movs	r0, #0
 8000b10:	0a52      	lsrs	r2, r2, #9
 8000b12:	e70e      	b.n	8000932 <__aeabi_fmul+0x7a>
 8000b14:	290f      	cmp	r1, #15
 8000b16:	d1ed      	bne.n	8000af4 <__aeabi_fmul+0x23c>
 8000b18:	2280      	movs	r2, #128	@ 0x80
 8000b1a:	464b      	mov	r3, r9
 8000b1c:	03d2      	lsls	r2, r2, #15
 8000b1e:	4213      	tst	r3, r2
 8000b20:	d0ea      	beq.n	8000af8 <__aeabi_fmul+0x240>
 8000b22:	4214      	tst	r4, r2
 8000b24:	d1e8      	bne.n	8000af8 <__aeabi_fmul+0x240>
 8000b26:	003e      	movs	r6, r7
 8000b28:	20ff      	movs	r0, #255	@ 0xff
 8000b2a:	4322      	orrs	r2, r4
 8000b2c:	e701      	b.n	8000932 <__aeabi_fmul+0x7a>
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	f7ffffff 	.word	0xf7ffffff

08000b34 <__aeabi_fsub>:
 8000b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b36:	4647      	mov	r7, r8
 8000b38:	46ce      	mov	lr, r9
 8000b3a:	024e      	lsls	r6, r1, #9
 8000b3c:	0243      	lsls	r3, r0, #9
 8000b3e:	0045      	lsls	r5, r0, #1
 8000b40:	0a72      	lsrs	r2, r6, #9
 8000b42:	0fc4      	lsrs	r4, r0, #31
 8000b44:	0048      	lsls	r0, r1, #1
 8000b46:	b580      	push	{r7, lr}
 8000b48:	4694      	mov	ip, r2
 8000b4a:	0a5f      	lsrs	r7, r3, #9
 8000b4c:	0e2d      	lsrs	r5, r5, #24
 8000b4e:	099b      	lsrs	r3, r3, #6
 8000b50:	0e00      	lsrs	r0, r0, #24
 8000b52:	0fc9      	lsrs	r1, r1, #31
 8000b54:	09b6      	lsrs	r6, r6, #6
 8000b56:	28ff      	cmp	r0, #255	@ 0xff
 8000b58:	d024      	beq.n	8000ba4 <__aeabi_fsub+0x70>
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4051      	eors	r1, r2
 8000b5e:	1a2a      	subs	r2, r5, r0
 8000b60:	428c      	cmp	r4, r1
 8000b62:	d00f      	beq.n	8000b84 <__aeabi_fsub+0x50>
 8000b64:	2a00      	cmp	r2, #0
 8000b66:	dc00      	bgt.n	8000b6a <__aeabi_fsub+0x36>
 8000b68:	e16a      	b.n	8000e40 <__aeabi_fsub+0x30c>
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d135      	bne.n	8000bda <__aeabi_fsub+0xa6>
 8000b6e:	2e00      	cmp	r6, #0
 8000b70:	d100      	bne.n	8000b74 <__aeabi_fsub+0x40>
 8000b72:	e0a2      	b.n	8000cba <__aeabi_fsub+0x186>
 8000b74:	1e51      	subs	r1, r2, #1
 8000b76:	2a01      	cmp	r2, #1
 8000b78:	d100      	bne.n	8000b7c <__aeabi_fsub+0x48>
 8000b7a:	e124      	b.n	8000dc6 <__aeabi_fsub+0x292>
 8000b7c:	2aff      	cmp	r2, #255	@ 0xff
 8000b7e:	d021      	beq.n	8000bc4 <__aeabi_fsub+0x90>
 8000b80:	000a      	movs	r2, r1
 8000b82:	e02f      	b.n	8000be4 <__aeabi_fsub+0xb0>
 8000b84:	2a00      	cmp	r2, #0
 8000b86:	dc00      	bgt.n	8000b8a <__aeabi_fsub+0x56>
 8000b88:	e167      	b.n	8000e5a <__aeabi_fsub+0x326>
 8000b8a:	2800      	cmp	r0, #0
 8000b8c:	d05e      	beq.n	8000c4c <__aeabi_fsub+0x118>
 8000b8e:	2dff      	cmp	r5, #255	@ 0xff
 8000b90:	d018      	beq.n	8000bc4 <__aeabi_fsub+0x90>
 8000b92:	2180      	movs	r1, #128	@ 0x80
 8000b94:	04c9      	lsls	r1, r1, #19
 8000b96:	430e      	orrs	r6, r1
 8000b98:	2a1b      	cmp	r2, #27
 8000b9a:	dc00      	bgt.n	8000b9e <__aeabi_fsub+0x6a>
 8000b9c:	e076      	b.n	8000c8c <__aeabi_fsub+0x158>
 8000b9e:	002a      	movs	r2, r5
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	e032      	b.n	8000c0a <__aeabi_fsub+0xd6>
 8000ba4:	002a      	movs	r2, r5
 8000ba6:	3aff      	subs	r2, #255	@ 0xff
 8000ba8:	4691      	mov	r9, r2
 8000baa:	2e00      	cmp	r6, #0
 8000bac:	d042      	beq.n	8000c34 <__aeabi_fsub+0x100>
 8000bae:	428c      	cmp	r4, r1
 8000bb0:	d055      	beq.n	8000c5e <__aeabi_fsub+0x12a>
 8000bb2:	464a      	mov	r2, r9
 8000bb4:	2a00      	cmp	r2, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fsub+0x86>
 8000bb8:	e09c      	b.n	8000cf4 <__aeabi_fsub+0x1c0>
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d100      	bne.n	8000bc0 <__aeabi_fsub+0x8c>
 8000bbe:	e077      	b.n	8000cb0 <__aeabi_fsub+0x17c>
 8000bc0:	000c      	movs	r4, r1
 8000bc2:	0033      	movs	r3, r6
 8000bc4:	08db      	lsrs	r3, r3, #3
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_fsub+0x98>
 8000bca:	e06e      	b.n	8000caa <__aeabi_fsub+0x176>
 8000bcc:	2280      	movs	r2, #128	@ 0x80
 8000bce:	03d2      	lsls	r2, r2, #15
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	025b      	lsls	r3, r3, #9
 8000bd4:	20ff      	movs	r0, #255	@ 0xff
 8000bd6:	0a5b      	lsrs	r3, r3, #9
 8000bd8:	e024      	b.n	8000c24 <__aeabi_fsub+0xf0>
 8000bda:	2dff      	cmp	r5, #255	@ 0xff
 8000bdc:	d0f2      	beq.n	8000bc4 <__aeabi_fsub+0x90>
 8000bde:	2180      	movs	r1, #128	@ 0x80
 8000be0:	04c9      	lsls	r1, r1, #19
 8000be2:	430e      	orrs	r6, r1
 8000be4:	2101      	movs	r1, #1
 8000be6:	2a1b      	cmp	r2, #27
 8000be8:	dc08      	bgt.n	8000bfc <__aeabi_fsub+0xc8>
 8000bea:	0031      	movs	r1, r6
 8000bec:	2020      	movs	r0, #32
 8000bee:	40d1      	lsrs	r1, r2
 8000bf0:	1a82      	subs	r2, r0, r2
 8000bf2:	4096      	lsls	r6, r2
 8000bf4:	0032      	movs	r2, r6
 8000bf6:	1e50      	subs	r0, r2, #1
 8000bf8:	4182      	sbcs	r2, r0
 8000bfa:	4311      	orrs	r1, r2
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	015a      	lsls	r2, r3, #5
 8000c00:	d460      	bmi.n	8000cc4 <__aeabi_fsub+0x190>
 8000c02:	2107      	movs	r1, #7
 8000c04:	002a      	movs	r2, r5
 8000c06:	4019      	ands	r1, r3
 8000c08:	d057      	beq.n	8000cba <__aeabi_fsub+0x186>
 8000c0a:	210f      	movs	r1, #15
 8000c0c:	4019      	ands	r1, r3
 8000c0e:	2904      	cmp	r1, #4
 8000c10:	d000      	beq.n	8000c14 <__aeabi_fsub+0xe0>
 8000c12:	3304      	adds	r3, #4
 8000c14:	0159      	lsls	r1, r3, #5
 8000c16:	d550      	bpl.n	8000cba <__aeabi_fsub+0x186>
 8000c18:	1c50      	adds	r0, r2, #1
 8000c1a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c1c:	d045      	beq.n	8000caa <__aeabi_fsub+0x176>
 8000c1e:	019b      	lsls	r3, r3, #6
 8000c20:	b2c0      	uxtb	r0, r0
 8000c22:	0a5b      	lsrs	r3, r3, #9
 8000c24:	05c0      	lsls	r0, r0, #23
 8000c26:	4318      	orrs	r0, r3
 8000c28:	07e4      	lsls	r4, r4, #31
 8000c2a:	4320      	orrs	r0, r4
 8000c2c:	bcc0      	pop	{r6, r7}
 8000c2e:	46b9      	mov	r9, r7
 8000c30:	46b0      	mov	r8, r6
 8000c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c34:	2201      	movs	r2, #1
 8000c36:	4051      	eors	r1, r2
 8000c38:	428c      	cmp	r4, r1
 8000c3a:	d1ba      	bne.n	8000bb2 <__aeabi_fsub+0x7e>
 8000c3c:	464a      	mov	r2, r9
 8000c3e:	2a00      	cmp	r2, #0
 8000c40:	d010      	beq.n	8000c64 <__aeabi_fsub+0x130>
 8000c42:	2d00      	cmp	r5, #0
 8000c44:	d100      	bne.n	8000c48 <__aeabi_fsub+0x114>
 8000c46:	e098      	b.n	8000d7a <__aeabi_fsub+0x246>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	e7bb      	b.n	8000bc4 <__aeabi_fsub+0x90>
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	d034      	beq.n	8000cba <__aeabi_fsub+0x186>
 8000c50:	1e51      	subs	r1, r2, #1
 8000c52:	2a01      	cmp	r2, #1
 8000c54:	d06e      	beq.n	8000d34 <__aeabi_fsub+0x200>
 8000c56:	2aff      	cmp	r2, #255	@ 0xff
 8000c58:	d0b4      	beq.n	8000bc4 <__aeabi_fsub+0x90>
 8000c5a:	000a      	movs	r2, r1
 8000c5c:	e79c      	b.n	8000b98 <__aeabi_fsub+0x64>
 8000c5e:	2a00      	cmp	r2, #0
 8000c60:	d000      	beq.n	8000c64 <__aeabi_fsub+0x130>
 8000c62:	e088      	b.n	8000d76 <__aeabi_fsub+0x242>
 8000c64:	20fe      	movs	r0, #254	@ 0xfe
 8000c66:	1c6a      	adds	r2, r5, #1
 8000c68:	4210      	tst	r0, r2
 8000c6a:	d000      	beq.n	8000c6e <__aeabi_fsub+0x13a>
 8000c6c:	e092      	b.n	8000d94 <__aeabi_fsub+0x260>
 8000c6e:	2d00      	cmp	r5, #0
 8000c70:	d000      	beq.n	8000c74 <__aeabi_fsub+0x140>
 8000c72:	e0a4      	b.n	8000dbe <__aeabi_fsub+0x28a>
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d100      	bne.n	8000c7a <__aeabi_fsub+0x146>
 8000c78:	e0cb      	b.n	8000e12 <__aeabi_fsub+0x2de>
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	d000      	beq.n	8000c80 <__aeabi_fsub+0x14c>
 8000c7e:	e0ca      	b.n	8000e16 <__aeabi_fsub+0x2e2>
 8000c80:	2200      	movs	r2, #0
 8000c82:	08db      	lsrs	r3, r3, #3
 8000c84:	025b      	lsls	r3, r3, #9
 8000c86:	0a5b      	lsrs	r3, r3, #9
 8000c88:	b2d0      	uxtb	r0, r2
 8000c8a:	e7cb      	b.n	8000c24 <__aeabi_fsub+0xf0>
 8000c8c:	0031      	movs	r1, r6
 8000c8e:	2020      	movs	r0, #32
 8000c90:	40d1      	lsrs	r1, r2
 8000c92:	1a82      	subs	r2, r0, r2
 8000c94:	4096      	lsls	r6, r2
 8000c96:	0032      	movs	r2, r6
 8000c98:	1e50      	subs	r0, r2, #1
 8000c9a:	4182      	sbcs	r2, r0
 8000c9c:	430a      	orrs	r2, r1
 8000c9e:	189b      	adds	r3, r3, r2
 8000ca0:	015a      	lsls	r2, r3, #5
 8000ca2:	d5ae      	bpl.n	8000c02 <__aeabi_fsub+0xce>
 8000ca4:	1c6a      	adds	r2, r5, #1
 8000ca6:	2dfe      	cmp	r5, #254	@ 0xfe
 8000ca8:	d14a      	bne.n	8000d40 <__aeabi_fsub+0x20c>
 8000caa:	20ff      	movs	r0, #255	@ 0xff
 8000cac:	2300      	movs	r3, #0
 8000cae:	e7b9      	b.n	8000c24 <__aeabi_fsub+0xf0>
 8000cb0:	22ff      	movs	r2, #255	@ 0xff
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14b      	bne.n	8000d4e <__aeabi_fsub+0x21a>
 8000cb6:	000c      	movs	r4, r1
 8000cb8:	0033      	movs	r3, r6
 8000cba:	08db      	lsrs	r3, r3, #3
 8000cbc:	2aff      	cmp	r2, #255	@ 0xff
 8000cbe:	d100      	bne.n	8000cc2 <__aeabi_fsub+0x18e>
 8000cc0:	e781      	b.n	8000bc6 <__aeabi_fsub+0x92>
 8000cc2:	e7df      	b.n	8000c84 <__aeabi_fsub+0x150>
 8000cc4:	019f      	lsls	r7, r3, #6
 8000cc6:	09bf      	lsrs	r7, r7, #6
 8000cc8:	0038      	movs	r0, r7
 8000cca:	f002 f8e7 	bl	8002e9c <__clzsi2>
 8000cce:	3805      	subs	r0, #5
 8000cd0:	4087      	lsls	r7, r0
 8000cd2:	4285      	cmp	r5, r0
 8000cd4:	dc21      	bgt.n	8000d1a <__aeabi_fsub+0x1e6>
 8000cd6:	003b      	movs	r3, r7
 8000cd8:	2120      	movs	r1, #32
 8000cda:	1b42      	subs	r2, r0, r5
 8000cdc:	3201      	adds	r2, #1
 8000cde:	40d3      	lsrs	r3, r2
 8000ce0:	1a8a      	subs	r2, r1, r2
 8000ce2:	4097      	lsls	r7, r2
 8000ce4:	1e7a      	subs	r2, r7, #1
 8000ce6:	4197      	sbcs	r7, r2
 8000ce8:	2200      	movs	r2, #0
 8000cea:	433b      	orrs	r3, r7
 8000cec:	0759      	lsls	r1, r3, #29
 8000cee:	d000      	beq.n	8000cf2 <__aeabi_fsub+0x1be>
 8000cf0:	e78b      	b.n	8000c0a <__aeabi_fsub+0xd6>
 8000cf2:	e78f      	b.n	8000c14 <__aeabi_fsub+0xe0>
 8000cf4:	20fe      	movs	r0, #254	@ 0xfe
 8000cf6:	1c6a      	adds	r2, r5, #1
 8000cf8:	4210      	tst	r0, r2
 8000cfa:	d112      	bne.n	8000d22 <__aeabi_fsub+0x1ee>
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d152      	bne.n	8000da6 <__aeabi_fsub+0x272>
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d07c      	beq.n	8000dfe <__aeabi_fsub+0x2ca>
 8000d04:	2e00      	cmp	r6, #0
 8000d06:	d0bb      	beq.n	8000c80 <__aeabi_fsub+0x14c>
 8000d08:	1b9a      	subs	r2, r3, r6
 8000d0a:	0150      	lsls	r0, r2, #5
 8000d0c:	d400      	bmi.n	8000d10 <__aeabi_fsub+0x1dc>
 8000d0e:	e08b      	b.n	8000e28 <__aeabi_fsub+0x2f4>
 8000d10:	2401      	movs	r4, #1
 8000d12:	2200      	movs	r2, #0
 8000d14:	1af3      	subs	r3, r6, r3
 8000d16:	400c      	ands	r4, r1
 8000d18:	e7e8      	b.n	8000cec <__aeabi_fsub+0x1b8>
 8000d1a:	4b56      	ldr	r3, [pc, #344]	@ (8000e74 <__aeabi_fsub+0x340>)
 8000d1c:	1a2a      	subs	r2, r5, r0
 8000d1e:	403b      	ands	r3, r7
 8000d20:	e7e4      	b.n	8000cec <__aeabi_fsub+0x1b8>
 8000d22:	1b9f      	subs	r7, r3, r6
 8000d24:	017a      	lsls	r2, r7, #5
 8000d26:	d446      	bmi.n	8000db6 <__aeabi_fsub+0x282>
 8000d28:	2f00      	cmp	r7, #0
 8000d2a:	d1cd      	bne.n	8000cc8 <__aeabi_fsub+0x194>
 8000d2c:	2400      	movs	r4, #0
 8000d2e:	2000      	movs	r0, #0
 8000d30:	2300      	movs	r3, #0
 8000d32:	e777      	b.n	8000c24 <__aeabi_fsub+0xf0>
 8000d34:	199b      	adds	r3, r3, r6
 8000d36:	2501      	movs	r5, #1
 8000d38:	3201      	adds	r2, #1
 8000d3a:	0159      	lsls	r1, r3, #5
 8000d3c:	d400      	bmi.n	8000d40 <__aeabi_fsub+0x20c>
 8000d3e:	e760      	b.n	8000c02 <__aeabi_fsub+0xce>
 8000d40:	2101      	movs	r1, #1
 8000d42:	484d      	ldr	r0, [pc, #308]	@ (8000e78 <__aeabi_fsub+0x344>)
 8000d44:	4019      	ands	r1, r3
 8000d46:	085b      	lsrs	r3, r3, #1
 8000d48:	4003      	ands	r3, r0
 8000d4a:	430b      	orrs	r3, r1
 8000d4c:	e7ce      	b.n	8000cec <__aeabi_fsub+0x1b8>
 8000d4e:	1e57      	subs	r7, r2, #1
 8000d50:	2a01      	cmp	r2, #1
 8000d52:	d05a      	beq.n	8000e0a <__aeabi_fsub+0x2d6>
 8000d54:	000c      	movs	r4, r1
 8000d56:	2aff      	cmp	r2, #255	@ 0xff
 8000d58:	d033      	beq.n	8000dc2 <__aeabi_fsub+0x28e>
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	2f1b      	cmp	r7, #27
 8000d5e:	dc07      	bgt.n	8000d70 <__aeabi_fsub+0x23c>
 8000d60:	2120      	movs	r1, #32
 8000d62:	1bc9      	subs	r1, r1, r7
 8000d64:	001a      	movs	r2, r3
 8000d66:	408b      	lsls	r3, r1
 8000d68:	40fa      	lsrs	r2, r7
 8000d6a:	1e59      	subs	r1, r3, #1
 8000d6c:	418b      	sbcs	r3, r1
 8000d6e:	431a      	orrs	r2, r3
 8000d70:	0005      	movs	r5, r0
 8000d72:	1ab3      	subs	r3, r6, r2
 8000d74:	e743      	b.n	8000bfe <__aeabi_fsub+0xca>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d123      	bne.n	8000dc2 <__aeabi_fsub+0x28e>
 8000d7a:	22ff      	movs	r2, #255	@ 0xff
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d09b      	beq.n	8000cb8 <__aeabi_fsub+0x184>
 8000d80:	1e51      	subs	r1, r2, #1
 8000d82:	2a01      	cmp	r2, #1
 8000d84:	d0d6      	beq.n	8000d34 <__aeabi_fsub+0x200>
 8000d86:	2aff      	cmp	r2, #255	@ 0xff
 8000d88:	d01b      	beq.n	8000dc2 <__aeabi_fsub+0x28e>
 8000d8a:	291b      	cmp	r1, #27
 8000d8c:	dd2c      	ble.n	8000de8 <__aeabi_fsub+0x2b4>
 8000d8e:	0002      	movs	r2, r0
 8000d90:	1c73      	adds	r3, r6, #1
 8000d92:	e73a      	b.n	8000c0a <__aeabi_fsub+0xd6>
 8000d94:	2aff      	cmp	r2, #255	@ 0xff
 8000d96:	d088      	beq.n	8000caa <__aeabi_fsub+0x176>
 8000d98:	199b      	adds	r3, r3, r6
 8000d9a:	085b      	lsrs	r3, r3, #1
 8000d9c:	0759      	lsls	r1, r3, #29
 8000d9e:	d000      	beq.n	8000da2 <__aeabi_fsub+0x26e>
 8000da0:	e733      	b.n	8000c0a <__aeabi_fsub+0xd6>
 8000da2:	08db      	lsrs	r3, r3, #3
 8000da4:	e76e      	b.n	8000c84 <__aeabi_fsub+0x150>
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d110      	bne.n	8000dcc <__aeabi_fsub+0x298>
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d043      	beq.n	8000e36 <__aeabi_fsub+0x302>
 8000dae:	2401      	movs	r4, #1
 8000db0:	0033      	movs	r3, r6
 8000db2:	400c      	ands	r4, r1
 8000db4:	e706      	b.n	8000bc4 <__aeabi_fsub+0x90>
 8000db6:	2401      	movs	r4, #1
 8000db8:	1af7      	subs	r7, r6, r3
 8000dba:	400c      	ands	r4, r1
 8000dbc:	e784      	b.n	8000cc8 <__aeabi_fsub+0x194>
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d104      	bne.n	8000dcc <__aeabi_fsub+0x298>
 8000dc2:	0033      	movs	r3, r6
 8000dc4:	e6fe      	b.n	8000bc4 <__aeabi_fsub+0x90>
 8000dc6:	2501      	movs	r5, #1
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	e718      	b.n	8000bfe <__aeabi_fsub+0xca>
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	d100      	bne.n	8000dd2 <__aeabi_fsub+0x29e>
 8000dd0:	e6f8      	b.n	8000bc4 <__aeabi_fsub+0x90>
 8000dd2:	2280      	movs	r2, #128	@ 0x80
 8000dd4:	03d2      	lsls	r2, r2, #15
 8000dd6:	4297      	cmp	r7, r2
 8000dd8:	d304      	bcc.n	8000de4 <__aeabi_fsub+0x2b0>
 8000dda:	4594      	cmp	ip, r2
 8000ddc:	d202      	bcs.n	8000de4 <__aeabi_fsub+0x2b0>
 8000dde:	2401      	movs	r4, #1
 8000de0:	0033      	movs	r3, r6
 8000de2:	400c      	ands	r4, r1
 8000de4:	08db      	lsrs	r3, r3, #3
 8000de6:	e6f1      	b.n	8000bcc <__aeabi_fsub+0x98>
 8000de8:	001a      	movs	r2, r3
 8000dea:	2520      	movs	r5, #32
 8000dec:	40ca      	lsrs	r2, r1
 8000dee:	1a69      	subs	r1, r5, r1
 8000df0:	408b      	lsls	r3, r1
 8000df2:	1e59      	subs	r1, r3, #1
 8000df4:	418b      	sbcs	r3, r1
 8000df6:	4313      	orrs	r3, r2
 8000df8:	0005      	movs	r5, r0
 8000dfa:	199b      	adds	r3, r3, r6
 8000dfc:	e750      	b.n	8000ca0 <__aeabi_fsub+0x16c>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	d094      	beq.n	8000d2c <__aeabi_fsub+0x1f8>
 8000e02:	2401      	movs	r4, #1
 8000e04:	0033      	movs	r3, r6
 8000e06:	400c      	ands	r4, r1
 8000e08:	e73a      	b.n	8000c80 <__aeabi_fsub+0x14c>
 8000e0a:	000c      	movs	r4, r1
 8000e0c:	2501      	movs	r5, #1
 8000e0e:	1af3      	subs	r3, r6, r3
 8000e10:	e6f5      	b.n	8000bfe <__aeabi_fsub+0xca>
 8000e12:	0033      	movs	r3, r6
 8000e14:	e734      	b.n	8000c80 <__aeabi_fsub+0x14c>
 8000e16:	199b      	adds	r3, r3, r6
 8000e18:	2200      	movs	r2, #0
 8000e1a:	0159      	lsls	r1, r3, #5
 8000e1c:	d5c1      	bpl.n	8000da2 <__aeabi_fsub+0x26e>
 8000e1e:	4a15      	ldr	r2, [pc, #84]	@ (8000e74 <__aeabi_fsub+0x340>)
 8000e20:	4013      	ands	r3, r2
 8000e22:	08db      	lsrs	r3, r3, #3
 8000e24:	2201      	movs	r2, #1
 8000e26:	e72d      	b.n	8000c84 <__aeabi_fsub+0x150>
 8000e28:	2a00      	cmp	r2, #0
 8000e2a:	d100      	bne.n	8000e2e <__aeabi_fsub+0x2fa>
 8000e2c:	e77e      	b.n	8000d2c <__aeabi_fsub+0x1f8>
 8000e2e:	0013      	movs	r3, r2
 8000e30:	2200      	movs	r2, #0
 8000e32:	08db      	lsrs	r3, r3, #3
 8000e34:	e726      	b.n	8000c84 <__aeabi_fsub+0x150>
 8000e36:	2380      	movs	r3, #128	@ 0x80
 8000e38:	2400      	movs	r4, #0
 8000e3a:	20ff      	movs	r0, #255	@ 0xff
 8000e3c:	03db      	lsls	r3, r3, #15
 8000e3e:	e6f1      	b.n	8000c24 <__aeabi_fsub+0xf0>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	d100      	bne.n	8000e46 <__aeabi_fsub+0x312>
 8000e44:	e756      	b.n	8000cf4 <__aeabi_fsub+0x1c0>
 8000e46:	1b47      	subs	r7, r0, r5
 8000e48:	003a      	movs	r2, r7
 8000e4a:	2d00      	cmp	r5, #0
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_fsub+0x31c>
 8000e4e:	e730      	b.n	8000cb2 <__aeabi_fsub+0x17e>
 8000e50:	2280      	movs	r2, #128	@ 0x80
 8000e52:	04d2      	lsls	r2, r2, #19
 8000e54:	000c      	movs	r4, r1
 8000e56:	4313      	orrs	r3, r2
 8000e58:	e77f      	b.n	8000d5a <__aeabi_fsub+0x226>
 8000e5a:	2a00      	cmp	r2, #0
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_fsub+0x32c>
 8000e5e:	e701      	b.n	8000c64 <__aeabi_fsub+0x130>
 8000e60:	1b41      	subs	r1, r0, r5
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d101      	bne.n	8000e6a <__aeabi_fsub+0x336>
 8000e66:	000a      	movs	r2, r1
 8000e68:	e788      	b.n	8000d7c <__aeabi_fsub+0x248>
 8000e6a:	2280      	movs	r2, #128	@ 0x80
 8000e6c:	04d2      	lsls	r2, r2, #19
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	e78b      	b.n	8000d8a <__aeabi_fsub+0x256>
 8000e72:	46c0      	nop			@ (mov r8, r8)
 8000e74:	fbffffff 	.word	0xfbffffff
 8000e78:	7dffffff 	.word	0x7dffffff

08000e7c <__aeabi_fcmpun>:
 8000e7c:	0243      	lsls	r3, r0, #9
 8000e7e:	024a      	lsls	r2, r1, #9
 8000e80:	0040      	lsls	r0, r0, #1
 8000e82:	0049      	lsls	r1, r1, #1
 8000e84:	0a5b      	lsrs	r3, r3, #9
 8000e86:	0a52      	lsrs	r2, r2, #9
 8000e88:	0e09      	lsrs	r1, r1, #24
 8000e8a:	0e00      	lsrs	r0, r0, #24
 8000e8c:	28ff      	cmp	r0, #255	@ 0xff
 8000e8e:	d006      	beq.n	8000e9e <__aeabi_fcmpun+0x22>
 8000e90:	2000      	movs	r0, #0
 8000e92:	29ff      	cmp	r1, #255	@ 0xff
 8000e94:	d102      	bne.n	8000e9c <__aeabi_fcmpun+0x20>
 8000e96:	1e53      	subs	r3, r2, #1
 8000e98:	419a      	sbcs	r2, r3
 8000e9a:	0010      	movs	r0, r2
 8000e9c:	4770      	bx	lr
 8000e9e:	38fe      	subs	r0, #254	@ 0xfe
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d1fb      	bne.n	8000e9c <__aeabi_fcmpun+0x20>
 8000ea4:	e7f4      	b.n	8000e90 <__aeabi_fcmpun+0x14>
 8000ea6:	46c0      	nop			@ (mov r8, r8)

08000ea8 <__aeabi_f2iz>:
 8000ea8:	0241      	lsls	r1, r0, #9
 8000eaa:	0042      	lsls	r2, r0, #1
 8000eac:	0fc3      	lsrs	r3, r0, #31
 8000eae:	0a49      	lsrs	r1, r1, #9
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	0e12      	lsrs	r2, r2, #24
 8000eb4:	2a7e      	cmp	r2, #126	@ 0x7e
 8000eb6:	dd03      	ble.n	8000ec0 <__aeabi_f2iz+0x18>
 8000eb8:	2a9d      	cmp	r2, #157	@ 0x9d
 8000eba:	dd02      	ble.n	8000ec2 <__aeabi_f2iz+0x1a>
 8000ebc:	4a09      	ldr	r2, [pc, #36]	@ (8000ee4 <__aeabi_f2iz+0x3c>)
 8000ebe:	1898      	adds	r0, r3, r2
 8000ec0:	4770      	bx	lr
 8000ec2:	2080      	movs	r0, #128	@ 0x80
 8000ec4:	0400      	lsls	r0, r0, #16
 8000ec6:	4301      	orrs	r1, r0
 8000ec8:	2a95      	cmp	r2, #149	@ 0x95
 8000eca:	dc07      	bgt.n	8000edc <__aeabi_f2iz+0x34>
 8000ecc:	2096      	movs	r0, #150	@ 0x96
 8000ece:	1a82      	subs	r2, r0, r2
 8000ed0:	40d1      	lsrs	r1, r2
 8000ed2:	4248      	negs	r0, r1
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d1f3      	bne.n	8000ec0 <__aeabi_f2iz+0x18>
 8000ed8:	0008      	movs	r0, r1
 8000eda:	e7f1      	b.n	8000ec0 <__aeabi_f2iz+0x18>
 8000edc:	3a96      	subs	r2, #150	@ 0x96
 8000ede:	4091      	lsls	r1, r2
 8000ee0:	e7f7      	b.n	8000ed2 <__aeabi_f2iz+0x2a>
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	7fffffff 	.word	0x7fffffff

08000ee8 <__aeabi_i2f>:
 8000ee8:	b570      	push	{r4, r5, r6, lr}
 8000eea:	2800      	cmp	r0, #0
 8000eec:	d013      	beq.n	8000f16 <__aeabi_i2f+0x2e>
 8000eee:	17c3      	asrs	r3, r0, #31
 8000ef0:	18c5      	adds	r5, r0, r3
 8000ef2:	405d      	eors	r5, r3
 8000ef4:	0fc4      	lsrs	r4, r0, #31
 8000ef6:	0028      	movs	r0, r5
 8000ef8:	f001 ffd0 	bl	8002e9c <__clzsi2>
 8000efc:	239e      	movs	r3, #158	@ 0x9e
 8000efe:	0001      	movs	r1, r0
 8000f00:	1a1b      	subs	r3, r3, r0
 8000f02:	2b96      	cmp	r3, #150	@ 0x96
 8000f04:	dc0f      	bgt.n	8000f26 <__aeabi_i2f+0x3e>
 8000f06:	2808      	cmp	r0, #8
 8000f08:	d034      	beq.n	8000f74 <__aeabi_i2f+0x8c>
 8000f0a:	3908      	subs	r1, #8
 8000f0c:	408d      	lsls	r5, r1
 8000f0e:	026d      	lsls	r5, r5, #9
 8000f10:	0a6d      	lsrs	r5, r5, #9
 8000f12:	b2d8      	uxtb	r0, r3
 8000f14:	e002      	b.n	8000f1c <__aeabi_i2f+0x34>
 8000f16:	2400      	movs	r4, #0
 8000f18:	2000      	movs	r0, #0
 8000f1a:	2500      	movs	r5, #0
 8000f1c:	05c0      	lsls	r0, r0, #23
 8000f1e:	4328      	orrs	r0, r5
 8000f20:	07e4      	lsls	r4, r4, #31
 8000f22:	4320      	orrs	r0, r4
 8000f24:	bd70      	pop	{r4, r5, r6, pc}
 8000f26:	2b99      	cmp	r3, #153	@ 0x99
 8000f28:	dc16      	bgt.n	8000f58 <__aeabi_i2f+0x70>
 8000f2a:	1f42      	subs	r2, r0, #5
 8000f2c:	2805      	cmp	r0, #5
 8000f2e:	d000      	beq.n	8000f32 <__aeabi_i2f+0x4a>
 8000f30:	4095      	lsls	r5, r2
 8000f32:	002a      	movs	r2, r5
 8000f34:	4811      	ldr	r0, [pc, #68]	@ (8000f7c <__aeabi_i2f+0x94>)
 8000f36:	4002      	ands	r2, r0
 8000f38:	076e      	lsls	r6, r5, #29
 8000f3a:	d009      	beq.n	8000f50 <__aeabi_i2f+0x68>
 8000f3c:	260f      	movs	r6, #15
 8000f3e:	4035      	ands	r5, r6
 8000f40:	2d04      	cmp	r5, #4
 8000f42:	d005      	beq.n	8000f50 <__aeabi_i2f+0x68>
 8000f44:	3204      	adds	r2, #4
 8000f46:	0155      	lsls	r5, r2, #5
 8000f48:	d502      	bpl.n	8000f50 <__aeabi_i2f+0x68>
 8000f4a:	239f      	movs	r3, #159	@ 0x9f
 8000f4c:	4002      	ands	r2, r0
 8000f4e:	1a5b      	subs	r3, r3, r1
 8000f50:	0192      	lsls	r2, r2, #6
 8000f52:	0a55      	lsrs	r5, r2, #9
 8000f54:	b2d8      	uxtb	r0, r3
 8000f56:	e7e1      	b.n	8000f1c <__aeabi_i2f+0x34>
 8000f58:	2205      	movs	r2, #5
 8000f5a:	1a12      	subs	r2, r2, r0
 8000f5c:	0028      	movs	r0, r5
 8000f5e:	40d0      	lsrs	r0, r2
 8000f60:	0002      	movs	r2, r0
 8000f62:	0008      	movs	r0, r1
 8000f64:	301b      	adds	r0, #27
 8000f66:	4085      	lsls	r5, r0
 8000f68:	0028      	movs	r0, r5
 8000f6a:	1e45      	subs	r5, r0, #1
 8000f6c:	41a8      	sbcs	r0, r5
 8000f6e:	4302      	orrs	r2, r0
 8000f70:	0015      	movs	r5, r2
 8000f72:	e7de      	b.n	8000f32 <__aeabi_i2f+0x4a>
 8000f74:	026d      	lsls	r5, r5, #9
 8000f76:	2096      	movs	r0, #150	@ 0x96
 8000f78:	0a6d      	lsrs	r5, r5, #9
 8000f7a:	e7cf      	b.n	8000f1c <__aeabi_i2f+0x34>
 8000f7c:	fbffffff 	.word	0xfbffffff

08000f80 <__aeabi_ui2f>:
 8000f80:	b570      	push	{r4, r5, r6, lr}
 8000f82:	1e04      	subs	r4, r0, #0
 8000f84:	d00e      	beq.n	8000fa4 <__aeabi_ui2f+0x24>
 8000f86:	f001 ff89 	bl	8002e9c <__clzsi2>
 8000f8a:	239e      	movs	r3, #158	@ 0x9e
 8000f8c:	0001      	movs	r1, r0
 8000f8e:	1a1b      	subs	r3, r3, r0
 8000f90:	2b96      	cmp	r3, #150	@ 0x96
 8000f92:	dc0c      	bgt.n	8000fae <__aeabi_ui2f+0x2e>
 8000f94:	2808      	cmp	r0, #8
 8000f96:	d02f      	beq.n	8000ff8 <__aeabi_ui2f+0x78>
 8000f98:	3908      	subs	r1, #8
 8000f9a:	408c      	lsls	r4, r1
 8000f9c:	0264      	lsls	r4, r4, #9
 8000f9e:	0a64      	lsrs	r4, r4, #9
 8000fa0:	b2d8      	uxtb	r0, r3
 8000fa2:	e001      	b.n	8000fa8 <__aeabi_ui2f+0x28>
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	2400      	movs	r4, #0
 8000fa8:	05c0      	lsls	r0, r0, #23
 8000faa:	4320      	orrs	r0, r4
 8000fac:	bd70      	pop	{r4, r5, r6, pc}
 8000fae:	2b99      	cmp	r3, #153	@ 0x99
 8000fb0:	dc16      	bgt.n	8000fe0 <__aeabi_ui2f+0x60>
 8000fb2:	1f42      	subs	r2, r0, #5
 8000fb4:	2805      	cmp	r0, #5
 8000fb6:	d000      	beq.n	8000fba <__aeabi_ui2f+0x3a>
 8000fb8:	4094      	lsls	r4, r2
 8000fba:	0022      	movs	r2, r4
 8000fbc:	4810      	ldr	r0, [pc, #64]	@ (8001000 <__aeabi_ui2f+0x80>)
 8000fbe:	4002      	ands	r2, r0
 8000fc0:	0765      	lsls	r5, r4, #29
 8000fc2:	d009      	beq.n	8000fd8 <__aeabi_ui2f+0x58>
 8000fc4:	250f      	movs	r5, #15
 8000fc6:	402c      	ands	r4, r5
 8000fc8:	2c04      	cmp	r4, #4
 8000fca:	d005      	beq.n	8000fd8 <__aeabi_ui2f+0x58>
 8000fcc:	3204      	adds	r2, #4
 8000fce:	0154      	lsls	r4, r2, #5
 8000fd0:	d502      	bpl.n	8000fd8 <__aeabi_ui2f+0x58>
 8000fd2:	239f      	movs	r3, #159	@ 0x9f
 8000fd4:	4002      	ands	r2, r0
 8000fd6:	1a5b      	subs	r3, r3, r1
 8000fd8:	0192      	lsls	r2, r2, #6
 8000fda:	0a54      	lsrs	r4, r2, #9
 8000fdc:	b2d8      	uxtb	r0, r3
 8000fde:	e7e3      	b.n	8000fa8 <__aeabi_ui2f+0x28>
 8000fe0:	0002      	movs	r2, r0
 8000fe2:	0020      	movs	r0, r4
 8000fe4:	321b      	adds	r2, #27
 8000fe6:	4090      	lsls	r0, r2
 8000fe8:	0002      	movs	r2, r0
 8000fea:	1e50      	subs	r0, r2, #1
 8000fec:	4182      	sbcs	r2, r0
 8000fee:	2005      	movs	r0, #5
 8000ff0:	1a40      	subs	r0, r0, r1
 8000ff2:	40c4      	lsrs	r4, r0
 8000ff4:	4314      	orrs	r4, r2
 8000ff6:	e7e0      	b.n	8000fba <__aeabi_ui2f+0x3a>
 8000ff8:	0264      	lsls	r4, r4, #9
 8000ffa:	2096      	movs	r0, #150	@ 0x96
 8000ffc:	0a64      	lsrs	r4, r4, #9
 8000ffe:	e7d3      	b.n	8000fa8 <__aeabi_ui2f+0x28>
 8001000:	fbffffff 	.word	0xfbffffff

08001004 <__aeabi_dadd>:
 8001004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001006:	4657      	mov	r7, sl
 8001008:	464e      	mov	r6, r9
 800100a:	4645      	mov	r5, r8
 800100c:	46de      	mov	lr, fp
 800100e:	b5e0      	push	{r5, r6, r7, lr}
 8001010:	b083      	sub	sp, #12
 8001012:	9000      	str	r0, [sp, #0]
 8001014:	9101      	str	r1, [sp, #4]
 8001016:	030c      	lsls	r4, r1, #12
 8001018:	004f      	lsls	r7, r1, #1
 800101a:	0fce      	lsrs	r6, r1, #31
 800101c:	0a61      	lsrs	r1, r4, #9
 800101e:	9c00      	ldr	r4, [sp, #0]
 8001020:	031d      	lsls	r5, r3, #12
 8001022:	0f64      	lsrs	r4, r4, #29
 8001024:	430c      	orrs	r4, r1
 8001026:	9900      	ldr	r1, [sp, #0]
 8001028:	9200      	str	r2, [sp, #0]
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	00c8      	lsls	r0, r1, #3
 800102e:	0059      	lsls	r1, r3, #1
 8001030:	0d4b      	lsrs	r3, r1, #21
 8001032:	4699      	mov	r9, r3
 8001034:	9a00      	ldr	r2, [sp, #0]
 8001036:	9b01      	ldr	r3, [sp, #4]
 8001038:	0a6d      	lsrs	r5, r5, #9
 800103a:	0fd9      	lsrs	r1, r3, #31
 800103c:	0f53      	lsrs	r3, r2, #29
 800103e:	432b      	orrs	r3, r5
 8001040:	469a      	mov	sl, r3
 8001042:	9b00      	ldr	r3, [sp, #0]
 8001044:	0d7f      	lsrs	r7, r7, #21
 8001046:	00da      	lsls	r2, r3, #3
 8001048:	4694      	mov	ip, r2
 800104a:	464a      	mov	r2, r9
 800104c:	46b0      	mov	r8, r6
 800104e:	1aba      	subs	r2, r7, r2
 8001050:	428e      	cmp	r6, r1
 8001052:	d100      	bne.n	8001056 <__aeabi_dadd+0x52>
 8001054:	e0b0      	b.n	80011b8 <__aeabi_dadd+0x1b4>
 8001056:	2a00      	cmp	r2, #0
 8001058:	dc00      	bgt.n	800105c <__aeabi_dadd+0x58>
 800105a:	e078      	b.n	800114e <__aeabi_dadd+0x14a>
 800105c:	4649      	mov	r1, r9
 800105e:	2900      	cmp	r1, #0
 8001060:	d100      	bne.n	8001064 <__aeabi_dadd+0x60>
 8001062:	e0e9      	b.n	8001238 <__aeabi_dadd+0x234>
 8001064:	49c9      	ldr	r1, [pc, #804]	@ (800138c <__aeabi_dadd+0x388>)
 8001066:	428f      	cmp	r7, r1
 8001068:	d100      	bne.n	800106c <__aeabi_dadd+0x68>
 800106a:	e195      	b.n	8001398 <__aeabi_dadd+0x394>
 800106c:	2501      	movs	r5, #1
 800106e:	2a38      	cmp	r2, #56	@ 0x38
 8001070:	dc16      	bgt.n	80010a0 <__aeabi_dadd+0x9c>
 8001072:	2180      	movs	r1, #128	@ 0x80
 8001074:	4653      	mov	r3, sl
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	430b      	orrs	r3, r1
 800107a:	469a      	mov	sl, r3
 800107c:	2a1f      	cmp	r2, #31
 800107e:	dd00      	ble.n	8001082 <__aeabi_dadd+0x7e>
 8001080:	e1e7      	b.n	8001452 <__aeabi_dadd+0x44e>
 8001082:	2120      	movs	r1, #32
 8001084:	4655      	mov	r5, sl
 8001086:	1a8b      	subs	r3, r1, r2
 8001088:	4661      	mov	r1, ip
 800108a:	409d      	lsls	r5, r3
 800108c:	40d1      	lsrs	r1, r2
 800108e:	430d      	orrs	r5, r1
 8001090:	4661      	mov	r1, ip
 8001092:	4099      	lsls	r1, r3
 8001094:	1e4b      	subs	r3, r1, #1
 8001096:	4199      	sbcs	r1, r3
 8001098:	4653      	mov	r3, sl
 800109a:	40d3      	lsrs	r3, r2
 800109c:	430d      	orrs	r5, r1
 800109e:	1ae4      	subs	r4, r4, r3
 80010a0:	1b45      	subs	r5, r0, r5
 80010a2:	42a8      	cmp	r0, r5
 80010a4:	4180      	sbcs	r0, r0
 80010a6:	4240      	negs	r0, r0
 80010a8:	1a24      	subs	r4, r4, r0
 80010aa:	0223      	lsls	r3, r4, #8
 80010ac:	d400      	bmi.n	80010b0 <__aeabi_dadd+0xac>
 80010ae:	e10f      	b.n	80012d0 <__aeabi_dadd+0x2cc>
 80010b0:	0264      	lsls	r4, r4, #9
 80010b2:	0a64      	lsrs	r4, r4, #9
 80010b4:	2c00      	cmp	r4, #0
 80010b6:	d100      	bne.n	80010ba <__aeabi_dadd+0xb6>
 80010b8:	e139      	b.n	800132e <__aeabi_dadd+0x32a>
 80010ba:	0020      	movs	r0, r4
 80010bc:	f001 feee 	bl	8002e9c <__clzsi2>
 80010c0:	0003      	movs	r3, r0
 80010c2:	3b08      	subs	r3, #8
 80010c4:	2120      	movs	r1, #32
 80010c6:	0028      	movs	r0, r5
 80010c8:	1aca      	subs	r2, r1, r3
 80010ca:	40d0      	lsrs	r0, r2
 80010cc:	409c      	lsls	r4, r3
 80010ce:	0002      	movs	r2, r0
 80010d0:	409d      	lsls	r5, r3
 80010d2:	4322      	orrs	r2, r4
 80010d4:	429f      	cmp	r7, r3
 80010d6:	dd00      	ble.n	80010da <__aeabi_dadd+0xd6>
 80010d8:	e173      	b.n	80013c2 <__aeabi_dadd+0x3be>
 80010da:	1bd8      	subs	r0, r3, r7
 80010dc:	3001      	adds	r0, #1
 80010de:	1a09      	subs	r1, r1, r0
 80010e0:	002c      	movs	r4, r5
 80010e2:	408d      	lsls	r5, r1
 80010e4:	40c4      	lsrs	r4, r0
 80010e6:	1e6b      	subs	r3, r5, #1
 80010e8:	419d      	sbcs	r5, r3
 80010ea:	0013      	movs	r3, r2
 80010ec:	40c2      	lsrs	r2, r0
 80010ee:	408b      	lsls	r3, r1
 80010f0:	4325      	orrs	r5, r4
 80010f2:	2700      	movs	r7, #0
 80010f4:	0014      	movs	r4, r2
 80010f6:	431d      	orrs	r5, r3
 80010f8:	076b      	lsls	r3, r5, #29
 80010fa:	d009      	beq.n	8001110 <__aeabi_dadd+0x10c>
 80010fc:	230f      	movs	r3, #15
 80010fe:	402b      	ands	r3, r5
 8001100:	2b04      	cmp	r3, #4
 8001102:	d005      	beq.n	8001110 <__aeabi_dadd+0x10c>
 8001104:	1d2b      	adds	r3, r5, #4
 8001106:	42ab      	cmp	r3, r5
 8001108:	41ad      	sbcs	r5, r5
 800110a:	426d      	negs	r5, r5
 800110c:	1964      	adds	r4, r4, r5
 800110e:	001d      	movs	r5, r3
 8001110:	0223      	lsls	r3, r4, #8
 8001112:	d400      	bmi.n	8001116 <__aeabi_dadd+0x112>
 8001114:	e12d      	b.n	8001372 <__aeabi_dadd+0x36e>
 8001116:	4a9d      	ldr	r2, [pc, #628]	@ (800138c <__aeabi_dadd+0x388>)
 8001118:	3701      	adds	r7, #1
 800111a:	4297      	cmp	r7, r2
 800111c:	d100      	bne.n	8001120 <__aeabi_dadd+0x11c>
 800111e:	e0d3      	b.n	80012c8 <__aeabi_dadd+0x2c4>
 8001120:	4646      	mov	r6, r8
 8001122:	499b      	ldr	r1, [pc, #620]	@ (8001390 <__aeabi_dadd+0x38c>)
 8001124:	08ed      	lsrs	r5, r5, #3
 8001126:	4021      	ands	r1, r4
 8001128:	074a      	lsls	r2, r1, #29
 800112a:	432a      	orrs	r2, r5
 800112c:	057c      	lsls	r4, r7, #21
 800112e:	024d      	lsls	r5, r1, #9
 8001130:	0b2d      	lsrs	r5, r5, #12
 8001132:	0d64      	lsrs	r4, r4, #21
 8001134:	0524      	lsls	r4, r4, #20
 8001136:	432c      	orrs	r4, r5
 8001138:	07f6      	lsls	r6, r6, #31
 800113a:	4334      	orrs	r4, r6
 800113c:	0010      	movs	r0, r2
 800113e:	0021      	movs	r1, r4
 8001140:	b003      	add	sp, #12
 8001142:	bcf0      	pop	{r4, r5, r6, r7}
 8001144:	46bb      	mov	fp, r7
 8001146:	46b2      	mov	sl, r6
 8001148:	46a9      	mov	r9, r5
 800114a:	46a0      	mov	r8, r4
 800114c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800114e:	2a00      	cmp	r2, #0
 8001150:	d100      	bne.n	8001154 <__aeabi_dadd+0x150>
 8001152:	e084      	b.n	800125e <__aeabi_dadd+0x25a>
 8001154:	464a      	mov	r2, r9
 8001156:	1bd2      	subs	r2, r2, r7
 8001158:	2f00      	cmp	r7, #0
 800115a:	d000      	beq.n	800115e <__aeabi_dadd+0x15a>
 800115c:	e16d      	b.n	800143a <__aeabi_dadd+0x436>
 800115e:	0025      	movs	r5, r4
 8001160:	4305      	orrs	r5, r0
 8001162:	d100      	bne.n	8001166 <__aeabi_dadd+0x162>
 8001164:	e127      	b.n	80013b6 <__aeabi_dadd+0x3b2>
 8001166:	1e56      	subs	r6, r2, #1
 8001168:	2a01      	cmp	r2, #1
 800116a:	d100      	bne.n	800116e <__aeabi_dadd+0x16a>
 800116c:	e23b      	b.n	80015e6 <__aeabi_dadd+0x5e2>
 800116e:	4d87      	ldr	r5, [pc, #540]	@ (800138c <__aeabi_dadd+0x388>)
 8001170:	42aa      	cmp	r2, r5
 8001172:	d100      	bne.n	8001176 <__aeabi_dadd+0x172>
 8001174:	e26a      	b.n	800164c <__aeabi_dadd+0x648>
 8001176:	2501      	movs	r5, #1
 8001178:	2e38      	cmp	r6, #56	@ 0x38
 800117a:	dc12      	bgt.n	80011a2 <__aeabi_dadd+0x19e>
 800117c:	0032      	movs	r2, r6
 800117e:	2a1f      	cmp	r2, #31
 8001180:	dd00      	ble.n	8001184 <__aeabi_dadd+0x180>
 8001182:	e1f8      	b.n	8001576 <__aeabi_dadd+0x572>
 8001184:	2620      	movs	r6, #32
 8001186:	0025      	movs	r5, r4
 8001188:	1ab6      	subs	r6, r6, r2
 800118a:	0007      	movs	r7, r0
 800118c:	4653      	mov	r3, sl
 800118e:	40b0      	lsls	r0, r6
 8001190:	40d4      	lsrs	r4, r2
 8001192:	40b5      	lsls	r5, r6
 8001194:	40d7      	lsrs	r7, r2
 8001196:	1e46      	subs	r6, r0, #1
 8001198:	41b0      	sbcs	r0, r6
 800119a:	1b1b      	subs	r3, r3, r4
 800119c:	469a      	mov	sl, r3
 800119e:	433d      	orrs	r5, r7
 80011a0:	4305      	orrs	r5, r0
 80011a2:	4662      	mov	r2, ip
 80011a4:	1b55      	subs	r5, r2, r5
 80011a6:	45ac      	cmp	ip, r5
 80011a8:	4192      	sbcs	r2, r2
 80011aa:	4653      	mov	r3, sl
 80011ac:	4252      	negs	r2, r2
 80011ae:	000e      	movs	r6, r1
 80011b0:	464f      	mov	r7, r9
 80011b2:	4688      	mov	r8, r1
 80011b4:	1a9c      	subs	r4, r3, r2
 80011b6:	e778      	b.n	80010aa <__aeabi_dadd+0xa6>
 80011b8:	2a00      	cmp	r2, #0
 80011ba:	dc00      	bgt.n	80011be <__aeabi_dadd+0x1ba>
 80011bc:	e08e      	b.n	80012dc <__aeabi_dadd+0x2d8>
 80011be:	4649      	mov	r1, r9
 80011c0:	2900      	cmp	r1, #0
 80011c2:	d175      	bne.n	80012b0 <__aeabi_dadd+0x2ac>
 80011c4:	4661      	mov	r1, ip
 80011c6:	4653      	mov	r3, sl
 80011c8:	4319      	orrs	r1, r3
 80011ca:	d100      	bne.n	80011ce <__aeabi_dadd+0x1ca>
 80011cc:	e0f6      	b.n	80013bc <__aeabi_dadd+0x3b8>
 80011ce:	1e51      	subs	r1, r2, #1
 80011d0:	2a01      	cmp	r2, #1
 80011d2:	d100      	bne.n	80011d6 <__aeabi_dadd+0x1d2>
 80011d4:	e191      	b.n	80014fa <__aeabi_dadd+0x4f6>
 80011d6:	4d6d      	ldr	r5, [pc, #436]	@ (800138c <__aeabi_dadd+0x388>)
 80011d8:	42aa      	cmp	r2, r5
 80011da:	d100      	bne.n	80011de <__aeabi_dadd+0x1da>
 80011dc:	e0dc      	b.n	8001398 <__aeabi_dadd+0x394>
 80011de:	2501      	movs	r5, #1
 80011e0:	2938      	cmp	r1, #56	@ 0x38
 80011e2:	dc14      	bgt.n	800120e <__aeabi_dadd+0x20a>
 80011e4:	000a      	movs	r2, r1
 80011e6:	2a1f      	cmp	r2, #31
 80011e8:	dd00      	ble.n	80011ec <__aeabi_dadd+0x1e8>
 80011ea:	e1a2      	b.n	8001532 <__aeabi_dadd+0x52e>
 80011ec:	2120      	movs	r1, #32
 80011ee:	4653      	mov	r3, sl
 80011f0:	1a89      	subs	r1, r1, r2
 80011f2:	408b      	lsls	r3, r1
 80011f4:	001d      	movs	r5, r3
 80011f6:	4663      	mov	r3, ip
 80011f8:	40d3      	lsrs	r3, r2
 80011fa:	431d      	orrs	r5, r3
 80011fc:	4663      	mov	r3, ip
 80011fe:	408b      	lsls	r3, r1
 8001200:	0019      	movs	r1, r3
 8001202:	1e4b      	subs	r3, r1, #1
 8001204:	4199      	sbcs	r1, r3
 8001206:	4653      	mov	r3, sl
 8001208:	40d3      	lsrs	r3, r2
 800120a:	430d      	orrs	r5, r1
 800120c:	18e4      	adds	r4, r4, r3
 800120e:	182d      	adds	r5, r5, r0
 8001210:	4285      	cmp	r5, r0
 8001212:	4180      	sbcs	r0, r0
 8001214:	4240      	negs	r0, r0
 8001216:	1824      	adds	r4, r4, r0
 8001218:	0223      	lsls	r3, r4, #8
 800121a:	d559      	bpl.n	80012d0 <__aeabi_dadd+0x2cc>
 800121c:	4b5b      	ldr	r3, [pc, #364]	@ (800138c <__aeabi_dadd+0x388>)
 800121e:	3701      	adds	r7, #1
 8001220:	429f      	cmp	r7, r3
 8001222:	d051      	beq.n	80012c8 <__aeabi_dadd+0x2c4>
 8001224:	2101      	movs	r1, #1
 8001226:	4b5a      	ldr	r3, [pc, #360]	@ (8001390 <__aeabi_dadd+0x38c>)
 8001228:	086a      	lsrs	r2, r5, #1
 800122a:	401c      	ands	r4, r3
 800122c:	4029      	ands	r1, r5
 800122e:	430a      	orrs	r2, r1
 8001230:	07e5      	lsls	r5, r4, #31
 8001232:	4315      	orrs	r5, r2
 8001234:	0864      	lsrs	r4, r4, #1
 8001236:	e75f      	b.n	80010f8 <__aeabi_dadd+0xf4>
 8001238:	4661      	mov	r1, ip
 800123a:	4653      	mov	r3, sl
 800123c:	4319      	orrs	r1, r3
 800123e:	d100      	bne.n	8001242 <__aeabi_dadd+0x23e>
 8001240:	e0bc      	b.n	80013bc <__aeabi_dadd+0x3b8>
 8001242:	1e51      	subs	r1, r2, #1
 8001244:	2a01      	cmp	r2, #1
 8001246:	d100      	bne.n	800124a <__aeabi_dadd+0x246>
 8001248:	e164      	b.n	8001514 <__aeabi_dadd+0x510>
 800124a:	4d50      	ldr	r5, [pc, #320]	@ (800138c <__aeabi_dadd+0x388>)
 800124c:	42aa      	cmp	r2, r5
 800124e:	d100      	bne.n	8001252 <__aeabi_dadd+0x24e>
 8001250:	e16a      	b.n	8001528 <__aeabi_dadd+0x524>
 8001252:	2501      	movs	r5, #1
 8001254:	2938      	cmp	r1, #56	@ 0x38
 8001256:	dd00      	ble.n	800125a <__aeabi_dadd+0x256>
 8001258:	e722      	b.n	80010a0 <__aeabi_dadd+0x9c>
 800125a:	000a      	movs	r2, r1
 800125c:	e70e      	b.n	800107c <__aeabi_dadd+0x78>
 800125e:	4a4d      	ldr	r2, [pc, #308]	@ (8001394 <__aeabi_dadd+0x390>)
 8001260:	1c7d      	adds	r5, r7, #1
 8001262:	4215      	tst	r5, r2
 8001264:	d000      	beq.n	8001268 <__aeabi_dadd+0x264>
 8001266:	e0d0      	b.n	800140a <__aeabi_dadd+0x406>
 8001268:	0025      	movs	r5, r4
 800126a:	4662      	mov	r2, ip
 800126c:	4653      	mov	r3, sl
 800126e:	4305      	orrs	r5, r0
 8001270:	431a      	orrs	r2, r3
 8001272:	2f00      	cmp	r7, #0
 8001274:	d000      	beq.n	8001278 <__aeabi_dadd+0x274>
 8001276:	e137      	b.n	80014e8 <__aeabi_dadd+0x4e4>
 8001278:	2d00      	cmp	r5, #0
 800127a:	d100      	bne.n	800127e <__aeabi_dadd+0x27a>
 800127c:	e1a8      	b.n	80015d0 <__aeabi_dadd+0x5cc>
 800127e:	2a00      	cmp	r2, #0
 8001280:	d100      	bne.n	8001284 <__aeabi_dadd+0x280>
 8001282:	e16a      	b.n	800155a <__aeabi_dadd+0x556>
 8001284:	4663      	mov	r3, ip
 8001286:	1ac5      	subs	r5, r0, r3
 8001288:	4653      	mov	r3, sl
 800128a:	1ae2      	subs	r2, r4, r3
 800128c:	42a8      	cmp	r0, r5
 800128e:	419b      	sbcs	r3, r3
 8001290:	425b      	negs	r3, r3
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	021a      	lsls	r2, r3, #8
 8001296:	d400      	bmi.n	800129a <__aeabi_dadd+0x296>
 8001298:	e203      	b.n	80016a2 <__aeabi_dadd+0x69e>
 800129a:	4663      	mov	r3, ip
 800129c:	1a1d      	subs	r5, r3, r0
 800129e:	45ac      	cmp	ip, r5
 80012a0:	4192      	sbcs	r2, r2
 80012a2:	4653      	mov	r3, sl
 80012a4:	4252      	negs	r2, r2
 80012a6:	1b1c      	subs	r4, r3, r4
 80012a8:	000e      	movs	r6, r1
 80012aa:	4688      	mov	r8, r1
 80012ac:	1aa4      	subs	r4, r4, r2
 80012ae:	e723      	b.n	80010f8 <__aeabi_dadd+0xf4>
 80012b0:	4936      	ldr	r1, [pc, #216]	@ (800138c <__aeabi_dadd+0x388>)
 80012b2:	428f      	cmp	r7, r1
 80012b4:	d070      	beq.n	8001398 <__aeabi_dadd+0x394>
 80012b6:	2501      	movs	r5, #1
 80012b8:	2a38      	cmp	r2, #56	@ 0x38
 80012ba:	dca8      	bgt.n	800120e <__aeabi_dadd+0x20a>
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	4653      	mov	r3, sl
 80012c0:	0409      	lsls	r1, r1, #16
 80012c2:	430b      	orrs	r3, r1
 80012c4:	469a      	mov	sl, r3
 80012c6:	e78e      	b.n	80011e6 <__aeabi_dadd+0x1e2>
 80012c8:	003c      	movs	r4, r7
 80012ca:	2500      	movs	r5, #0
 80012cc:	2200      	movs	r2, #0
 80012ce:	e731      	b.n	8001134 <__aeabi_dadd+0x130>
 80012d0:	2307      	movs	r3, #7
 80012d2:	402b      	ands	r3, r5
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d000      	beq.n	80012da <__aeabi_dadd+0x2d6>
 80012d8:	e710      	b.n	80010fc <__aeabi_dadd+0xf8>
 80012da:	e093      	b.n	8001404 <__aeabi_dadd+0x400>
 80012dc:	2a00      	cmp	r2, #0
 80012de:	d074      	beq.n	80013ca <__aeabi_dadd+0x3c6>
 80012e0:	464a      	mov	r2, r9
 80012e2:	1bd2      	subs	r2, r2, r7
 80012e4:	2f00      	cmp	r7, #0
 80012e6:	d100      	bne.n	80012ea <__aeabi_dadd+0x2e6>
 80012e8:	e0c7      	b.n	800147a <__aeabi_dadd+0x476>
 80012ea:	4928      	ldr	r1, [pc, #160]	@ (800138c <__aeabi_dadd+0x388>)
 80012ec:	4589      	cmp	r9, r1
 80012ee:	d100      	bne.n	80012f2 <__aeabi_dadd+0x2ee>
 80012f0:	e185      	b.n	80015fe <__aeabi_dadd+0x5fa>
 80012f2:	2501      	movs	r5, #1
 80012f4:	2a38      	cmp	r2, #56	@ 0x38
 80012f6:	dc12      	bgt.n	800131e <__aeabi_dadd+0x31a>
 80012f8:	2180      	movs	r1, #128	@ 0x80
 80012fa:	0409      	lsls	r1, r1, #16
 80012fc:	430c      	orrs	r4, r1
 80012fe:	2a1f      	cmp	r2, #31
 8001300:	dd00      	ble.n	8001304 <__aeabi_dadd+0x300>
 8001302:	e1ab      	b.n	800165c <__aeabi_dadd+0x658>
 8001304:	2120      	movs	r1, #32
 8001306:	0025      	movs	r5, r4
 8001308:	1a89      	subs	r1, r1, r2
 800130a:	0007      	movs	r7, r0
 800130c:	4088      	lsls	r0, r1
 800130e:	408d      	lsls	r5, r1
 8001310:	40d7      	lsrs	r7, r2
 8001312:	1e41      	subs	r1, r0, #1
 8001314:	4188      	sbcs	r0, r1
 8001316:	40d4      	lsrs	r4, r2
 8001318:	433d      	orrs	r5, r7
 800131a:	4305      	orrs	r5, r0
 800131c:	44a2      	add	sl, r4
 800131e:	4465      	add	r5, ip
 8001320:	4565      	cmp	r5, ip
 8001322:	4192      	sbcs	r2, r2
 8001324:	4252      	negs	r2, r2
 8001326:	4452      	add	r2, sl
 8001328:	0014      	movs	r4, r2
 800132a:	464f      	mov	r7, r9
 800132c:	e774      	b.n	8001218 <__aeabi_dadd+0x214>
 800132e:	0028      	movs	r0, r5
 8001330:	f001 fdb4 	bl	8002e9c <__clzsi2>
 8001334:	0003      	movs	r3, r0
 8001336:	3318      	adds	r3, #24
 8001338:	2b1f      	cmp	r3, #31
 800133a:	dc00      	bgt.n	800133e <__aeabi_dadd+0x33a>
 800133c:	e6c2      	b.n	80010c4 <__aeabi_dadd+0xc0>
 800133e:	002a      	movs	r2, r5
 8001340:	3808      	subs	r0, #8
 8001342:	4082      	lsls	r2, r0
 8001344:	429f      	cmp	r7, r3
 8001346:	dd00      	ble.n	800134a <__aeabi_dadd+0x346>
 8001348:	e0a9      	b.n	800149e <__aeabi_dadd+0x49a>
 800134a:	1bdb      	subs	r3, r3, r7
 800134c:	1c58      	adds	r0, r3, #1
 800134e:	281f      	cmp	r0, #31
 8001350:	dc00      	bgt.n	8001354 <__aeabi_dadd+0x350>
 8001352:	e1ac      	b.n	80016ae <__aeabi_dadd+0x6aa>
 8001354:	0015      	movs	r5, r2
 8001356:	3b1f      	subs	r3, #31
 8001358:	40dd      	lsrs	r5, r3
 800135a:	2820      	cmp	r0, #32
 800135c:	d005      	beq.n	800136a <__aeabi_dadd+0x366>
 800135e:	2340      	movs	r3, #64	@ 0x40
 8001360:	1a1b      	subs	r3, r3, r0
 8001362:	409a      	lsls	r2, r3
 8001364:	1e53      	subs	r3, r2, #1
 8001366:	419a      	sbcs	r2, r3
 8001368:	4315      	orrs	r5, r2
 800136a:	2307      	movs	r3, #7
 800136c:	2700      	movs	r7, #0
 800136e:	402b      	ands	r3, r5
 8001370:	e7b0      	b.n	80012d4 <__aeabi_dadd+0x2d0>
 8001372:	08ed      	lsrs	r5, r5, #3
 8001374:	4b05      	ldr	r3, [pc, #20]	@ (800138c <__aeabi_dadd+0x388>)
 8001376:	0762      	lsls	r2, r4, #29
 8001378:	432a      	orrs	r2, r5
 800137a:	08e4      	lsrs	r4, r4, #3
 800137c:	429f      	cmp	r7, r3
 800137e:	d00f      	beq.n	80013a0 <__aeabi_dadd+0x39c>
 8001380:	0324      	lsls	r4, r4, #12
 8001382:	0b25      	lsrs	r5, r4, #12
 8001384:	057c      	lsls	r4, r7, #21
 8001386:	0d64      	lsrs	r4, r4, #21
 8001388:	e6d4      	b.n	8001134 <__aeabi_dadd+0x130>
 800138a:	46c0      	nop			@ (mov r8, r8)
 800138c:	000007ff 	.word	0x000007ff
 8001390:	ff7fffff 	.word	0xff7fffff
 8001394:	000007fe 	.word	0x000007fe
 8001398:	08c0      	lsrs	r0, r0, #3
 800139a:	0762      	lsls	r2, r4, #29
 800139c:	4302      	orrs	r2, r0
 800139e:	08e4      	lsrs	r4, r4, #3
 80013a0:	0013      	movs	r3, r2
 80013a2:	4323      	orrs	r3, r4
 80013a4:	d100      	bne.n	80013a8 <__aeabi_dadd+0x3a4>
 80013a6:	e186      	b.n	80016b6 <__aeabi_dadd+0x6b2>
 80013a8:	2580      	movs	r5, #128	@ 0x80
 80013aa:	032d      	lsls	r5, r5, #12
 80013ac:	4325      	orrs	r5, r4
 80013ae:	032d      	lsls	r5, r5, #12
 80013b0:	4cc3      	ldr	r4, [pc, #780]	@ (80016c0 <__aeabi_dadd+0x6bc>)
 80013b2:	0b2d      	lsrs	r5, r5, #12
 80013b4:	e6be      	b.n	8001134 <__aeabi_dadd+0x130>
 80013b6:	4660      	mov	r0, ip
 80013b8:	4654      	mov	r4, sl
 80013ba:	000e      	movs	r6, r1
 80013bc:	0017      	movs	r7, r2
 80013be:	08c5      	lsrs	r5, r0, #3
 80013c0:	e7d8      	b.n	8001374 <__aeabi_dadd+0x370>
 80013c2:	4cc0      	ldr	r4, [pc, #768]	@ (80016c4 <__aeabi_dadd+0x6c0>)
 80013c4:	1aff      	subs	r7, r7, r3
 80013c6:	4014      	ands	r4, r2
 80013c8:	e696      	b.n	80010f8 <__aeabi_dadd+0xf4>
 80013ca:	4abf      	ldr	r2, [pc, #764]	@ (80016c8 <__aeabi_dadd+0x6c4>)
 80013cc:	1c79      	adds	r1, r7, #1
 80013ce:	4211      	tst	r1, r2
 80013d0:	d16b      	bne.n	80014aa <__aeabi_dadd+0x4a6>
 80013d2:	0022      	movs	r2, r4
 80013d4:	4302      	orrs	r2, r0
 80013d6:	2f00      	cmp	r7, #0
 80013d8:	d000      	beq.n	80013dc <__aeabi_dadd+0x3d8>
 80013da:	e0db      	b.n	8001594 <__aeabi_dadd+0x590>
 80013dc:	2a00      	cmp	r2, #0
 80013de:	d100      	bne.n	80013e2 <__aeabi_dadd+0x3de>
 80013e0:	e12d      	b.n	800163e <__aeabi_dadd+0x63a>
 80013e2:	4662      	mov	r2, ip
 80013e4:	4653      	mov	r3, sl
 80013e6:	431a      	orrs	r2, r3
 80013e8:	d100      	bne.n	80013ec <__aeabi_dadd+0x3e8>
 80013ea:	e0b6      	b.n	800155a <__aeabi_dadd+0x556>
 80013ec:	4663      	mov	r3, ip
 80013ee:	18c5      	adds	r5, r0, r3
 80013f0:	4285      	cmp	r5, r0
 80013f2:	4180      	sbcs	r0, r0
 80013f4:	4454      	add	r4, sl
 80013f6:	4240      	negs	r0, r0
 80013f8:	1824      	adds	r4, r4, r0
 80013fa:	0223      	lsls	r3, r4, #8
 80013fc:	d502      	bpl.n	8001404 <__aeabi_dadd+0x400>
 80013fe:	000f      	movs	r7, r1
 8001400:	4bb0      	ldr	r3, [pc, #704]	@ (80016c4 <__aeabi_dadd+0x6c0>)
 8001402:	401c      	ands	r4, r3
 8001404:	003a      	movs	r2, r7
 8001406:	0028      	movs	r0, r5
 8001408:	e7d8      	b.n	80013bc <__aeabi_dadd+0x3b8>
 800140a:	4662      	mov	r2, ip
 800140c:	1a85      	subs	r5, r0, r2
 800140e:	42a8      	cmp	r0, r5
 8001410:	4192      	sbcs	r2, r2
 8001412:	4653      	mov	r3, sl
 8001414:	4252      	negs	r2, r2
 8001416:	4691      	mov	r9, r2
 8001418:	1ae3      	subs	r3, r4, r3
 800141a:	001a      	movs	r2, r3
 800141c:	464b      	mov	r3, r9
 800141e:	1ad2      	subs	r2, r2, r3
 8001420:	0013      	movs	r3, r2
 8001422:	4691      	mov	r9, r2
 8001424:	021a      	lsls	r2, r3, #8
 8001426:	d454      	bmi.n	80014d2 <__aeabi_dadd+0x4ce>
 8001428:	464a      	mov	r2, r9
 800142a:	464c      	mov	r4, r9
 800142c:	432a      	orrs	r2, r5
 800142e:	d000      	beq.n	8001432 <__aeabi_dadd+0x42e>
 8001430:	e640      	b.n	80010b4 <__aeabi_dadd+0xb0>
 8001432:	2600      	movs	r6, #0
 8001434:	2400      	movs	r4, #0
 8001436:	2500      	movs	r5, #0
 8001438:	e67c      	b.n	8001134 <__aeabi_dadd+0x130>
 800143a:	4da1      	ldr	r5, [pc, #644]	@ (80016c0 <__aeabi_dadd+0x6bc>)
 800143c:	45a9      	cmp	r9, r5
 800143e:	d100      	bne.n	8001442 <__aeabi_dadd+0x43e>
 8001440:	e090      	b.n	8001564 <__aeabi_dadd+0x560>
 8001442:	2501      	movs	r5, #1
 8001444:	2a38      	cmp	r2, #56	@ 0x38
 8001446:	dd00      	ble.n	800144a <__aeabi_dadd+0x446>
 8001448:	e6ab      	b.n	80011a2 <__aeabi_dadd+0x19e>
 800144a:	2580      	movs	r5, #128	@ 0x80
 800144c:	042d      	lsls	r5, r5, #16
 800144e:	432c      	orrs	r4, r5
 8001450:	e695      	b.n	800117e <__aeabi_dadd+0x17a>
 8001452:	0011      	movs	r1, r2
 8001454:	4655      	mov	r5, sl
 8001456:	3920      	subs	r1, #32
 8001458:	40cd      	lsrs	r5, r1
 800145a:	46a9      	mov	r9, r5
 800145c:	2a20      	cmp	r2, #32
 800145e:	d006      	beq.n	800146e <__aeabi_dadd+0x46a>
 8001460:	2140      	movs	r1, #64	@ 0x40
 8001462:	4653      	mov	r3, sl
 8001464:	1a8a      	subs	r2, r1, r2
 8001466:	4093      	lsls	r3, r2
 8001468:	4662      	mov	r2, ip
 800146a:	431a      	orrs	r2, r3
 800146c:	4694      	mov	ip, r2
 800146e:	4665      	mov	r5, ip
 8001470:	1e6b      	subs	r3, r5, #1
 8001472:	419d      	sbcs	r5, r3
 8001474:	464b      	mov	r3, r9
 8001476:	431d      	orrs	r5, r3
 8001478:	e612      	b.n	80010a0 <__aeabi_dadd+0x9c>
 800147a:	0021      	movs	r1, r4
 800147c:	4301      	orrs	r1, r0
 800147e:	d100      	bne.n	8001482 <__aeabi_dadd+0x47e>
 8001480:	e0c4      	b.n	800160c <__aeabi_dadd+0x608>
 8001482:	1e51      	subs	r1, r2, #1
 8001484:	2a01      	cmp	r2, #1
 8001486:	d100      	bne.n	800148a <__aeabi_dadd+0x486>
 8001488:	e0fb      	b.n	8001682 <__aeabi_dadd+0x67e>
 800148a:	4d8d      	ldr	r5, [pc, #564]	@ (80016c0 <__aeabi_dadd+0x6bc>)
 800148c:	42aa      	cmp	r2, r5
 800148e:	d100      	bne.n	8001492 <__aeabi_dadd+0x48e>
 8001490:	e0b5      	b.n	80015fe <__aeabi_dadd+0x5fa>
 8001492:	2501      	movs	r5, #1
 8001494:	2938      	cmp	r1, #56	@ 0x38
 8001496:	dd00      	ble.n	800149a <__aeabi_dadd+0x496>
 8001498:	e741      	b.n	800131e <__aeabi_dadd+0x31a>
 800149a:	000a      	movs	r2, r1
 800149c:	e72f      	b.n	80012fe <__aeabi_dadd+0x2fa>
 800149e:	4c89      	ldr	r4, [pc, #548]	@ (80016c4 <__aeabi_dadd+0x6c0>)
 80014a0:	1aff      	subs	r7, r7, r3
 80014a2:	4014      	ands	r4, r2
 80014a4:	0762      	lsls	r2, r4, #29
 80014a6:	08e4      	lsrs	r4, r4, #3
 80014a8:	e76a      	b.n	8001380 <__aeabi_dadd+0x37c>
 80014aa:	4a85      	ldr	r2, [pc, #532]	@ (80016c0 <__aeabi_dadd+0x6bc>)
 80014ac:	4291      	cmp	r1, r2
 80014ae:	d100      	bne.n	80014b2 <__aeabi_dadd+0x4ae>
 80014b0:	e0e3      	b.n	800167a <__aeabi_dadd+0x676>
 80014b2:	4663      	mov	r3, ip
 80014b4:	18c2      	adds	r2, r0, r3
 80014b6:	4282      	cmp	r2, r0
 80014b8:	4180      	sbcs	r0, r0
 80014ba:	0023      	movs	r3, r4
 80014bc:	4240      	negs	r0, r0
 80014be:	4453      	add	r3, sl
 80014c0:	181b      	adds	r3, r3, r0
 80014c2:	07dd      	lsls	r5, r3, #31
 80014c4:	085c      	lsrs	r4, r3, #1
 80014c6:	2307      	movs	r3, #7
 80014c8:	0852      	lsrs	r2, r2, #1
 80014ca:	4315      	orrs	r5, r2
 80014cc:	000f      	movs	r7, r1
 80014ce:	402b      	ands	r3, r5
 80014d0:	e700      	b.n	80012d4 <__aeabi_dadd+0x2d0>
 80014d2:	4663      	mov	r3, ip
 80014d4:	1a1d      	subs	r5, r3, r0
 80014d6:	45ac      	cmp	ip, r5
 80014d8:	4192      	sbcs	r2, r2
 80014da:	4653      	mov	r3, sl
 80014dc:	4252      	negs	r2, r2
 80014de:	1b1c      	subs	r4, r3, r4
 80014e0:	000e      	movs	r6, r1
 80014e2:	4688      	mov	r8, r1
 80014e4:	1aa4      	subs	r4, r4, r2
 80014e6:	e5e5      	b.n	80010b4 <__aeabi_dadd+0xb0>
 80014e8:	2d00      	cmp	r5, #0
 80014ea:	d000      	beq.n	80014ee <__aeabi_dadd+0x4ea>
 80014ec:	e091      	b.n	8001612 <__aeabi_dadd+0x60e>
 80014ee:	2a00      	cmp	r2, #0
 80014f0:	d138      	bne.n	8001564 <__aeabi_dadd+0x560>
 80014f2:	2480      	movs	r4, #128	@ 0x80
 80014f4:	2600      	movs	r6, #0
 80014f6:	0324      	lsls	r4, r4, #12
 80014f8:	e756      	b.n	80013a8 <__aeabi_dadd+0x3a4>
 80014fa:	4663      	mov	r3, ip
 80014fc:	18c5      	adds	r5, r0, r3
 80014fe:	4285      	cmp	r5, r0
 8001500:	4180      	sbcs	r0, r0
 8001502:	4454      	add	r4, sl
 8001504:	4240      	negs	r0, r0
 8001506:	1824      	adds	r4, r4, r0
 8001508:	2701      	movs	r7, #1
 800150a:	0223      	lsls	r3, r4, #8
 800150c:	d400      	bmi.n	8001510 <__aeabi_dadd+0x50c>
 800150e:	e6df      	b.n	80012d0 <__aeabi_dadd+0x2cc>
 8001510:	2702      	movs	r7, #2
 8001512:	e687      	b.n	8001224 <__aeabi_dadd+0x220>
 8001514:	4663      	mov	r3, ip
 8001516:	1ac5      	subs	r5, r0, r3
 8001518:	42a8      	cmp	r0, r5
 800151a:	4180      	sbcs	r0, r0
 800151c:	4653      	mov	r3, sl
 800151e:	4240      	negs	r0, r0
 8001520:	1ae4      	subs	r4, r4, r3
 8001522:	2701      	movs	r7, #1
 8001524:	1a24      	subs	r4, r4, r0
 8001526:	e5c0      	b.n	80010aa <__aeabi_dadd+0xa6>
 8001528:	0762      	lsls	r2, r4, #29
 800152a:	08c0      	lsrs	r0, r0, #3
 800152c:	4302      	orrs	r2, r0
 800152e:	08e4      	lsrs	r4, r4, #3
 8001530:	e736      	b.n	80013a0 <__aeabi_dadd+0x39c>
 8001532:	0011      	movs	r1, r2
 8001534:	4653      	mov	r3, sl
 8001536:	3920      	subs	r1, #32
 8001538:	40cb      	lsrs	r3, r1
 800153a:	4699      	mov	r9, r3
 800153c:	2a20      	cmp	r2, #32
 800153e:	d006      	beq.n	800154e <__aeabi_dadd+0x54a>
 8001540:	2140      	movs	r1, #64	@ 0x40
 8001542:	4653      	mov	r3, sl
 8001544:	1a8a      	subs	r2, r1, r2
 8001546:	4093      	lsls	r3, r2
 8001548:	4662      	mov	r2, ip
 800154a:	431a      	orrs	r2, r3
 800154c:	4694      	mov	ip, r2
 800154e:	4665      	mov	r5, ip
 8001550:	1e6b      	subs	r3, r5, #1
 8001552:	419d      	sbcs	r5, r3
 8001554:	464b      	mov	r3, r9
 8001556:	431d      	orrs	r5, r3
 8001558:	e659      	b.n	800120e <__aeabi_dadd+0x20a>
 800155a:	0762      	lsls	r2, r4, #29
 800155c:	08c0      	lsrs	r0, r0, #3
 800155e:	4302      	orrs	r2, r0
 8001560:	08e4      	lsrs	r4, r4, #3
 8001562:	e70d      	b.n	8001380 <__aeabi_dadd+0x37c>
 8001564:	4653      	mov	r3, sl
 8001566:	075a      	lsls	r2, r3, #29
 8001568:	4663      	mov	r3, ip
 800156a:	08d8      	lsrs	r0, r3, #3
 800156c:	4653      	mov	r3, sl
 800156e:	000e      	movs	r6, r1
 8001570:	4302      	orrs	r2, r0
 8001572:	08dc      	lsrs	r4, r3, #3
 8001574:	e714      	b.n	80013a0 <__aeabi_dadd+0x39c>
 8001576:	0015      	movs	r5, r2
 8001578:	0026      	movs	r6, r4
 800157a:	3d20      	subs	r5, #32
 800157c:	40ee      	lsrs	r6, r5
 800157e:	2a20      	cmp	r2, #32
 8001580:	d003      	beq.n	800158a <__aeabi_dadd+0x586>
 8001582:	2540      	movs	r5, #64	@ 0x40
 8001584:	1aaa      	subs	r2, r5, r2
 8001586:	4094      	lsls	r4, r2
 8001588:	4320      	orrs	r0, r4
 800158a:	1e42      	subs	r2, r0, #1
 800158c:	4190      	sbcs	r0, r2
 800158e:	0005      	movs	r5, r0
 8001590:	4335      	orrs	r5, r6
 8001592:	e606      	b.n	80011a2 <__aeabi_dadd+0x19e>
 8001594:	2a00      	cmp	r2, #0
 8001596:	d07c      	beq.n	8001692 <__aeabi_dadd+0x68e>
 8001598:	4662      	mov	r2, ip
 800159a:	4653      	mov	r3, sl
 800159c:	08c0      	lsrs	r0, r0, #3
 800159e:	431a      	orrs	r2, r3
 80015a0:	d100      	bne.n	80015a4 <__aeabi_dadd+0x5a0>
 80015a2:	e6fa      	b.n	800139a <__aeabi_dadd+0x396>
 80015a4:	0762      	lsls	r2, r4, #29
 80015a6:	4310      	orrs	r0, r2
 80015a8:	2280      	movs	r2, #128	@ 0x80
 80015aa:	08e4      	lsrs	r4, r4, #3
 80015ac:	0312      	lsls	r2, r2, #12
 80015ae:	4214      	tst	r4, r2
 80015b0:	d008      	beq.n	80015c4 <__aeabi_dadd+0x5c0>
 80015b2:	08d9      	lsrs	r1, r3, #3
 80015b4:	4211      	tst	r1, r2
 80015b6:	d105      	bne.n	80015c4 <__aeabi_dadd+0x5c0>
 80015b8:	4663      	mov	r3, ip
 80015ba:	08d8      	lsrs	r0, r3, #3
 80015bc:	4653      	mov	r3, sl
 80015be:	000c      	movs	r4, r1
 80015c0:	075b      	lsls	r3, r3, #29
 80015c2:	4318      	orrs	r0, r3
 80015c4:	0f42      	lsrs	r2, r0, #29
 80015c6:	00c0      	lsls	r0, r0, #3
 80015c8:	08c0      	lsrs	r0, r0, #3
 80015ca:	0752      	lsls	r2, r2, #29
 80015cc:	4302      	orrs	r2, r0
 80015ce:	e6e7      	b.n	80013a0 <__aeabi_dadd+0x39c>
 80015d0:	2a00      	cmp	r2, #0
 80015d2:	d100      	bne.n	80015d6 <__aeabi_dadd+0x5d2>
 80015d4:	e72d      	b.n	8001432 <__aeabi_dadd+0x42e>
 80015d6:	4663      	mov	r3, ip
 80015d8:	08d8      	lsrs	r0, r3, #3
 80015da:	4653      	mov	r3, sl
 80015dc:	075a      	lsls	r2, r3, #29
 80015de:	000e      	movs	r6, r1
 80015e0:	4302      	orrs	r2, r0
 80015e2:	08dc      	lsrs	r4, r3, #3
 80015e4:	e6cc      	b.n	8001380 <__aeabi_dadd+0x37c>
 80015e6:	4663      	mov	r3, ip
 80015e8:	1a1d      	subs	r5, r3, r0
 80015ea:	45ac      	cmp	ip, r5
 80015ec:	4192      	sbcs	r2, r2
 80015ee:	4653      	mov	r3, sl
 80015f0:	4252      	negs	r2, r2
 80015f2:	1b1c      	subs	r4, r3, r4
 80015f4:	000e      	movs	r6, r1
 80015f6:	4688      	mov	r8, r1
 80015f8:	1aa4      	subs	r4, r4, r2
 80015fa:	3701      	adds	r7, #1
 80015fc:	e555      	b.n	80010aa <__aeabi_dadd+0xa6>
 80015fe:	4663      	mov	r3, ip
 8001600:	08d9      	lsrs	r1, r3, #3
 8001602:	4653      	mov	r3, sl
 8001604:	075a      	lsls	r2, r3, #29
 8001606:	430a      	orrs	r2, r1
 8001608:	08dc      	lsrs	r4, r3, #3
 800160a:	e6c9      	b.n	80013a0 <__aeabi_dadd+0x39c>
 800160c:	4660      	mov	r0, ip
 800160e:	4654      	mov	r4, sl
 8001610:	e6d4      	b.n	80013bc <__aeabi_dadd+0x3b8>
 8001612:	08c0      	lsrs	r0, r0, #3
 8001614:	2a00      	cmp	r2, #0
 8001616:	d100      	bne.n	800161a <__aeabi_dadd+0x616>
 8001618:	e6bf      	b.n	800139a <__aeabi_dadd+0x396>
 800161a:	0762      	lsls	r2, r4, #29
 800161c:	4310      	orrs	r0, r2
 800161e:	2280      	movs	r2, #128	@ 0x80
 8001620:	08e4      	lsrs	r4, r4, #3
 8001622:	0312      	lsls	r2, r2, #12
 8001624:	4214      	tst	r4, r2
 8001626:	d0cd      	beq.n	80015c4 <__aeabi_dadd+0x5c0>
 8001628:	08dd      	lsrs	r5, r3, #3
 800162a:	4215      	tst	r5, r2
 800162c:	d1ca      	bne.n	80015c4 <__aeabi_dadd+0x5c0>
 800162e:	4663      	mov	r3, ip
 8001630:	08d8      	lsrs	r0, r3, #3
 8001632:	4653      	mov	r3, sl
 8001634:	075b      	lsls	r3, r3, #29
 8001636:	000e      	movs	r6, r1
 8001638:	002c      	movs	r4, r5
 800163a:	4318      	orrs	r0, r3
 800163c:	e7c2      	b.n	80015c4 <__aeabi_dadd+0x5c0>
 800163e:	4663      	mov	r3, ip
 8001640:	08d9      	lsrs	r1, r3, #3
 8001642:	4653      	mov	r3, sl
 8001644:	075a      	lsls	r2, r3, #29
 8001646:	430a      	orrs	r2, r1
 8001648:	08dc      	lsrs	r4, r3, #3
 800164a:	e699      	b.n	8001380 <__aeabi_dadd+0x37c>
 800164c:	4663      	mov	r3, ip
 800164e:	08d8      	lsrs	r0, r3, #3
 8001650:	4653      	mov	r3, sl
 8001652:	075a      	lsls	r2, r3, #29
 8001654:	000e      	movs	r6, r1
 8001656:	4302      	orrs	r2, r0
 8001658:	08dc      	lsrs	r4, r3, #3
 800165a:	e6a1      	b.n	80013a0 <__aeabi_dadd+0x39c>
 800165c:	0011      	movs	r1, r2
 800165e:	0027      	movs	r7, r4
 8001660:	3920      	subs	r1, #32
 8001662:	40cf      	lsrs	r7, r1
 8001664:	2a20      	cmp	r2, #32
 8001666:	d003      	beq.n	8001670 <__aeabi_dadd+0x66c>
 8001668:	2140      	movs	r1, #64	@ 0x40
 800166a:	1a8a      	subs	r2, r1, r2
 800166c:	4094      	lsls	r4, r2
 800166e:	4320      	orrs	r0, r4
 8001670:	1e42      	subs	r2, r0, #1
 8001672:	4190      	sbcs	r0, r2
 8001674:	0005      	movs	r5, r0
 8001676:	433d      	orrs	r5, r7
 8001678:	e651      	b.n	800131e <__aeabi_dadd+0x31a>
 800167a:	000c      	movs	r4, r1
 800167c:	2500      	movs	r5, #0
 800167e:	2200      	movs	r2, #0
 8001680:	e558      	b.n	8001134 <__aeabi_dadd+0x130>
 8001682:	4460      	add	r0, ip
 8001684:	4560      	cmp	r0, ip
 8001686:	4192      	sbcs	r2, r2
 8001688:	4454      	add	r4, sl
 800168a:	4252      	negs	r2, r2
 800168c:	0005      	movs	r5, r0
 800168e:	18a4      	adds	r4, r4, r2
 8001690:	e73a      	b.n	8001508 <__aeabi_dadd+0x504>
 8001692:	4653      	mov	r3, sl
 8001694:	075a      	lsls	r2, r3, #29
 8001696:	4663      	mov	r3, ip
 8001698:	08d9      	lsrs	r1, r3, #3
 800169a:	4653      	mov	r3, sl
 800169c:	430a      	orrs	r2, r1
 800169e:	08dc      	lsrs	r4, r3, #3
 80016a0:	e67e      	b.n	80013a0 <__aeabi_dadd+0x39c>
 80016a2:	001a      	movs	r2, r3
 80016a4:	001c      	movs	r4, r3
 80016a6:	432a      	orrs	r2, r5
 80016a8:	d000      	beq.n	80016ac <__aeabi_dadd+0x6a8>
 80016aa:	e6ab      	b.n	8001404 <__aeabi_dadd+0x400>
 80016ac:	e6c1      	b.n	8001432 <__aeabi_dadd+0x42e>
 80016ae:	2120      	movs	r1, #32
 80016b0:	2500      	movs	r5, #0
 80016b2:	1a09      	subs	r1, r1, r0
 80016b4:	e519      	b.n	80010ea <__aeabi_dadd+0xe6>
 80016b6:	2200      	movs	r2, #0
 80016b8:	2500      	movs	r5, #0
 80016ba:	4c01      	ldr	r4, [pc, #4]	@ (80016c0 <__aeabi_dadd+0x6bc>)
 80016bc:	e53a      	b.n	8001134 <__aeabi_dadd+0x130>
 80016be:	46c0      	nop			@ (mov r8, r8)
 80016c0:	000007ff 	.word	0x000007ff
 80016c4:	ff7fffff 	.word	0xff7fffff
 80016c8:	000007fe 	.word	0x000007fe

080016cc <__aeabi_ddiv>:
 80016cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ce:	46de      	mov	lr, fp
 80016d0:	4645      	mov	r5, r8
 80016d2:	4657      	mov	r7, sl
 80016d4:	464e      	mov	r6, r9
 80016d6:	b5e0      	push	{r5, r6, r7, lr}
 80016d8:	b087      	sub	sp, #28
 80016da:	9200      	str	r2, [sp, #0]
 80016dc:	9301      	str	r3, [sp, #4]
 80016de:	030b      	lsls	r3, r1, #12
 80016e0:	0b1b      	lsrs	r3, r3, #12
 80016e2:	469b      	mov	fp, r3
 80016e4:	0fca      	lsrs	r2, r1, #31
 80016e6:	004b      	lsls	r3, r1, #1
 80016e8:	0004      	movs	r4, r0
 80016ea:	4680      	mov	r8, r0
 80016ec:	0d5b      	lsrs	r3, r3, #21
 80016ee:	9202      	str	r2, [sp, #8]
 80016f0:	d100      	bne.n	80016f4 <__aeabi_ddiv+0x28>
 80016f2:	e16a      	b.n	80019ca <__aeabi_ddiv+0x2fe>
 80016f4:	4ad4      	ldr	r2, [pc, #848]	@ (8001a48 <__aeabi_ddiv+0x37c>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d100      	bne.n	80016fc <__aeabi_ddiv+0x30>
 80016fa:	e18c      	b.n	8001a16 <__aeabi_ddiv+0x34a>
 80016fc:	4659      	mov	r1, fp
 80016fe:	0f42      	lsrs	r2, r0, #29
 8001700:	00c9      	lsls	r1, r1, #3
 8001702:	430a      	orrs	r2, r1
 8001704:	2180      	movs	r1, #128	@ 0x80
 8001706:	0409      	lsls	r1, r1, #16
 8001708:	4311      	orrs	r1, r2
 800170a:	00c2      	lsls	r2, r0, #3
 800170c:	4690      	mov	r8, r2
 800170e:	4acf      	ldr	r2, [pc, #828]	@ (8001a4c <__aeabi_ddiv+0x380>)
 8001710:	4689      	mov	r9, r1
 8001712:	4692      	mov	sl, r2
 8001714:	449a      	add	sl, r3
 8001716:	2300      	movs	r3, #0
 8001718:	2400      	movs	r4, #0
 800171a:	9303      	str	r3, [sp, #12]
 800171c:	9e00      	ldr	r6, [sp, #0]
 800171e:	9f01      	ldr	r7, [sp, #4]
 8001720:	033b      	lsls	r3, r7, #12
 8001722:	0b1b      	lsrs	r3, r3, #12
 8001724:	469b      	mov	fp, r3
 8001726:	007b      	lsls	r3, r7, #1
 8001728:	0030      	movs	r0, r6
 800172a:	0d5b      	lsrs	r3, r3, #21
 800172c:	0ffd      	lsrs	r5, r7, #31
 800172e:	2b00      	cmp	r3, #0
 8001730:	d100      	bne.n	8001734 <__aeabi_ddiv+0x68>
 8001732:	e128      	b.n	8001986 <__aeabi_ddiv+0x2ba>
 8001734:	4ac4      	ldr	r2, [pc, #784]	@ (8001a48 <__aeabi_ddiv+0x37c>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d100      	bne.n	800173c <__aeabi_ddiv+0x70>
 800173a:	e177      	b.n	8001a2c <__aeabi_ddiv+0x360>
 800173c:	4659      	mov	r1, fp
 800173e:	0f72      	lsrs	r2, r6, #29
 8001740:	00c9      	lsls	r1, r1, #3
 8001742:	430a      	orrs	r2, r1
 8001744:	2180      	movs	r1, #128	@ 0x80
 8001746:	0409      	lsls	r1, r1, #16
 8001748:	4311      	orrs	r1, r2
 800174a:	468b      	mov	fp, r1
 800174c:	49bf      	ldr	r1, [pc, #764]	@ (8001a4c <__aeabi_ddiv+0x380>)
 800174e:	00f2      	lsls	r2, r6, #3
 8001750:	468c      	mov	ip, r1
 8001752:	4651      	mov	r1, sl
 8001754:	4463      	add	r3, ip
 8001756:	1acb      	subs	r3, r1, r3
 8001758:	469a      	mov	sl, r3
 800175a:	2300      	movs	r3, #0
 800175c:	9e02      	ldr	r6, [sp, #8]
 800175e:	406e      	eors	r6, r5
 8001760:	2c0f      	cmp	r4, #15
 8001762:	d827      	bhi.n	80017b4 <__aeabi_ddiv+0xe8>
 8001764:	49ba      	ldr	r1, [pc, #744]	@ (8001a50 <__aeabi_ddiv+0x384>)
 8001766:	00a4      	lsls	r4, r4, #2
 8001768:	5909      	ldr	r1, [r1, r4]
 800176a:	468f      	mov	pc, r1
 800176c:	46cb      	mov	fp, r9
 800176e:	4642      	mov	r2, r8
 8001770:	9e02      	ldr	r6, [sp, #8]
 8001772:	9b03      	ldr	r3, [sp, #12]
 8001774:	2b02      	cmp	r3, #2
 8001776:	d016      	beq.n	80017a6 <__aeabi_ddiv+0xda>
 8001778:	2b03      	cmp	r3, #3
 800177a:	d100      	bne.n	800177e <__aeabi_ddiv+0xb2>
 800177c:	e2a6      	b.n	8001ccc <__aeabi_ddiv+0x600>
 800177e:	2b01      	cmp	r3, #1
 8001780:	d000      	beq.n	8001784 <__aeabi_ddiv+0xb8>
 8001782:	e0df      	b.n	8001944 <__aeabi_ddiv+0x278>
 8001784:	2200      	movs	r2, #0
 8001786:	2300      	movs	r3, #0
 8001788:	2400      	movs	r4, #0
 800178a:	4690      	mov	r8, r2
 800178c:	051b      	lsls	r3, r3, #20
 800178e:	4323      	orrs	r3, r4
 8001790:	07f6      	lsls	r6, r6, #31
 8001792:	4333      	orrs	r3, r6
 8001794:	4640      	mov	r0, r8
 8001796:	0019      	movs	r1, r3
 8001798:	b007      	add	sp, #28
 800179a:	bcf0      	pop	{r4, r5, r6, r7}
 800179c:	46bb      	mov	fp, r7
 800179e:	46b2      	mov	sl, r6
 80017a0:	46a9      	mov	r9, r5
 80017a2:	46a0      	mov	r8, r4
 80017a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a6:	2200      	movs	r2, #0
 80017a8:	2400      	movs	r4, #0
 80017aa:	4690      	mov	r8, r2
 80017ac:	4ba6      	ldr	r3, [pc, #664]	@ (8001a48 <__aeabi_ddiv+0x37c>)
 80017ae:	e7ed      	b.n	800178c <__aeabi_ddiv+0xc0>
 80017b0:	002e      	movs	r6, r5
 80017b2:	e7df      	b.n	8001774 <__aeabi_ddiv+0xa8>
 80017b4:	45cb      	cmp	fp, r9
 80017b6:	d200      	bcs.n	80017ba <__aeabi_ddiv+0xee>
 80017b8:	e1d4      	b.n	8001b64 <__aeabi_ddiv+0x498>
 80017ba:	d100      	bne.n	80017be <__aeabi_ddiv+0xf2>
 80017bc:	e1cf      	b.n	8001b5e <__aeabi_ddiv+0x492>
 80017be:	2301      	movs	r3, #1
 80017c0:	425b      	negs	r3, r3
 80017c2:	469c      	mov	ip, r3
 80017c4:	4644      	mov	r4, r8
 80017c6:	4648      	mov	r0, r9
 80017c8:	2700      	movs	r7, #0
 80017ca:	44e2      	add	sl, ip
 80017cc:	465b      	mov	r3, fp
 80017ce:	0e15      	lsrs	r5, r2, #24
 80017d0:	021b      	lsls	r3, r3, #8
 80017d2:	431d      	orrs	r5, r3
 80017d4:	0c19      	lsrs	r1, r3, #16
 80017d6:	042b      	lsls	r3, r5, #16
 80017d8:	0212      	lsls	r2, r2, #8
 80017da:	9500      	str	r5, [sp, #0]
 80017dc:	0c1d      	lsrs	r5, r3, #16
 80017de:	4691      	mov	r9, r2
 80017e0:	9102      	str	r1, [sp, #8]
 80017e2:	9503      	str	r5, [sp, #12]
 80017e4:	f7fe fd1a 	bl	800021c <__aeabi_uidivmod>
 80017e8:	0002      	movs	r2, r0
 80017ea:	436a      	muls	r2, r5
 80017ec:	040b      	lsls	r3, r1, #16
 80017ee:	0c21      	lsrs	r1, r4, #16
 80017f0:	4680      	mov	r8, r0
 80017f2:	4319      	orrs	r1, r3
 80017f4:	428a      	cmp	r2, r1
 80017f6:	d909      	bls.n	800180c <__aeabi_ddiv+0x140>
 80017f8:	9d00      	ldr	r5, [sp, #0]
 80017fa:	2301      	movs	r3, #1
 80017fc:	46ac      	mov	ip, r5
 80017fe:	425b      	negs	r3, r3
 8001800:	4461      	add	r1, ip
 8001802:	469c      	mov	ip, r3
 8001804:	44e0      	add	r8, ip
 8001806:	428d      	cmp	r5, r1
 8001808:	d800      	bhi.n	800180c <__aeabi_ddiv+0x140>
 800180a:	e1fb      	b.n	8001c04 <__aeabi_ddiv+0x538>
 800180c:	1a88      	subs	r0, r1, r2
 800180e:	9902      	ldr	r1, [sp, #8]
 8001810:	f7fe fd04 	bl	800021c <__aeabi_uidivmod>
 8001814:	9a03      	ldr	r2, [sp, #12]
 8001816:	0424      	lsls	r4, r4, #16
 8001818:	4342      	muls	r2, r0
 800181a:	0409      	lsls	r1, r1, #16
 800181c:	0c24      	lsrs	r4, r4, #16
 800181e:	0003      	movs	r3, r0
 8001820:	430c      	orrs	r4, r1
 8001822:	42a2      	cmp	r2, r4
 8001824:	d906      	bls.n	8001834 <__aeabi_ddiv+0x168>
 8001826:	9900      	ldr	r1, [sp, #0]
 8001828:	3b01      	subs	r3, #1
 800182a:	468c      	mov	ip, r1
 800182c:	4464      	add	r4, ip
 800182e:	42a1      	cmp	r1, r4
 8001830:	d800      	bhi.n	8001834 <__aeabi_ddiv+0x168>
 8001832:	e1e1      	b.n	8001bf8 <__aeabi_ddiv+0x52c>
 8001834:	1aa0      	subs	r0, r4, r2
 8001836:	4642      	mov	r2, r8
 8001838:	0412      	lsls	r2, r2, #16
 800183a:	431a      	orrs	r2, r3
 800183c:	4693      	mov	fp, r2
 800183e:	464b      	mov	r3, r9
 8001840:	4659      	mov	r1, fp
 8001842:	0c1b      	lsrs	r3, r3, #16
 8001844:	001d      	movs	r5, r3
 8001846:	9304      	str	r3, [sp, #16]
 8001848:	040b      	lsls	r3, r1, #16
 800184a:	4649      	mov	r1, r9
 800184c:	0409      	lsls	r1, r1, #16
 800184e:	0c09      	lsrs	r1, r1, #16
 8001850:	000c      	movs	r4, r1
 8001852:	0c1b      	lsrs	r3, r3, #16
 8001854:	435c      	muls	r4, r3
 8001856:	0c12      	lsrs	r2, r2, #16
 8001858:	436b      	muls	r3, r5
 800185a:	4688      	mov	r8, r1
 800185c:	4351      	muls	r1, r2
 800185e:	436a      	muls	r2, r5
 8001860:	0c25      	lsrs	r5, r4, #16
 8001862:	46ac      	mov	ip, r5
 8001864:	185b      	adds	r3, r3, r1
 8001866:	4463      	add	r3, ip
 8001868:	4299      	cmp	r1, r3
 800186a:	d903      	bls.n	8001874 <__aeabi_ddiv+0x1a8>
 800186c:	2180      	movs	r1, #128	@ 0x80
 800186e:	0249      	lsls	r1, r1, #9
 8001870:	468c      	mov	ip, r1
 8001872:	4462      	add	r2, ip
 8001874:	0c19      	lsrs	r1, r3, #16
 8001876:	0424      	lsls	r4, r4, #16
 8001878:	041b      	lsls	r3, r3, #16
 800187a:	0c24      	lsrs	r4, r4, #16
 800187c:	188a      	adds	r2, r1, r2
 800187e:	191c      	adds	r4, r3, r4
 8001880:	4290      	cmp	r0, r2
 8001882:	d302      	bcc.n	800188a <__aeabi_ddiv+0x1be>
 8001884:	d116      	bne.n	80018b4 <__aeabi_ddiv+0x1e8>
 8001886:	42a7      	cmp	r7, r4
 8001888:	d214      	bcs.n	80018b4 <__aeabi_ddiv+0x1e8>
 800188a:	465b      	mov	r3, fp
 800188c:	9d00      	ldr	r5, [sp, #0]
 800188e:	3b01      	subs	r3, #1
 8001890:	444f      	add	r7, r9
 8001892:	9305      	str	r3, [sp, #20]
 8001894:	454f      	cmp	r7, r9
 8001896:	419b      	sbcs	r3, r3
 8001898:	46ac      	mov	ip, r5
 800189a:	425b      	negs	r3, r3
 800189c:	4463      	add	r3, ip
 800189e:	18c0      	adds	r0, r0, r3
 80018a0:	4285      	cmp	r5, r0
 80018a2:	d300      	bcc.n	80018a6 <__aeabi_ddiv+0x1da>
 80018a4:	e1a1      	b.n	8001bea <__aeabi_ddiv+0x51e>
 80018a6:	4282      	cmp	r2, r0
 80018a8:	d900      	bls.n	80018ac <__aeabi_ddiv+0x1e0>
 80018aa:	e1f6      	b.n	8001c9a <__aeabi_ddiv+0x5ce>
 80018ac:	d100      	bne.n	80018b0 <__aeabi_ddiv+0x1e4>
 80018ae:	e1f1      	b.n	8001c94 <__aeabi_ddiv+0x5c8>
 80018b0:	9b05      	ldr	r3, [sp, #20]
 80018b2:	469b      	mov	fp, r3
 80018b4:	1b3c      	subs	r4, r7, r4
 80018b6:	42a7      	cmp	r7, r4
 80018b8:	41bf      	sbcs	r7, r7
 80018ba:	9d00      	ldr	r5, [sp, #0]
 80018bc:	1a80      	subs	r0, r0, r2
 80018be:	427f      	negs	r7, r7
 80018c0:	1bc0      	subs	r0, r0, r7
 80018c2:	4285      	cmp	r5, r0
 80018c4:	d100      	bne.n	80018c8 <__aeabi_ddiv+0x1fc>
 80018c6:	e1d0      	b.n	8001c6a <__aeabi_ddiv+0x59e>
 80018c8:	9902      	ldr	r1, [sp, #8]
 80018ca:	f7fe fca7 	bl	800021c <__aeabi_uidivmod>
 80018ce:	9a03      	ldr	r2, [sp, #12]
 80018d0:	040b      	lsls	r3, r1, #16
 80018d2:	4342      	muls	r2, r0
 80018d4:	0c21      	lsrs	r1, r4, #16
 80018d6:	0007      	movs	r7, r0
 80018d8:	4319      	orrs	r1, r3
 80018da:	428a      	cmp	r2, r1
 80018dc:	d900      	bls.n	80018e0 <__aeabi_ddiv+0x214>
 80018de:	e178      	b.n	8001bd2 <__aeabi_ddiv+0x506>
 80018e0:	1a88      	subs	r0, r1, r2
 80018e2:	9902      	ldr	r1, [sp, #8]
 80018e4:	f7fe fc9a 	bl	800021c <__aeabi_uidivmod>
 80018e8:	9a03      	ldr	r2, [sp, #12]
 80018ea:	0424      	lsls	r4, r4, #16
 80018ec:	4342      	muls	r2, r0
 80018ee:	0409      	lsls	r1, r1, #16
 80018f0:	0c24      	lsrs	r4, r4, #16
 80018f2:	0003      	movs	r3, r0
 80018f4:	430c      	orrs	r4, r1
 80018f6:	42a2      	cmp	r2, r4
 80018f8:	d900      	bls.n	80018fc <__aeabi_ddiv+0x230>
 80018fa:	e15d      	b.n	8001bb8 <__aeabi_ddiv+0x4ec>
 80018fc:	4641      	mov	r1, r8
 80018fe:	1aa4      	subs	r4, r4, r2
 8001900:	043a      	lsls	r2, r7, #16
 8001902:	431a      	orrs	r2, r3
 8001904:	9d04      	ldr	r5, [sp, #16]
 8001906:	0413      	lsls	r3, r2, #16
 8001908:	0c1b      	lsrs	r3, r3, #16
 800190a:	4359      	muls	r1, r3
 800190c:	4647      	mov	r7, r8
 800190e:	436b      	muls	r3, r5
 8001910:	469c      	mov	ip, r3
 8001912:	0c10      	lsrs	r0, r2, #16
 8001914:	4347      	muls	r7, r0
 8001916:	0c0b      	lsrs	r3, r1, #16
 8001918:	44bc      	add	ip, r7
 800191a:	4463      	add	r3, ip
 800191c:	4368      	muls	r0, r5
 800191e:	429f      	cmp	r7, r3
 8001920:	d903      	bls.n	800192a <__aeabi_ddiv+0x25e>
 8001922:	2580      	movs	r5, #128	@ 0x80
 8001924:	026d      	lsls	r5, r5, #9
 8001926:	46ac      	mov	ip, r5
 8001928:	4460      	add	r0, ip
 800192a:	0c1f      	lsrs	r7, r3, #16
 800192c:	0409      	lsls	r1, r1, #16
 800192e:	041b      	lsls	r3, r3, #16
 8001930:	0c09      	lsrs	r1, r1, #16
 8001932:	183f      	adds	r7, r7, r0
 8001934:	185b      	adds	r3, r3, r1
 8001936:	42bc      	cmp	r4, r7
 8001938:	d200      	bcs.n	800193c <__aeabi_ddiv+0x270>
 800193a:	e102      	b.n	8001b42 <__aeabi_ddiv+0x476>
 800193c:	d100      	bne.n	8001940 <__aeabi_ddiv+0x274>
 800193e:	e0fd      	b.n	8001b3c <__aeabi_ddiv+0x470>
 8001940:	2301      	movs	r3, #1
 8001942:	431a      	orrs	r2, r3
 8001944:	4b43      	ldr	r3, [pc, #268]	@ (8001a54 <__aeabi_ddiv+0x388>)
 8001946:	4453      	add	r3, sl
 8001948:	2b00      	cmp	r3, #0
 800194a:	dc00      	bgt.n	800194e <__aeabi_ddiv+0x282>
 800194c:	e0ae      	b.n	8001aac <__aeabi_ddiv+0x3e0>
 800194e:	0751      	lsls	r1, r2, #29
 8001950:	d000      	beq.n	8001954 <__aeabi_ddiv+0x288>
 8001952:	e198      	b.n	8001c86 <__aeabi_ddiv+0x5ba>
 8001954:	4659      	mov	r1, fp
 8001956:	01c9      	lsls	r1, r1, #7
 8001958:	d506      	bpl.n	8001968 <__aeabi_ddiv+0x29c>
 800195a:	4659      	mov	r1, fp
 800195c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a58 <__aeabi_ddiv+0x38c>)
 800195e:	4019      	ands	r1, r3
 8001960:	2380      	movs	r3, #128	@ 0x80
 8001962:	468b      	mov	fp, r1
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	4453      	add	r3, sl
 8001968:	493c      	ldr	r1, [pc, #240]	@ (8001a5c <__aeabi_ddiv+0x390>)
 800196a:	428b      	cmp	r3, r1
 800196c:	dd00      	ble.n	8001970 <__aeabi_ddiv+0x2a4>
 800196e:	e71a      	b.n	80017a6 <__aeabi_ddiv+0xda>
 8001970:	4659      	mov	r1, fp
 8001972:	08d2      	lsrs	r2, r2, #3
 8001974:	0749      	lsls	r1, r1, #29
 8001976:	4311      	orrs	r1, r2
 8001978:	465a      	mov	r2, fp
 800197a:	055b      	lsls	r3, r3, #21
 800197c:	0254      	lsls	r4, r2, #9
 800197e:	4688      	mov	r8, r1
 8001980:	0b24      	lsrs	r4, r4, #12
 8001982:	0d5b      	lsrs	r3, r3, #21
 8001984:	e702      	b.n	800178c <__aeabi_ddiv+0xc0>
 8001986:	465a      	mov	r2, fp
 8001988:	9b00      	ldr	r3, [sp, #0]
 800198a:	431a      	orrs	r2, r3
 800198c:	d100      	bne.n	8001990 <__aeabi_ddiv+0x2c4>
 800198e:	e07e      	b.n	8001a8e <__aeabi_ddiv+0x3c2>
 8001990:	465b      	mov	r3, fp
 8001992:	2b00      	cmp	r3, #0
 8001994:	d100      	bne.n	8001998 <__aeabi_ddiv+0x2cc>
 8001996:	e100      	b.n	8001b9a <__aeabi_ddiv+0x4ce>
 8001998:	4658      	mov	r0, fp
 800199a:	f001 fa7f 	bl	8002e9c <__clzsi2>
 800199e:	0002      	movs	r2, r0
 80019a0:	0003      	movs	r3, r0
 80019a2:	3a0b      	subs	r2, #11
 80019a4:	271d      	movs	r7, #29
 80019a6:	9e00      	ldr	r6, [sp, #0]
 80019a8:	1aba      	subs	r2, r7, r2
 80019aa:	0019      	movs	r1, r3
 80019ac:	4658      	mov	r0, fp
 80019ae:	40d6      	lsrs	r6, r2
 80019b0:	3908      	subs	r1, #8
 80019b2:	4088      	lsls	r0, r1
 80019b4:	0032      	movs	r2, r6
 80019b6:	4302      	orrs	r2, r0
 80019b8:	4693      	mov	fp, r2
 80019ba:	9a00      	ldr	r2, [sp, #0]
 80019bc:	408a      	lsls	r2, r1
 80019be:	4928      	ldr	r1, [pc, #160]	@ (8001a60 <__aeabi_ddiv+0x394>)
 80019c0:	4453      	add	r3, sl
 80019c2:	468a      	mov	sl, r1
 80019c4:	449a      	add	sl, r3
 80019c6:	2300      	movs	r3, #0
 80019c8:	e6c8      	b.n	800175c <__aeabi_ddiv+0x90>
 80019ca:	465b      	mov	r3, fp
 80019cc:	4303      	orrs	r3, r0
 80019ce:	4699      	mov	r9, r3
 80019d0:	d056      	beq.n	8001a80 <__aeabi_ddiv+0x3b4>
 80019d2:	465b      	mov	r3, fp
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d100      	bne.n	80019da <__aeabi_ddiv+0x30e>
 80019d8:	e0cd      	b.n	8001b76 <__aeabi_ddiv+0x4aa>
 80019da:	4658      	mov	r0, fp
 80019dc:	f001 fa5e 	bl	8002e9c <__clzsi2>
 80019e0:	230b      	movs	r3, #11
 80019e2:	425b      	negs	r3, r3
 80019e4:	469c      	mov	ip, r3
 80019e6:	0002      	movs	r2, r0
 80019e8:	4484      	add	ip, r0
 80019ea:	4666      	mov	r6, ip
 80019ec:	231d      	movs	r3, #29
 80019ee:	1b9b      	subs	r3, r3, r6
 80019f0:	0026      	movs	r6, r4
 80019f2:	0011      	movs	r1, r2
 80019f4:	4658      	mov	r0, fp
 80019f6:	40de      	lsrs	r6, r3
 80019f8:	3908      	subs	r1, #8
 80019fa:	4088      	lsls	r0, r1
 80019fc:	0033      	movs	r3, r6
 80019fe:	4303      	orrs	r3, r0
 8001a00:	4699      	mov	r9, r3
 8001a02:	0023      	movs	r3, r4
 8001a04:	408b      	lsls	r3, r1
 8001a06:	4698      	mov	r8, r3
 8001a08:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <__aeabi_ddiv+0x398>)
 8001a0a:	2400      	movs	r4, #0
 8001a0c:	1a9b      	subs	r3, r3, r2
 8001a0e:	469a      	mov	sl, r3
 8001a10:	2300      	movs	r3, #0
 8001a12:	9303      	str	r3, [sp, #12]
 8001a14:	e682      	b.n	800171c <__aeabi_ddiv+0x50>
 8001a16:	465a      	mov	r2, fp
 8001a18:	4302      	orrs	r2, r0
 8001a1a:	4691      	mov	r9, r2
 8001a1c:	d12a      	bne.n	8001a74 <__aeabi_ddiv+0x3a8>
 8001a1e:	2200      	movs	r2, #0
 8001a20:	469a      	mov	sl, r3
 8001a22:	2302      	movs	r3, #2
 8001a24:	4690      	mov	r8, r2
 8001a26:	2408      	movs	r4, #8
 8001a28:	9303      	str	r3, [sp, #12]
 8001a2a:	e677      	b.n	800171c <__aeabi_ddiv+0x50>
 8001a2c:	465a      	mov	r2, fp
 8001a2e:	9b00      	ldr	r3, [sp, #0]
 8001a30:	431a      	orrs	r2, r3
 8001a32:	4b0d      	ldr	r3, [pc, #52]	@ (8001a68 <__aeabi_ddiv+0x39c>)
 8001a34:	469c      	mov	ip, r3
 8001a36:	44e2      	add	sl, ip
 8001a38:	2a00      	cmp	r2, #0
 8001a3a:	d117      	bne.n	8001a6c <__aeabi_ddiv+0x3a0>
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	431c      	orrs	r4, r3
 8001a40:	2300      	movs	r3, #0
 8001a42:	469b      	mov	fp, r3
 8001a44:	3302      	adds	r3, #2
 8001a46:	e689      	b.n	800175c <__aeabi_ddiv+0x90>
 8001a48:	000007ff 	.word	0x000007ff
 8001a4c:	fffffc01 	.word	0xfffffc01
 8001a50:	08007594 	.word	0x08007594
 8001a54:	000003ff 	.word	0x000003ff
 8001a58:	feffffff 	.word	0xfeffffff
 8001a5c:	000007fe 	.word	0x000007fe
 8001a60:	000003f3 	.word	0x000003f3
 8001a64:	fffffc0d 	.word	0xfffffc0d
 8001a68:	fffff801 	.word	0xfffff801
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	0032      	movs	r2, r6
 8001a70:	431c      	orrs	r4, r3
 8001a72:	e673      	b.n	800175c <__aeabi_ddiv+0x90>
 8001a74:	469a      	mov	sl, r3
 8001a76:	2303      	movs	r3, #3
 8001a78:	46d9      	mov	r9, fp
 8001a7a:	240c      	movs	r4, #12
 8001a7c:	9303      	str	r3, [sp, #12]
 8001a7e:	e64d      	b.n	800171c <__aeabi_ddiv+0x50>
 8001a80:	2300      	movs	r3, #0
 8001a82:	4698      	mov	r8, r3
 8001a84:	469a      	mov	sl, r3
 8001a86:	3301      	adds	r3, #1
 8001a88:	2404      	movs	r4, #4
 8001a8a:	9303      	str	r3, [sp, #12]
 8001a8c:	e646      	b.n	800171c <__aeabi_ddiv+0x50>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	431c      	orrs	r4, r3
 8001a92:	2300      	movs	r3, #0
 8001a94:	469b      	mov	fp, r3
 8001a96:	3301      	adds	r3, #1
 8001a98:	e660      	b.n	800175c <__aeabi_ddiv+0x90>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	2480      	movs	r4, #128	@ 0x80
 8001a9e:	4698      	mov	r8, r3
 8001aa0:	2600      	movs	r6, #0
 8001aa2:	4b92      	ldr	r3, [pc, #584]	@ (8001cec <__aeabi_ddiv+0x620>)
 8001aa4:	0324      	lsls	r4, r4, #12
 8001aa6:	e671      	b.n	800178c <__aeabi_ddiv+0xc0>
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4252      	negs	r2, r2
 8001aac:	2101      	movs	r1, #1
 8001aae:	1ac9      	subs	r1, r1, r3
 8001ab0:	2938      	cmp	r1, #56	@ 0x38
 8001ab2:	dd00      	ble.n	8001ab6 <__aeabi_ddiv+0x3ea>
 8001ab4:	e666      	b.n	8001784 <__aeabi_ddiv+0xb8>
 8001ab6:	291f      	cmp	r1, #31
 8001ab8:	dc00      	bgt.n	8001abc <__aeabi_ddiv+0x3f0>
 8001aba:	e0ab      	b.n	8001c14 <__aeabi_ddiv+0x548>
 8001abc:	201f      	movs	r0, #31
 8001abe:	4240      	negs	r0, r0
 8001ac0:	1ac3      	subs	r3, r0, r3
 8001ac2:	4658      	mov	r0, fp
 8001ac4:	40d8      	lsrs	r0, r3
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	2920      	cmp	r1, #32
 8001aca:	d004      	beq.n	8001ad6 <__aeabi_ddiv+0x40a>
 8001acc:	4658      	mov	r0, fp
 8001ace:	4988      	ldr	r1, [pc, #544]	@ (8001cf0 <__aeabi_ddiv+0x624>)
 8001ad0:	4451      	add	r1, sl
 8001ad2:	4088      	lsls	r0, r1
 8001ad4:	4302      	orrs	r2, r0
 8001ad6:	1e51      	subs	r1, r2, #1
 8001ad8:	418a      	sbcs	r2, r1
 8001ada:	431a      	orrs	r2, r3
 8001adc:	2307      	movs	r3, #7
 8001ade:	0019      	movs	r1, r3
 8001ae0:	2400      	movs	r4, #0
 8001ae2:	4011      	ands	r1, r2
 8001ae4:	4213      	tst	r3, r2
 8001ae6:	d00c      	beq.n	8001b02 <__aeabi_ddiv+0x436>
 8001ae8:	230f      	movs	r3, #15
 8001aea:	4013      	ands	r3, r2
 8001aec:	2b04      	cmp	r3, #4
 8001aee:	d100      	bne.n	8001af2 <__aeabi_ddiv+0x426>
 8001af0:	e0f9      	b.n	8001ce6 <__aeabi_ddiv+0x61a>
 8001af2:	1d11      	adds	r1, r2, #4
 8001af4:	4291      	cmp	r1, r2
 8001af6:	419b      	sbcs	r3, r3
 8001af8:	000a      	movs	r2, r1
 8001afa:	425b      	negs	r3, r3
 8001afc:	0759      	lsls	r1, r3, #29
 8001afe:	025b      	lsls	r3, r3, #9
 8001b00:	0b1c      	lsrs	r4, r3, #12
 8001b02:	08d2      	lsrs	r2, r2, #3
 8001b04:	430a      	orrs	r2, r1
 8001b06:	4690      	mov	r8, r2
 8001b08:	2300      	movs	r3, #0
 8001b0a:	e63f      	b.n	800178c <__aeabi_ddiv+0xc0>
 8001b0c:	2480      	movs	r4, #128	@ 0x80
 8001b0e:	464b      	mov	r3, r9
 8001b10:	0324      	lsls	r4, r4, #12
 8001b12:	4223      	tst	r3, r4
 8001b14:	d009      	beq.n	8001b2a <__aeabi_ddiv+0x45e>
 8001b16:	465b      	mov	r3, fp
 8001b18:	4223      	tst	r3, r4
 8001b1a:	d106      	bne.n	8001b2a <__aeabi_ddiv+0x45e>
 8001b1c:	431c      	orrs	r4, r3
 8001b1e:	0324      	lsls	r4, r4, #12
 8001b20:	002e      	movs	r6, r5
 8001b22:	4690      	mov	r8, r2
 8001b24:	4b71      	ldr	r3, [pc, #452]	@ (8001cec <__aeabi_ddiv+0x620>)
 8001b26:	0b24      	lsrs	r4, r4, #12
 8001b28:	e630      	b.n	800178c <__aeabi_ddiv+0xc0>
 8001b2a:	2480      	movs	r4, #128	@ 0x80
 8001b2c:	464b      	mov	r3, r9
 8001b2e:	0324      	lsls	r4, r4, #12
 8001b30:	431c      	orrs	r4, r3
 8001b32:	0324      	lsls	r4, r4, #12
 8001b34:	9e02      	ldr	r6, [sp, #8]
 8001b36:	4b6d      	ldr	r3, [pc, #436]	@ (8001cec <__aeabi_ddiv+0x620>)
 8001b38:	0b24      	lsrs	r4, r4, #12
 8001b3a:	e627      	b.n	800178c <__aeabi_ddiv+0xc0>
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_ddiv+0x476>
 8001b40:	e700      	b.n	8001944 <__aeabi_ddiv+0x278>
 8001b42:	9800      	ldr	r0, [sp, #0]
 8001b44:	1e51      	subs	r1, r2, #1
 8001b46:	4684      	mov	ip, r0
 8001b48:	4464      	add	r4, ip
 8001b4a:	4284      	cmp	r4, r0
 8001b4c:	d200      	bcs.n	8001b50 <__aeabi_ddiv+0x484>
 8001b4e:	e084      	b.n	8001c5a <__aeabi_ddiv+0x58e>
 8001b50:	42bc      	cmp	r4, r7
 8001b52:	d200      	bcs.n	8001b56 <__aeabi_ddiv+0x48a>
 8001b54:	e0ae      	b.n	8001cb4 <__aeabi_ddiv+0x5e8>
 8001b56:	d100      	bne.n	8001b5a <__aeabi_ddiv+0x48e>
 8001b58:	e0c1      	b.n	8001cde <__aeabi_ddiv+0x612>
 8001b5a:	000a      	movs	r2, r1
 8001b5c:	e6f0      	b.n	8001940 <__aeabi_ddiv+0x274>
 8001b5e:	4542      	cmp	r2, r8
 8001b60:	d900      	bls.n	8001b64 <__aeabi_ddiv+0x498>
 8001b62:	e62c      	b.n	80017be <__aeabi_ddiv+0xf2>
 8001b64:	464b      	mov	r3, r9
 8001b66:	07dc      	lsls	r4, r3, #31
 8001b68:	0858      	lsrs	r0, r3, #1
 8001b6a:	4643      	mov	r3, r8
 8001b6c:	085b      	lsrs	r3, r3, #1
 8001b6e:	431c      	orrs	r4, r3
 8001b70:	4643      	mov	r3, r8
 8001b72:	07df      	lsls	r7, r3, #31
 8001b74:	e62a      	b.n	80017cc <__aeabi_ddiv+0x100>
 8001b76:	f001 f991 	bl	8002e9c <__clzsi2>
 8001b7a:	2315      	movs	r3, #21
 8001b7c:	469c      	mov	ip, r3
 8001b7e:	4484      	add	ip, r0
 8001b80:	0002      	movs	r2, r0
 8001b82:	4663      	mov	r3, ip
 8001b84:	3220      	adds	r2, #32
 8001b86:	2b1c      	cmp	r3, #28
 8001b88:	dc00      	bgt.n	8001b8c <__aeabi_ddiv+0x4c0>
 8001b8a:	e72e      	b.n	80019ea <__aeabi_ddiv+0x31e>
 8001b8c:	0023      	movs	r3, r4
 8001b8e:	3808      	subs	r0, #8
 8001b90:	4083      	lsls	r3, r0
 8001b92:	4699      	mov	r9, r3
 8001b94:	2300      	movs	r3, #0
 8001b96:	4698      	mov	r8, r3
 8001b98:	e736      	b.n	8001a08 <__aeabi_ddiv+0x33c>
 8001b9a:	f001 f97f 	bl	8002e9c <__clzsi2>
 8001b9e:	0002      	movs	r2, r0
 8001ba0:	0003      	movs	r3, r0
 8001ba2:	3215      	adds	r2, #21
 8001ba4:	3320      	adds	r3, #32
 8001ba6:	2a1c      	cmp	r2, #28
 8001ba8:	dc00      	bgt.n	8001bac <__aeabi_ddiv+0x4e0>
 8001baa:	e6fb      	b.n	80019a4 <__aeabi_ddiv+0x2d8>
 8001bac:	9900      	ldr	r1, [sp, #0]
 8001bae:	3808      	subs	r0, #8
 8001bb0:	4081      	lsls	r1, r0
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	468b      	mov	fp, r1
 8001bb6:	e702      	b.n	80019be <__aeabi_ddiv+0x2f2>
 8001bb8:	9900      	ldr	r1, [sp, #0]
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	468c      	mov	ip, r1
 8001bbe:	4464      	add	r4, ip
 8001bc0:	42a1      	cmp	r1, r4
 8001bc2:	d900      	bls.n	8001bc6 <__aeabi_ddiv+0x4fa>
 8001bc4:	e69a      	b.n	80018fc <__aeabi_ddiv+0x230>
 8001bc6:	42a2      	cmp	r2, r4
 8001bc8:	d800      	bhi.n	8001bcc <__aeabi_ddiv+0x500>
 8001bca:	e697      	b.n	80018fc <__aeabi_ddiv+0x230>
 8001bcc:	1e83      	subs	r3, r0, #2
 8001bce:	4464      	add	r4, ip
 8001bd0:	e694      	b.n	80018fc <__aeabi_ddiv+0x230>
 8001bd2:	46ac      	mov	ip, r5
 8001bd4:	4461      	add	r1, ip
 8001bd6:	3f01      	subs	r7, #1
 8001bd8:	428d      	cmp	r5, r1
 8001bda:	d900      	bls.n	8001bde <__aeabi_ddiv+0x512>
 8001bdc:	e680      	b.n	80018e0 <__aeabi_ddiv+0x214>
 8001bde:	428a      	cmp	r2, r1
 8001be0:	d800      	bhi.n	8001be4 <__aeabi_ddiv+0x518>
 8001be2:	e67d      	b.n	80018e0 <__aeabi_ddiv+0x214>
 8001be4:	1e87      	subs	r7, r0, #2
 8001be6:	4461      	add	r1, ip
 8001be8:	e67a      	b.n	80018e0 <__aeabi_ddiv+0x214>
 8001bea:	4285      	cmp	r5, r0
 8001bec:	d000      	beq.n	8001bf0 <__aeabi_ddiv+0x524>
 8001bee:	e65f      	b.n	80018b0 <__aeabi_ddiv+0x1e4>
 8001bf0:	45b9      	cmp	r9, r7
 8001bf2:	d900      	bls.n	8001bf6 <__aeabi_ddiv+0x52a>
 8001bf4:	e65c      	b.n	80018b0 <__aeabi_ddiv+0x1e4>
 8001bf6:	e656      	b.n	80018a6 <__aeabi_ddiv+0x1da>
 8001bf8:	42a2      	cmp	r2, r4
 8001bfa:	d800      	bhi.n	8001bfe <__aeabi_ddiv+0x532>
 8001bfc:	e61a      	b.n	8001834 <__aeabi_ddiv+0x168>
 8001bfe:	1e83      	subs	r3, r0, #2
 8001c00:	4464      	add	r4, ip
 8001c02:	e617      	b.n	8001834 <__aeabi_ddiv+0x168>
 8001c04:	428a      	cmp	r2, r1
 8001c06:	d800      	bhi.n	8001c0a <__aeabi_ddiv+0x53e>
 8001c08:	e600      	b.n	800180c <__aeabi_ddiv+0x140>
 8001c0a:	46ac      	mov	ip, r5
 8001c0c:	1e83      	subs	r3, r0, #2
 8001c0e:	4698      	mov	r8, r3
 8001c10:	4461      	add	r1, ip
 8001c12:	e5fb      	b.n	800180c <__aeabi_ddiv+0x140>
 8001c14:	4837      	ldr	r0, [pc, #220]	@ (8001cf4 <__aeabi_ddiv+0x628>)
 8001c16:	0014      	movs	r4, r2
 8001c18:	4450      	add	r0, sl
 8001c1a:	4082      	lsls	r2, r0
 8001c1c:	465b      	mov	r3, fp
 8001c1e:	0017      	movs	r7, r2
 8001c20:	4083      	lsls	r3, r0
 8001c22:	40cc      	lsrs	r4, r1
 8001c24:	1e7a      	subs	r2, r7, #1
 8001c26:	4197      	sbcs	r7, r2
 8001c28:	4323      	orrs	r3, r4
 8001c2a:	433b      	orrs	r3, r7
 8001c2c:	001a      	movs	r2, r3
 8001c2e:	465b      	mov	r3, fp
 8001c30:	40cb      	lsrs	r3, r1
 8001c32:	0751      	lsls	r1, r2, #29
 8001c34:	d009      	beq.n	8001c4a <__aeabi_ddiv+0x57e>
 8001c36:	210f      	movs	r1, #15
 8001c38:	4011      	ands	r1, r2
 8001c3a:	2904      	cmp	r1, #4
 8001c3c:	d005      	beq.n	8001c4a <__aeabi_ddiv+0x57e>
 8001c3e:	1d11      	adds	r1, r2, #4
 8001c40:	4291      	cmp	r1, r2
 8001c42:	4192      	sbcs	r2, r2
 8001c44:	4252      	negs	r2, r2
 8001c46:	189b      	adds	r3, r3, r2
 8001c48:	000a      	movs	r2, r1
 8001c4a:	0219      	lsls	r1, r3, #8
 8001c4c:	d400      	bmi.n	8001c50 <__aeabi_ddiv+0x584>
 8001c4e:	e755      	b.n	8001afc <__aeabi_ddiv+0x430>
 8001c50:	2200      	movs	r2, #0
 8001c52:	2301      	movs	r3, #1
 8001c54:	2400      	movs	r4, #0
 8001c56:	4690      	mov	r8, r2
 8001c58:	e598      	b.n	800178c <__aeabi_ddiv+0xc0>
 8001c5a:	000a      	movs	r2, r1
 8001c5c:	42bc      	cmp	r4, r7
 8001c5e:	d000      	beq.n	8001c62 <__aeabi_ddiv+0x596>
 8001c60:	e66e      	b.n	8001940 <__aeabi_ddiv+0x274>
 8001c62:	454b      	cmp	r3, r9
 8001c64:	d000      	beq.n	8001c68 <__aeabi_ddiv+0x59c>
 8001c66:	e66b      	b.n	8001940 <__aeabi_ddiv+0x274>
 8001c68:	e66c      	b.n	8001944 <__aeabi_ddiv+0x278>
 8001c6a:	4b23      	ldr	r3, [pc, #140]	@ (8001cf8 <__aeabi_ddiv+0x62c>)
 8001c6c:	4a23      	ldr	r2, [pc, #140]	@ (8001cfc <__aeabi_ddiv+0x630>)
 8001c6e:	4453      	add	r3, sl
 8001c70:	4592      	cmp	sl, r2
 8001c72:	da00      	bge.n	8001c76 <__aeabi_ddiv+0x5aa>
 8001c74:	e718      	b.n	8001aa8 <__aeabi_ddiv+0x3dc>
 8001c76:	2101      	movs	r1, #1
 8001c78:	4249      	negs	r1, r1
 8001c7a:	1d0a      	adds	r2, r1, #4
 8001c7c:	428a      	cmp	r2, r1
 8001c7e:	4189      	sbcs	r1, r1
 8001c80:	4249      	negs	r1, r1
 8001c82:	448b      	add	fp, r1
 8001c84:	e666      	b.n	8001954 <__aeabi_ddiv+0x288>
 8001c86:	210f      	movs	r1, #15
 8001c88:	4011      	ands	r1, r2
 8001c8a:	2904      	cmp	r1, #4
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_ddiv+0x5c4>
 8001c8e:	e661      	b.n	8001954 <__aeabi_ddiv+0x288>
 8001c90:	0011      	movs	r1, r2
 8001c92:	e7f2      	b.n	8001c7a <__aeabi_ddiv+0x5ae>
 8001c94:	42bc      	cmp	r4, r7
 8001c96:	d800      	bhi.n	8001c9a <__aeabi_ddiv+0x5ce>
 8001c98:	e60a      	b.n	80018b0 <__aeabi_ddiv+0x1e4>
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	425b      	negs	r3, r3
 8001c9e:	469c      	mov	ip, r3
 8001ca0:	9900      	ldr	r1, [sp, #0]
 8001ca2:	444f      	add	r7, r9
 8001ca4:	454f      	cmp	r7, r9
 8001ca6:	419b      	sbcs	r3, r3
 8001ca8:	44e3      	add	fp, ip
 8001caa:	468c      	mov	ip, r1
 8001cac:	425b      	negs	r3, r3
 8001cae:	4463      	add	r3, ip
 8001cb0:	18c0      	adds	r0, r0, r3
 8001cb2:	e5ff      	b.n	80018b4 <__aeabi_ddiv+0x1e8>
 8001cb4:	4649      	mov	r1, r9
 8001cb6:	9d00      	ldr	r5, [sp, #0]
 8001cb8:	0048      	lsls	r0, r1, #1
 8001cba:	4548      	cmp	r0, r9
 8001cbc:	4189      	sbcs	r1, r1
 8001cbe:	46ac      	mov	ip, r5
 8001cc0:	4249      	negs	r1, r1
 8001cc2:	4461      	add	r1, ip
 8001cc4:	4681      	mov	r9, r0
 8001cc6:	3a02      	subs	r2, #2
 8001cc8:	1864      	adds	r4, r4, r1
 8001cca:	e7c7      	b.n	8001c5c <__aeabi_ddiv+0x590>
 8001ccc:	2480      	movs	r4, #128	@ 0x80
 8001cce:	465b      	mov	r3, fp
 8001cd0:	0324      	lsls	r4, r4, #12
 8001cd2:	431c      	orrs	r4, r3
 8001cd4:	0324      	lsls	r4, r4, #12
 8001cd6:	4690      	mov	r8, r2
 8001cd8:	4b04      	ldr	r3, [pc, #16]	@ (8001cec <__aeabi_ddiv+0x620>)
 8001cda:	0b24      	lsrs	r4, r4, #12
 8001cdc:	e556      	b.n	800178c <__aeabi_ddiv+0xc0>
 8001cde:	4599      	cmp	r9, r3
 8001ce0:	d3e8      	bcc.n	8001cb4 <__aeabi_ddiv+0x5e8>
 8001ce2:	000a      	movs	r2, r1
 8001ce4:	e7bd      	b.n	8001c62 <__aeabi_ddiv+0x596>
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e708      	b.n	8001afc <__aeabi_ddiv+0x430>
 8001cea:	46c0      	nop			@ (mov r8, r8)
 8001cec:	000007ff 	.word	0x000007ff
 8001cf0:	0000043e 	.word	0x0000043e
 8001cf4:	0000041e 	.word	0x0000041e
 8001cf8:	000003ff 	.word	0x000003ff
 8001cfc:	fffffc02 	.word	0xfffffc02

08001d00 <__eqdf2>:
 8001d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d02:	4657      	mov	r7, sl
 8001d04:	46de      	mov	lr, fp
 8001d06:	464e      	mov	r6, r9
 8001d08:	4645      	mov	r5, r8
 8001d0a:	b5e0      	push	{r5, r6, r7, lr}
 8001d0c:	000d      	movs	r5, r1
 8001d0e:	0004      	movs	r4, r0
 8001d10:	0fe8      	lsrs	r0, r5, #31
 8001d12:	4683      	mov	fp, r0
 8001d14:	0309      	lsls	r1, r1, #12
 8001d16:	0fd8      	lsrs	r0, r3, #31
 8001d18:	0b09      	lsrs	r1, r1, #12
 8001d1a:	4682      	mov	sl, r0
 8001d1c:	4819      	ldr	r0, [pc, #100]	@ (8001d84 <__eqdf2+0x84>)
 8001d1e:	468c      	mov	ip, r1
 8001d20:	031f      	lsls	r7, r3, #12
 8001d22:	0069      	lsls	r1, r5, #1
 8001d24:	005e      	lsls	r6, r3, #1
 8001d26:	0d49      	lsrs	r1, r1, #21
 8001d28:	0b3f      	lsrs	r7, r7, #12
 8001d2a:	0d76      	lsrs	r6, r6, #21
 8001d2c:	4281      	cmp	r1, r0
 8001d2e:	d018      	beq.n	8001d62 <__eqdf2+0x62>
 8001d30:	4286      	cmp	r6, r0
 8001d32:	d00f      	beq.n	8001d54 <__eqdf2+0x54>
 8001d34:	2001      	movs	r0, #1
 8001d36:	42b1      	cmp	r1, r6
 8001d38:	d10d      	bne.n	8001d56 <__eqdf2+0x56>
 8001d3a:	45bc      	cmp	ip, r7
 8001d3c:	d10b      	bne.n	8001d56 <__eqdf2+0x56>
 8001d3e:	4294      	cmp	r4, r2
 8001d40:	d109      	bne.n	8001d56 <__eqdf2+0x56>
 8001d42:	45d3      	cmp	fp, sl
 8001d44:	d01c      	beq.n	8001d80 <__eqdf2+0x80>
 8001d46:	2900      	cmp	r1, #0
 8001d48:	d105      	bne.n	8001d56 <__eqdf2+0x56>
 8001d4a:	4660      	mov	r0, ip
 8001d4c:	4320      	orrs	r0, r4
 8001d4e:	1e43      	subs	r3, r0, #1
 8001d50:	4198      	sbcs	r0, r3
 8001d52:	e000      	b.n	8001d56 <__eqdf2+0x56>
 8001d54:	2001      	movs	r0, #1
 8001d56:	bcf0      	pop	{r4, r5, r6, r7}
 8001d58:	46bb      	mov	fp, r7
 8001d5a:	46b2      	mov	sl, r6
 8001d5c:	46a9      	mov	r9, r5
 8001d5e:	46a0      	mov	r8, r4
 8001d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d62:	2001      	movs	r0, #1
 8001d64:	428e      	cmp	r6, r1
 8001d66:	d1f6      	bne.n	8001d56 <__eqdf2+0x56>
 8001d68:	4661      	mov	r1, ip
 8001d6a:	4339      	orrs	r1, r7
 8001d6c:	000f      	movs	r7, r1
 8001d6e:	4317      	orrs	r7, r2
 8001d70:	4327      	orrs	r7, r4
 8001d72:	d1f0      	bne.n	8001d56 <__eqdf2+0x56>
 8001d74:	465b      	mov	r3, fp
 8001d76:	4652      	mov	r2, sl
 8001d78:	1a98      	subs	r0, r3, r2
 8001d7a:	1e43      	subs	r3, r0, #1
 8001d7c:	4198      	sbcs	r0, r3
 8001d7e:	e7ea      	b.n	8001d56 <__eqdf2+0x56>
 8001d80:	2000      	movs	r0, #0
 8001d82:	e7e8      	b.n	8001d56 <__eqdf2+0x56>
 8001d84:	000007ff 	.word	0x000007ff

08001d88 <__gedf2>:
 8001d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d8a:	4657      	mov	r7, sl
 8001d8c:	464e      	mov	r6, r9
 8001d8e:	4645      	mov	r5, r8
 8001d90:	46de      	mov	lr, fp
 8001d92:	b5e0      	push	{r5, r6, r7, lr}
 8001d94:	000d      	movs	r5, r1
 8001d96:	030f      	lsls	r7, r1, #12
 8001d98:	0b39      	lsrs	r1, r7, #12
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	0004      	movs	r4, r0
 8001d9e:	4680      	mov	r8, r0
 8001da0:	9101      	str	r1, [sp, #4]
 8001da2:	0058      	lsls	r0, r3, #1
 8001da4:	0fe9      	lsrs	r1, r5, #31
 8001da6:	4f31      	ldr	r7, [pc, #196]	@ (8001e6c <__gedf2+0xe4>)
 8001da8:	0d40      	lsrs	r0, r0, #21
 8001daa:	468c      	mov	ip, r1
 8001dac:	006e      	lsls	r6, r5, #1
 8001dae:	0319      	lsls	r1, r3, #12
 8001db0:	4682      	mov	sl, r0
 8001db2:	4691      	mov	r9, r2
 8001db4:	0d76      	lsrs	r6, r6, #21
 8001db6:	0b09      	lsrs	r1, r1, #12
 8001db8:	0fd8      	lsrs	r0, r3, #31
 8001dba:	42be      	cmp	r6, r7
 8001dbc:	d01f      	beq.n	8001dfe <__gedf2+0x76>
 8001dbe:	45ba      	cmp	sl, r7
 8001dc0:	d00f      	beq.n	8001de2 <__gedf2+0x5a>
 8001dc2:	2e00      	cmp	r6, #0
 8001dc4:	d12f      	bne.n	8001e26 <__gedf2+0x9e>
 8001dc6:	4655      	mov	r5, sl
 8001dc8:	9e01      	ldr	r6, [sp, #4]
 8001dca:	4334      	orrs	r4, r6
 8001dcc:	2d00      	cmp	r5, #0
 8001dce:	d127      	bne.n	8001e20 <__gedf2+0x98>
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	d03a      	beq.n	8001e4a <__gedf2+0xc2>
 8001dd4:	2c00      	cmp	r4, #0
 8001dd6:	d145      	bne.n	8001e64 <__gedf2+0xdc>
 8001dd8:	2800      	cmp	r0, #0
 8001dda:	d11a      	bne.n	8001e12 <__gedf2+0x8a>
 8001ddc:	2001      	movs	r0, #1
 8001dde:	4240      	negs	r0, r0
 8001de0:	e017      	b.n	8001e12 <__gedf2+0x8a>
 8001de2:	4311      	orrs	r1, r2
 8001de4:	d13b      	bne.n	8001e5e <__gedf2+0xd6>
 8001de6:	2e00      	cmp	r6, #0
 8001de8:	d102      	bne.n	8001df0 <__gedf2+0x68>
 8001dea:	9f01      	ldr	r7, [sp, #4]
 8001dec:	4327      	orrs	r7, r4
 8001dee:	d0f3      	beq.n	8001dd8 <__gedf2+0x50>
 8001df0:	4584      	cmp	ip, r0
 8001df2:	d109      	bne.n	8001e08 <__gedf2+0x80>
 8001df4:	4663      	mov	r3, ip
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d0f0      	beq.n	8001ddc <__gedf2+0x54>
 8001dfa:	4660      	mov	r0, ip
 8001dfc:	e009      	b.n	8001e12 <__gedf2+0x8a>
 8001dfe:	9f01      	ldr	r7, [sp, #4]
 8001e00:	4327      	orrs	r7, r4
 8001e02:	d12c      	bne.n	8001e5e <__gedf2+0xd6>
 8001e04:	45b2      	cmp	sl, r6
 8001e06:	d024      	beq.n	8001e52 <__gedf2+0xca>
 8001e08:	4663      	mov	r3, ip
 8001e0a:	2002      	movs	r0, #2
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	4018      	ands	r0, r3
 8001e10:	3801      	subs	r0, #1
 8001e12:	b003      	add	sp, #12
 8001e14:	bcf0      	pop	{r4, r5, r6, r7}
 8001e16:	46bb      	mov	fp, r7
 8001e18:	46b2      	mov	sl, r6
 8001e1a:	46a9      	mov	r9, r5
 8001e1c:	46a0      	mov	r8, r4
 8001e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e20:	2c00      	cmp	r4, #0
 8001e22:	d0d9      	beq.n	8001dd8 <__gedf2+0x50>
 8001e24:	e7e4      	b.n	8001df0 <__gedf2+0x68>
 8001e26:	4654      	mov	r4, sl
 8001e28:	2c00      	cmp	r4, #0
 8001e2a:	d0ed      	beq.n	8001e08 <__gedf2+0x80>
 8001e2c:	4584      	cmp	ip, r0
 8001e2e:	d1eb      	bne.n	8001e08 <__gedf2+0x80>
 8001e30:	4556      	cmp	r6, sl
 8001e32:	dce9      	bgt.n	8001e08 <__gedf2+0x80>
 8001e34:	dbde      	blt.n	8001df4 <__gedf2+0x6c>
 8001e36:	9b01      	ldr	r3, [sp, #4]
 8001e38:	428b      	cmp	r3, r1
 8001e3a:	d8e5      	bhi.n	8001e08 <__gedf2+0x80>
 8001e3c:	d1da      	bne.n	8001df4 <__gedf2+0x6c>
 8001e3e:	45c8      	cmp	r8, r9
 8001e40:	d8e2      	bhi.n	8001e08 <__gedf2+0x80>
 8001e42:	2000      	movs	r0, #0
 8001e44:	45c8      	cmp	r8, r9
 8001e46:	d2e4      	bcs.n	8001e12 <__gedf2+0x8a>
 8001e48:	e7d4      	b.n	8001df4 <__gedf2+0x6c>
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	2c00      	cmp	r4, #0
 8001e4e:	d0e0      	beq.n	8001e12 <__gedf2+0x8a>
 8001e50:	e7da      	b.n	8001e08 <__gedf2+0x80>
 8001e52:	4311      	orrs	r1, r2
 8001e54:	d103      	bne.n	8001e5e <__gedf2+0xd6>
 8001e56:	4584      	cmp	ip, r0
 8001e58:	d1d6      	bne.n	8001e08 <__gedf2+0x80>
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	e7d9      	b.n	8001e12 <__gedf2+0x8a>
 8001e5e:	2002      	movs	r0, #2
 8001e60:	4240      	negs	r0, r0
 8001e62:	e7d6      	b.n	8001e12 <__gedf2+0x8a>
 8001e64:	4584      	cmp	ip, r0
 8001e66:	d0e6      	beq.n	8001e36 <__gedf2+0xae>
 8001e68:	e7ce      	b.n	8001e08 <__gedf2+0x80>
 8001e6a:	46c0      	nop			@ (mov r8, r8)
 8001e6c:	000007ff 	.word	0x000007ff

08001e70 <__ledf2>:
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	4657      	mov	r7, sl
 8001e74:	464e      	mov	r6, r9
 8001e76:	4645      	mov	r5, r8
 8001e78:	46de      	mov	lr, fp
 8001e7a:	b5e0      	push	{r5, r6, r7, lr}
 8001e7c:	000d      	movs	r5, r1
 8001e7e:	030f      	lsls	r7, r1, #12
 8001e80:	0004      	movs	r4, r0
 8001e82:	4680      	mov	r8, r0
 8001e84:	0fe8      	lsrs	r0, r5, #31
 8001e86:	0b39      	lsrs	r1, r7, #12
 8001e88:	4684      	mov	ip, r0
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	0058      	lsls	r0, r3, #1
 8001e8e:	4f30      	ldr	r7, [pc, #192]	@ (8001f50 <__ledf2+0xe0>)
 8001e90:	0d40      	lsrs	r0, r0, #21
 8001e92:	9101      	str	r1, [sp, #4]
 8001e94:	031e      	lsls	r6, r3, #12
 8001e96:	0069      	lsls	r1, r5, #1
 8001e98:	4682      	mov	sl, r0
 8001e9a:	4691      	mov	r9, r2
 8001e9c:	0d49      	lsrs	r1, r1, #21
 8001e9e:	0b36      	lsrs	r6, r6, #12
 8001ea0:	0fd8      	lsrs	r0, r3, #31
 8001ea2:	42b9      	cmp	r1, r7
 8001ea4:	d020      	beq.n	8001ee8 <__ledf2+0x78>
 8001ea6:	45ba      	cmp	sl, r7
 8001ea8:	d00f      	beq.n	8001eca <__ledf2+0x5a>
 8001eaa:	2900      	cmp	r1, #0
 8001eac:	d12b      	bne.n	8001f06 <__ledf2+0x96>
 8001eae:	9901      	ldr	r1, [sp, #4]
 8001eb0:	430c      	orrs	r4, r1
 8001eb2:	4651      	mov	r1, sl
 8001eb4:	2900      	cmp	r1, #0
 8001eb6:	d137      	bne.n	8001f28 <__ledf2+0xb8>
 8001eb8:	4332      	orrs	r2, r6
 8001eba:	d038      	beq.n	8001f2e <__ledf2+0xbe>
 8001ebc:	2c00      	cmp	r4, #0
 8001ebe:	d144      	bne.n	8001f4a <__ledf2+0xda>
 8001ec0:	2800      	cmp	r0, #0
 8001ec2:	d119      	bne.n	8001ef8 <__ledf2+0x88>
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	4240      	negs	r0, r0
 8001ec8:	e016      	b.n	8001ef8 <__ledf2+0x88>
 8001eca:	4316      	orrs	r6, r2
 8001ecc:	d113      	bne.n	8001ef6 <__ledf2+0x86>
 8001ece:	2900      	cmp	r1, #0
 8001ed0:	d102      	bne.n	8001ed8 <__ledf2+0x68>
 8001ed2:	9f01      	ldr	r7, [sp, #4]
 8001ed4:	4327      	orrs	r7, r4
 8001ed6:	d0f3      	beq.n	8001ec0 <__ledf2+0x50>
 8001ed8:	4584      	cmp	ip, r0
 8001eda:	d020      	beq.n	8001f1e <__ledf2+0xae>
 8001edc:	4663      	mov	r3, ip
 8001ede:	2002      	movs	r0, #2
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	4018      	ands	r0, r3
 8001ee4:	3801      	subs	r0, #1
 8001ee6:	e007      	b.n	8001ef8 <__ledf2+0x88>
 8001ee8:	9f01      	ldr	r7, [sp, #4]
 8001eea:	4327      	orrs	r7, r4
 8001eec:	d103      	bne.n	8001ef6 <__ledf2+0x86>
 8001eee:	458a      	cmp	sl, r1
 8001ef0:	d1f4      	bne.n	8001edc <__ledf2+0x6c>
 8001ef2:	4316      	orrs	r6, r2
 8001ef4:	d01f      	beq.n	8001f36 <__ledf2+0xc6>
 8001ef6:	2002      	movs	r0, #2
 8001ef8:	b003      	add	sp, #12
 8001efa:	bcf0      	pop	{r4, r5, r6, r7}
 8001efc:	46bb      	mov	fp, r7
 8001efe:	46b2      	mov	sl, r6
 8001f00:	46a9      	mov	r9, r5
 8001f02:	46a0      	mov	r8, r4
 8001f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f06:	4654      	mov	r4, sl
 8001f08:	2c00      	cmp	r4, #0
 8001f0a:	d0e7      	beq.n	8001edc <__ledf2+0x6c>
 8001f0c:	4584      	cmp	ip, r0
 8001f0e:	d1e5      	bne.n	8001edc <__ledf2+0x6c>
 8001f10:	4551      	cmp	r1, sl
 8001f12:	dce3      	bgt.n	8001edc <__ledf2+0x6c>
 8001f14:	db03      	blt.n	8001f1e <__ledf2+0xae>
 8001f16:	9b01      	ldr	r3, [sp, #4]
 8001f18:	42b3      	cmp	r3, r6
 8001f1a:	d8df      	bhi.n	8001edc <__ledf2+0x6c>
 8001f1c:	d00f      	beq.n	8001f3e <__ledf2+0xce>
 8001f1e:	4663      	mov	r3, ip
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0cf      	beq.n	8001ec4 <__ledf2+0x54>
 8001f24:	4660      	mov	r0, ip
 8001f26:	e7e7      	b.n	8001ef8 <__ledf2+0x88>
 8001f28:	2c00      	cmp	r4, #0
 8001f2a:	d0c9      	beq.n	8001ec0 <__ledf2+0x50>
 8001f2c:	e7d4      	b.n	8001ed8 <__ledf2+0x68>
 8001f2e:	2000      	movs	r0, #0
 8001f30:	2c00      	cmp	r4, #0
 8001f32:	d0e1      	beq.n	8001ef8 <__ledf2+0x88>
 8001f34:	e7d2      	b.n	8001edc <__ledf2+0x6c>
 8001f36:	4584      	cmp	ip, r0
 8001f38:	d1d0      	bne.n	8001edc <__ledf2+0x6c>
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	e7dc      	b.n	8001ef8 <__ledf2+0x88>
 8001f3e:	45c8      	cmp	r8, r9
 8001f40:	d8cc      	bhi.n	8001edc <__ledf2+0x6c>
 8001f42:	2000      	movs	r0, #0
 8001f44:	45c8      	cmp	r8, r9
 8001f46:	d2d7      	bcs.n	8001ef8 <__ledf2+0x88>
 8001f48:	e7e9      	b.n	8001f1e <__ledf2+0xae>
 8001f4a:	4584      	cmp	ip, r0
 8001f4c:	d0e3      	beq.n	8001f16 <__ledf2+0xa6>
 8001f4e:	e7c5      	b.n	8001edc <__ledf2+0x6c>
 8001f50:	000007ff 	.word	0x000007ff

08001f54 <__aeabi_dmul>:
 8001f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f56:	4657      	mov	r7, sl
 8001f58:	46de      	mov	lr, fp
 8001f5a:	464e      	mov	r6, r9
 8001f5c:	4645      	mov	r5, r8
 8001f5e:	b5e0      	push	{r5, r6, r7, lr}
 8001f60:	001f      	movs	r7, r3
 8001f62:	030b      	lsls	r3, r1, #12
 8001f64:	0b1b      	lsrs	r3, r3, #12
 8001f66:	0016      	movs	r6, r2
 8001f68:	469a      	mov	sl, r3
 8001f6a:	0fca      	lsrs	r2, r1, #31
 8001f6c:	004b      	lsls	r3, r1, #1
 8001f6e:	0004      	movs	r4, r0
 8001f70:	4693      	mov	fp, r2
 8001f72:	b087      	sub	sp, #28
 8001f74:	0d5b      	lsrs	r3, r3, #21
 8001f76:	d100      	bne.n	8001f7a <__aeabi_dmul+0x26>
 8001f78:	e0d5      	b.n	8002126 <__aeabi_dmul+0x1d2>
 8001f7a:	4abb      	ldr	r2, [pc, #748]	@ (8002268 <__aeabi_dmul+0x314>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d100      	bne.n	8001f82 <__aeabi_dmul+0x2e>
 8001f80:	e0f8      	b.n	8002174 <__aeabi_dmul+0x220>
 8001f82:	4651      	mov	r1, sl
 8001f84:	0f42      	lsrs	r2, r0, #29
 8001f86:	00c9      	lsls	r1, r1, #3
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	2180      	movs	r1, #128	@ 0x80
 8001f8c:	0409      	lsls	r1, r1, #16
 8001f8e:	4311      	orrs	r1, r2
 8001f90:	00c2      	lsls	r2, r0, #3
 8001f92:	4691      	mov	r9, r2
 8001f94:	4ab5      	ldr	r2, [pc, #724]	@ (800226c <__aeabi_dmul+0x318>)
 8001f96:	468a      	mov	sl, r1
 8001f98:	189d      	adds	r5, r3, r2
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	4698      	mov	r8, r3
 8001f9e:	9302      	str	r3, [sp, #8]
 8001fa0:	033c      	lsls	r4, r7, #12
 8001fa2:	007b      	lsls	r3, r7, #1
 8001fa4:	0ffa      	lsrs	r2, r7, #31
 8001fa6:	0030      	movs	r0, r6
 8001fa8:	0b24      	lsrs	r4, r4, #12
 8001faa:	0d5b      	lsrs	r3, r3, #21
 8001fac:	9200      	str	r2, [sp, #0]
 8001fae:	d100      	bne.n	8001fb2 <__aeabi_dmul+0x5e>
 8001fb0:	e096      	b.n	80020e0 <__aeabi_dmul+0x18c>
 8001fb2:	4aad      	ldr	r2, [pc, #692]	@ (8002268 <__aeabi_dmul+0x314>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d031      	beq.n	800201c <__aeabi_dmul+0xc8>
 8001fb8:	0f72      	lsrs	r2, r6, #29
 8001fba:	00e4      	lsls	r4, r4, #3
 8001fbc:	4322      	orrs	r2, r4
 8001fbe:	2480      	movs	r4, #128	@ 0x80
 8001fc0:	0424      	lsls	r4, r4, #16
 8001fc2:	4314      	orrs	r4, r2
 8001fc4:	4aa9      	ldr	r2, [pc, #676]	@ (800226c <__aeabi_dmul+0x318>)
 8001fc6:	00f0      	lsls	r0, r6, #3
 8001fc8:	4694      	mov	ip, r2
 8001fca:	4463      	add	r3, ip
 8001fcc:	195b      	adds	r3, r3, r5
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	9201      	str	r2, [sp, #4]
 8001fd2:	4642      	mov	r2, r8
 8001fd4:	2600      	movs	r6, #0
 8001fd6:	2a0a      	cmp	r2, #10
 8001fd8:	dc42      	bgt.n	8002060 <__aeabi_dmul+0x10c>
 8001fda:	465a      	mov	r2, fp
 8001fdc:	9900      	ldr	r1, [sp, #0]
 8001fde:	404a      	eors	r2, r1
 8001fe0:	4693      	mov	fp, r2
 8001fe2:	4642      	mov	r2, r8
 8001fe4:	2a02      	cmp	r2, #2
 8001fe6:	dc32      	bgt.n	800204e <__aeabi_dmul+0xfa>
 8001fe8:	3a01      	subs	r2, #1
 8001fea:	2a01      	cmp	r2, #1
 8001fec:	d900      	bls.n	8001ff0 <__aeabi_dmul+0x9c>
 8001fee:	e149      	b.n	8002284 <__aeabi_dmul+0x330>
 8001ff0:	2e02      	cmp	r6, #2
 8001ff2:	d100      	bne.n	8001ff6 <__aeabi_dmul+0xa2>
 8001ff4:	e0ca      	b.n	800218c <__aeabi_dmul+0x238>
 8001ff6:	2e01      	cmp	r6, #1
 8001ff8:	d13d      	bne.n	8002076 <__aeabi_dmul+0x122>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	2200      	movs	r2, #0
 8002000:	0010      	movs	r0, r2
 8002002:	465a      	mov	r2, fp
 8002004:	051b      	lsls	r3, r3, #20
 8002006:	4323      	orrs	r3, r4
 8002008:	07d2      	lsls	r2, r2, #31
 800200a:	4313      	orrs	r3, r2
 800200c:	0019      	movs	r1, r3
 800200e:	b007      	add	sp, #28
 8002010:	bcf0      	pop	{r4, r5, r6, r7}
 8002012:	46bb      	mov	fp, r7
 8002014:	46b2      	mov	sl, r6
 8002016:	46a9      	mov	r9, r5
 8002018:	46a0      	mov	r8, r4
 800201a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800201c:	4b92      	ldr	r3, [pc, #584]	@ (8002268 <__aeabi_dmul+0x314>)
 800201e:	4326      	orrs	r6, r4
 8002020:	18eb      	adds	r3, r5, r3
 8002022:	2e00      	cmp	r6, #0
 8002024:	d100      	bne.n	8002028 <__aeabi_dmul+0xd4>
 8002026:	e0bb      	b.n	80021a0 <__aeabi_dmul+0x24c>
 8002028:	2203      	movs	r2, #3
 800202a:	4641      	mov	r1, r8
 800202c:	4311      	orrs	r1, r2
 800202e:	465a      	mov	r2, fp
 8002030:	4688      	mov	r8, r1
 8002032:	9900      	ldr	r1, [sp, #0]
 8002034:	404a      	eors	r2, r1
 8002036:	2180      	movs	r1, #128	@ 0x80
 8002038:	0109      	lsls	r1, r1, #4
 800203a:	468c      	mov	ip, r1
 800203c:	0029      	movs	r1, r5
 800203e:	4461      	add	r1, ip
 8002040:	9101      	str	r1, [sp, #4]
 8002042:	4641      	mov	r1, r8
 8002044:	290a      	cmp	r1, #10
 8002046:	dd00      	ble.n	800204a <__aeabi_dmul+0xf6>
 8002048:	e233      	b.n	80024b2 <__aeabi_dmul+0x55e>
 800204a:	4693      	mov	fp, r2
 800204c:	2603      	movs	r6, #3
 800204e:	4642      	mov	r2, r8
 8002050:	2701      	movs	r7, #1
 8002052:	4097      	lsls	r7, r2
 8002054:	21a6      	movs	r1, #166	@ 0xa6
 8002056:	003a      	movs	r2, r7
 8002058:	00c9      	lsls	r1, r1, #3
 800205a:	400a      	ands	r2, r1
 800205c:	420f      	tst	r7, r1
 800205e:	d031      	beq.n	80020c4 <__aeabi_dmul+0x170>
 8002060:	9e02      	ldr	r6, [sp, #8]
 8002062:	2e02      	cmp	r6, #2
 8002064:	d100      	bne.n	8002068 <__aeabi_dmul+0x114>
 8002066:	e235      	b.n	80024d4 <__aeabi_dmul+0x580>
 8002068:	2e03      	cmp	r6, #3
 800206a:	d100      	bne.n	800206e <__aeabi_dmul+0x11a>
 800206c:	e1d2      	b.n	8002414 <__aeabi_dmul+0x4c0>
 800206e:	4654      	mov	r4, sl
 8002070:	4648      	mov	r0, r9
 8002072:	2e01      	cmp	r6, #1
 8002074:	d0c1      	beq.n	8001ffa <__aeabi_dmul+0xa6>
 8002076:	9a01      	ldr	r2, [sp, #4]
 8002078:	4b7d      	ldr	r3, [pc, #500]	@ (8002270 <__aeabi_dmul+0x31c>)
 800207a:	4694      	mov	ip, r2
 800207c:	4463      	add	r3, ip
 800207e:	2b00      	cmp	r3, #0
 8002080:	dc00      	bgt.n	8002084 <__aeabi_dmul+0x130>
 8002082:	e0c0      	b.n	8002206 <__aeabi_dmul+0x2b2>
 8002084:	0742      	lsls	r2, r0, #29
 8002086:	d009      	beq.n	800209c <__aeabi_dmul+0x148>
 8002088:	220f      	movs	r2, #15
 800208a:	4002      	ands	r2, r0
 800208c:	2a04      	cmp	r2, #4
 800208e:	d005      	beq.n	800209c <__aeabi_dmul+0x148>
 8002090:	1d02      	adds	r2, r0, #4
 8002092:	4282      	cmp	r2, r0
 8002094:	4180      	sbcs	r0, r0
 8002096:	4240      	negs	r0, r0
 8002098:	1824      	adds	r4, r4, r0
 800209a:	0010      	movs	r0, r2
 800209c:	01e2      	lsls	r2, r4, #7
 800209e:	d506      	bpl.n	80020ae <__aeabi_dmul+0x15a>
 80020a0:	4b74      	ldr	r3, [pc, #464]	@ (8002274 <__aeabi_dmul+0x320>)
 80020a2:	9a01      	ldr	r2, [sp, #4]
 80020a4:	401c      	ands	r4, r3
 80020a6:	2380      	movs	r3, #128	@ 0x80
 80020a8:	4694      	mov	ip, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	4463      	add	r3, ip
 80020ae:	4a72      	ldr	r2, [pc, #456]	@ (8002278 <__aeabi_dmul+0x324>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	dc6b      	bgt.n	800218c <__aeabi_dmul+0x238>
 80020b4:	0762      	lsls	r2, r4, #29
 80020b6:	08c0      	lsrs	r0, r0, #3
 80020b8:	0264      	lsls	r4, r4, #9
 80020ba:	055b      	lsls	r3, r3, #21
 80020bc:	4302      	orrs	r2, r0
 80020be:	0b24      	lsrs	r4, r4, #12
 80020c0:	0d5b      	lsrs	r3, r3, #21
 80020c2:	e79d      	b.n	8002000 <__aeabi_dmul+0xac>
 80020c4:	2190      	movs	r1, #144	@ 0x90
 80020c6:	0089      	lsls	r1, r1, #2
 80020c8:	420f      	tst	r7, r1
 80020ca:	d163      	bne.n	8002194 <__aeabi_dmul+0x240>
 80020cc:	2288      	movs	r2, #136	@ 0x88
 80020ce:	423a      	tst	r2, r7
 80020d0:	d100      	bne.n	80020d4 <__aeabi_dmul+0x180>
 80020d2:	e0d7      	b.n	8002284 <__aeabi_dmul+0x330>
 80020d4:	9b00      	ldr	r3, [sp, #0]
 80020d6:	46a2      	mov	sl, r4
 80020d8:	469b      	mov	fp, r3
 80020da:	4681      	mov	r9, r0
 80020dc:	9602      	str	r6, [sp, #8]
 80020de:	e7bf      	b.n	8002060 <__aeabi_dmul+0x10c>
 80020e0:	0023      	movs	r3, r4
 80020e2:	4333      	orrs	r3, r6
 80020e4:	d100      	bne.n	80020e8 <__aeabi_dmul+0x194>
 80020e6:	e07f      	b.n	80021e8 <__aeabi_dmul+0x294>
 80020e8:	2c00      	cmp	r4, #0
 80020ea:	d100      	bne.n	80020ee <__aeabi_dmul+0x19a>
 80020ec:	e1ad      	b.n	800244a <__aeabi_dmul+0x4f6>
 80020ee:	0020      	movs	r0, r4
 80020f0:	f000 fed4 	bl	8002e9c <__clzsi2>
 80020f4:	0002      	movs	r2, r0
 80020f6:	0003      	movs	r3, r0
 80020f8:	3a0b      	subs	r2, #11
 80020fa:	201d      	movs	r0, #29
 80020fc:	0019      	movs	r1, r3
 80020fe:	1a82      	subs	r2, r0, r2
 8002100:	0030      	movs	r0, r6
 8002102:	3908      	subs	r1, #8
 8002104:	40d0      	lsrs	r0, r2
 8002106:	408c      	lsls	r4, r1
 8002108:	4304      	orrs	r4, r0
 800210a:	0030      	movs	r0, r6
 800210c:	4088      	lsls	r0, r1
 800210e:	4a5b      	ldr	r2, [pc, #364]	@ (800227c <__aeabi_dmul+0x328>)
 8002110:	1aeb      	subs	r3, r5, r3
 8002112:	4694      	mov	ip, r2
 8002114:	4463      	add	r3, ip
 8002116:	1c5a      	adds	r2, r3, #1
 8002118:	9201      	str	r2, [sp, #4]
 800211a:	4642      	mov	r2, r8
 800211c:	2600      	movs	r6, #0
 800211e:	2a0a      	cmp	r2, #10
 8002120:	dc00      	bgt.n	8002124 <__aeabi_dmul+0x1d0>
 8002122:	e75a      	b.n	8001fda <__aeabi_dmul+0x86>
 8002124:	e79c      	b.n	8002060 <__aeabi_dmul+0x10c>
 8002126:	4653      	mov	r3, sl
 8002128:	4303      	orrs	r3, r0
 800212a:	4699      	mov	r9, r3
 800212c:	d054      	beq.n	80021d8 <__aeabi_dmul+0x284>
 800212e:	4653      	mov	r3, sl
 8002130:	2b00      	cmp	r3, #0
 8002132:	d100      	bne.n	8002136 <__aeabi_dmul+0x1e2>
 8002134:	e177      	b.n	8002426 <__aeabi_dmul+0x4d2>
 8002136:	4650      	mov	r0, sl
 8002138:	f000 feb0 	bl	8002e9c <__clzsi2>
 800213c:	230b      	movs	r3, #11
 800213e:	425b      	negs	r3, r3
 8002140:	469c      	mov	ip, r3
 8002142:	0002      	movs	r2, r0
 8002144:	4484      	add	ip, r0
 8002146:	0011      	movs	r1, r2
 8002148:	4650      	mov	r0, sl
 800214a:	3908      	subs	r1, #8
 800214c:	4088      	lsls	r0, r1
 800214e:	231d      	movs	r3, #29
 8002150:	4680      	mov	r8, r0
 8002152:	4660      	mov	r0, ip
 8002154:	1a1b      	subs	r3, r3, r0
 8002156:	0020      	movs	r0, r4
 8002158:	40d8      	lsrs	r0, r3
 800215a:	0003      	movs	r3, r0
 800215c:	4640      	mov	r0, r8
 800215e:	4303      	orrs	r3, r0
 8002160:	469a      	mov	sl, r3
 8002162:	0023      	movs	r3, r4
 8002164:	408b      	lsls	r3, r1
 8002166:	4699      	mov	r9, r3
 8002168:	2300      	movs	r3, #0
 800216a:	4d44      	ldr	r5, [pc, #272]	@ (800227c <__aeabi_dmul+0x328>)
 800216c:	4698      	mov	r8, r3
 800216e:	1aad      	subs	r5, r5, r2
 8002170:	9302      	str	r3, [sp, #8]
 8002172:	e715      	b.n	8001fa0 <__aeabi_dmul+0x4c>
 8002174:	4652      	mov	r2, sl
 8002176:	4302      	orrs	r2, r0
 8002178:	4691      	mov	r9, r2
 800217a:	d126      	bne.n	80021ca <__aeabi_dmul+0x276>
 800217c:	2200      	movs	r2, #0
 800217e:	001d      	movs	r5, r3
 8002180:	2302      	movs	r3, #2
 8002182:	4692      	mov	sl, r2
 8002184:	3208      	adds	r2, #8
 8002186:	4690      	mov	r8, r2
 8002188:	9302      	str	r3, [sp, #8]
 800218a:	e709      	b.n	8001fa0 <__aeabi_dmul+0x4c>
 800218c:	2400      	movs	r4, #0
 800218e:	2200      	movs	r2, #0
 8002190:	4b35      	ldr	r3, [pc, #212]	@ (8002268 <__aeabi_dmul+0x314>)
 8002192:	e735      	b.n	8002000 <__aeabi_dmul+0xac>
 8002194:	2300      	movs	r3, #0
 8002196:	2480      	movs	r4, #128	@ 0x80
 8002198:	469b      	mov	fp, r3
 800219a:	0324      	lsls	r4, r4, #12
 800219c:	4b32      	ldr	r3, [pc, #200]	@ (8002268 <__aeabi_dmul+0x314>)
 800219e:	e72f      	b.n	8002000 <__aeabi_dmul+0xac>
 80021a0:	2202      	movs	r2, #2
 80021a2:	4641      	mov	r1, r8
 80021a4:	4311      	orrs	r1, r2
 80021a6:	2280      	movs	r2, #128	@ 0x80
 80021a8:	0112      	lsls	r2, r2, #4
 80021aa:	4694      	mov	ip, r2
 80021ac:	002a      	movs	r2, r5
 80021ae:	4462      	add	r2, ip
 80021b0:	4688      	mov	r8, r1
 80021b2:	9201      	str	r2, [sp, #4]
 80021b4:	290a      	cmp	r1, #10
 80021b6:	dd00      	ble.n	80021ba <__aeabi_dmul+0x266>
 80021b8:	e752      	b.n	8002060 <__aeabi_dmul+0x10c>
 80021ba:	465a      	mov	r2, fp
 80021bc:	2000      	movs	r0, #0
 80021be:	9900      	ldr	r1, [sp, #0]
 80021c0:	0004      	movs	r4, r0
 80021c2:	404a      	eors	r2, r1
 80021c4:	4693      	mov	fp, r2
 80021c6:	2602      	movs	r6, #2
 80021c8:	e70b      	b.n	8001fe2 <__aeabi_dmul+0x8e>
 80021ca:	220c      	movs	r2, #12
 80021cc:	001d      	movs	r5, r3
 80021ce:	2303      	movs	r3, #3
 80021d0:	4681      	mov	r9, r0
 80021d2:	4690      	mov	r8, r2
 80021d4:	9302      	str	r3, [sp, #8]
 80021d6:	e6e3      	b.n	8001fa0 <__aeabi_dmul+0x4c>
 80021d8:	2300      	movs	r3, #0
 80021da:	469a      	mov	sl, r3
 80021dc:	3304      	adds	r3, #4
 80021de:	4698      	mov	r8, r3
 80021e0:	3b03      	subs	r3, #3
 80021e2:	2500      	movs	r5, #0
 80021e4:	9302      	str	r3, [sp, #8]
 80021e6:	e6db      	b.n	8001fa0 <__aeabi_dmul+0x4c>
 80021e8:	4642      	mov	r2, r8
 80021ea:	3301      	adds	r3, #1
 80021ec:	431a      	orrs	r2, r3
 80021ee:	002b      	movs	r3, r5
 80021f0:	4690      	mov	r8, r2
 80021f2:	1c5a      	adds	r2, r3, #1
 80021f4:	9201      	str	r2, [sp, #4]
 80021f6:	4642      	mov	r2, r8
 80021f8:	2400      	movs	r4, #0
 80021fa:	2000      	movs	r0, #0
 80021fc:	2601      	movs	r6, #1
 80021fe:	2a0a      	cmp	r2, #10
 8002200:	dc00      	bgt.n	8002204 <__aeabi_dmul+0x2b0>
 8002202:	e6ea      	b.n	8001fda <__aeabi_dmul+0x86>
 8002204:	e72c      	b.n	8002060 <__aeabi_dmul+0x10c>
 8002206:	2201      	movs	r2, #1
 8002208:	1ad2      	subs	r2, r2, r3
 800220a:	2a38      	cmp	r2, #56	@ 0x38
 800220c:	dd00      	ble.n	8002210 <__aeabi_dmul+0x2bc>
 800220e:	e6f4      	b.n	8001ffa <__aeabi_dmul+0xa6>
 8002210:	2a1f      	cmp	r2, #31
 8002212:	dc00      	bgt.n	8002216 <__aeabi_dmul+0x2c2>
 8002214:	e12a      	b.n	800246c <__aeabi_dmul+0x518>
 8002216:	211f      	movs	r1, #31
 8002218:	4249      	negs	r1, r1
 800221a:	1acb      	subs	r3, r1, r3
 800221c:	0021      	movs	r1, r4
 800221e:	40d9      	lsrs	r1, r3
 8002220:	000b      	movs	r3, r1
 8002222:	2a20      	cmp	r2, #32
 8002224:	d005      	beq.n	8002232 <__aeabi_dmul+0x2de>
 8002226:	4a16      	ldr	r2, [pc, #88]	@ (8002280 <__aeabi_dmul+0x32c>)
 8002228:	9d01      	ldr	r5, [sp, #4]
 800222a:	4694      	mov	ip, r2
 800222c:	4465      	add	r5, ip
 800222e:	40ac      	lsls	r4, r5
 8002230:	4320      	orrs	r0, r4
 8002232:	1e42      	subs	r2, r0, #1
 8002234:	4190      	sbcs	r0, r2
 8002236:	4318      	orrs	r0, r3
 8002238:	2307      	movs	r3, #7
 800223a:	0019      	movs	r1, r3
 800223c:	2400      	movs	r4, #0
 800223e:	4001      	ands	r1, r0
 8002240:	4203      	tst	r3, r0
 8002242:	d00c      	beq.n	800225e <__aeabi_dmul+0x30a>
 8002244:	230f      	movs	r3, #15
 8002246:	4003      	ands	r3, r0
 8002248:	2b04      	cmp	r3, #4
 800224a:	d100      	bne.n	800224e <__aeabi_dmul+0x2fa>
 800224c:	e140      	b.n	80024d0 <__aeabi_dmul+0x57c>
 800224e:	1d03      	adds	r3, r0, #4
 8002250:	4283      	cmp	r3, r0
 8002252:	41a4      	sbcs	r4, r4
 8002254:	0018      	movs	r0, r3
 8002256:	4264      	negs	r4, r4
 8002258:	0761      	lsls	r1, r4, #29
 800225a:	0264      	lsls	r4, r4, #9
 800225c:	0b24      	lsrs	r4, r4, #12
 800225e:	08c2      	lsrs	r2, r0, #3
 8002260:	2300      	movs	r3, #0
 8002262:	430a      	orrs	r2, r1
 8002264:	e6cc      	b.n	8002000 <__aeabi_dmul+0xac>
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	000007ff 	.word	0x000007ff
 800226c:	fffffc01 	.word	0xfffffc01
 8002270:	000003ff 	.word	0x000003ff
 8002274:	feffffff 	.word	0xfeffffff
 8002278:	000007fe 	.word	0x000007fe
 800227c:	fffffc0d 	.word	0xfffffc0d
 8002280:	0000043e 	.word	0x0000043e
 8002284:	4649      	mov	r1, r9
 8002286:	464a      	mov	r2, r9
 8002288:	0409      	lsls	r1, r1, #16
 800228a:	0c09      	lsrs	r1, r1, #16
 800228c:	000d      	movs	r5, r1
 800228e:	0c16      	lsrs	r6, r2, #16
 8002290:	0c02      	lsrs	r2, r0, #16
 8002292:	0400      	lsls	r0, r0, #16
 8002294:	0c00      	lsrs	r0, r0, #16
 8002296:	4345      	muls	r5, r0
 8002298:	46ac      	mov	ip, r5
 800229a:	0005      	movs	r5, r0
 800229c:	4375      	muls	r5, r6
 800229e:	46a8      	mov	r8, r5
 80022a0:	0015      	movs	r5, r2
 80022a2:	000f      	movs	r7, r1
 80022a4:	4375      	muls	r5, r6
 80022a6:	9200      	str	r2, [sp, #0]
 80022a8:	9502      	str	r5, [sp, #8]
 80022aa:	002a      	movs	r2, r5
 80022ac:	9d00      	ldr	r5, [sp, #0]
 80022ae:	436f      	muls	r7, r5
 80022b0:	4665      	mov	r5, ip
 80022b2:	0c2d      	lsrs	r5, r5, #16
 80022b4:	46a9      	mov	r9, r5
 80022b6:	4447      	add	r7, r8
 80022b8:	444f      	add	r7, r9
 80022ba:	45b8      	cmp	r8, r7
 80022bc:	d905      	bls.n	80022ca <__aeabi_dmul+0x376>
 80022be:	0015      	movs	r5, r2
 80022c0:	2280      	movs	r2, #128	@ 0x80
 80022c2:	0252      	lsls	r2, r2, #9
 80022c4:	4690      	mov	r8, r2
 80022c6:	4445      	add	r5, r8
 80022c8:	9502      	str	r5, [sp, #8]
 80022ca:	0c3d      	lsrs	r5, r7, #16
 80022cc:	9503      	str	r5, [sp, #12]
 80022ce:	4665      	mov	r5, ip
 80022d0:	042d      	lsls	r5, r5, #16
 80022d2:	043f      	lsls	r7, r7, #16
 80022d4:	0c2d      	lsrs	r5, r5, #16
 80022d6:	46ac      	mov	ip, r5
 80022d8:	003d      	movs	r5, r7
 80022da:	4465      	add	r5, ip
 80022dc:	9504      	str	r5, [sp, #16]
 80022de:	0c25      	lsrs	r5, r4, #16
 80022e0:	0424      	lsls	r4, r4, #16
 80022e2:	0c24      	lsrs	r4, r4, #16
 80022e4:	46ac      	mov	ip, r5
 80022e6:	0025      	movs	r5, r4
 80022e8:	4375      	muls	r5, r6
 80022ea:	46a8      	mov	r8, r5
 80022ec:	4665      	mov	r5, ip
 80022ee:	000f      	movs	r7, r1
 80022f0:	4369      	muls	r1, r5
 80022f2:	4441      	add	r1, r8
 80022f4:	4689      	mov	r9, r1
 80022f6:	4367      	muls	r7, r4
 80022f8:	0c39      	lsrs	r1, r7, #16
 80022fa:	4449      	add	r1, r9
 80022fc:	436e      	muls	r6, r5
 80022fe:	4588      	cmp	r8, r1
 8002300:	d903      	bls.n	800230a <__aeabi_dmul+0x3b6>
 8002302:	2280      	movs	r2, #128	@ 0x80
 8002304:	0252      	lsls	r2, r2, #9
 8002306:	4690      	mov	r8, r2
 8002308:	4446      	add	r6, r8
 800230a:	0c0d      	lsrs	r5, r1, #16
 800230c:	46a8      	mov	r8, r5
 800230e:	0035      	movs	r5, r6
 8002310:	4445      	add	r5, r8
 8002312:	9505      	str	r5, [sp, #20]
 8002314:	9d03      	ldr	r5, [sp, #12]
 8002316:	043f      	lsls	r7, r7, #16
 8002318:	46a8      	mov	r8, r5
 800231a:	0c3f      	lsrs	r7, r7, #16
 800231c:	0409      	lsls	r1, r1, #16
 800231e:	19c9      	adds	r1, r1, r7
 8002320:	4488      	add	r8, r1
 8002322:	4645      	mov	r5, r8
 8002324:	9503      	str	r5, [sp, #12]
 8002326:	4655      	mov	r5, sl
 8002328:	042e      	lsls	r6, r5, #16
 800232a:	0c36      	lsrs	r6, r6, #16
 800232c:	0c2f      	lsrs	r7, r5, #16
 800232e:	0035      	movs	r5, r6
 8002330:	4345      	muls	r5, r0
 8002332:	4378      	muls	r0, r7
 8002334:	4681      	mov	r9, r0
 8002336:	0038      	movs	r0, r7
 8002338:	46a8      	mov	r8, r5
 800233a:	0c2d      	lsrs	r5, r5, #16
 800233c:	46aa      	mov	sl, r5
 800233e:	9a00      	ldr	r2, [sp, #0]
 8002340:	4350      	muls	r0, r2
 8002342:	4372      	muls	r2, r6
 8002344:	444a      	add	r2, r9
 8002346:	4452      	add	r2, sl
 8002348:	4591      	cmp	r9, r2
 800234a:	d903      	bls.n	8002354 <__aeabi_dmul+0x400>
 800234c:	2580      	movs	r5, #128	@ 0x80
 800234e:	026d      	lsls	r5, r5, #9
 8002350:	46a9      	mov	r9, r5
 8002352:	4448      	add	r0, r9
 8002354:	0c15      	lsrs	r5, r2, #16
 8002356:	46a9      	mov	r9, r5
 8002358:	4645      	mov	r5, r8
 800235a:	042d      	lsls	r5, r5, #16
 800235c:	0c2d      	lsrs	r5, r5, #16
 800235e:	46a8      	mov	r8, r5
 8002360:	4665      	mov	r5, ip
 8002362:	437d      	muls	r5, r7
 8002364:	0412      	lsls	r2, r2, #16
 8002366:	4448      	add	r0, r9
 8002368:	4490      	add	r8, r2
 800236a:	46a9      	mov	r9, r5
 800236c:	0032      	movs	r2, r6
 800236e:	4665      	mov	r5, ip
 8002370:	4362      	muls	r2, r4
 8002372:	436e      	muls	r6, r5
 8002374:	437c      	muls	r4, r7
 8002376:	0c17      	lsrs	r7, r2, #16
 8002378:	1936      	adds	r6, r6, r4
 800237a:	19bf      	adds	r7, r7, r6
 800237c:	42bc      	cmp	r4, r7
 800237e:	d903      	bls.n	8002388 <__aeabi_dmul+0x434>
 8002380:	2480      	movs	r4, #128	@ 0x80
 8002382:	0264      	lsls	r4, r4, #9
 8002384:	46a4      	mov	ip, r4
 8002386:	44e1      	add	r9, ip
 8002388:	9c02      	ldr	r4, [sp, #8]
 800238a:	9e03      	ldr	r6, [sp, #12]
 800238c:	46a4      	mov	ip, r4
 800238e:	9d05      	ldr	r5, [sp, #20]
 8002390:	4466      	add	r6, ip
 8002392:	428e      	cmp	r6, r1
 8002394:	4189      	sbcs	r1, r1
 8002396:	46ac      	mov	ip, r5
 8002398:	0412      	lsls	r2, r2, #16
 800239a:	043c      	lsls	r4, r7, #16
 800239c:	0c12      	lsrs	r2, r2, #16
 800239e:	18a2      	adds	r2, r4, r2
 80023a0:	4462      	add	r2, ip
 80023a2:	4249      	negs	r1, r1
 80023a4:	1854      	adds	r4, r2, r1
 80023a6:	4446      	add	r6, r8
 80023a8:	46a4      	mov	ip, r4
 80023aa:	4546      	cmp	r6, r8
 80023ac:	41a4      	sbcs	r4, r4
 80023ae:	4682      	mov	sl, r0
 80023b0:	4264      	negs	r4, r4
 80023b2:	46a0      	mov	r8, r4
 80023b4:	42aa      	cmp	r2, r5
 80023b6:	4192      	sbcs	r2, r2
 80023b8:	458c      	cmp	ip, r1
 80023ba:	4189      	sbcs	r1, r1
 80023bc:	44e2      	add	sl, ip
 80023be:	44d0      	add	r8, sl
 80023c0:	4249      	negs	r1, r1
 80023c2:	4252      	negs	r2, r2
 80023c4:	430a      	orrs	r2, r1
 80023c6:	45a0      	cmp	r8, r4
 80023c8:	41a4      	sbcs	r4, r4
 80023ca:	4582      	cmp	sl, r0
 80023cc:	4189      	sbcs	r1, r1
 80023ce:	4264      	negs	r4, r4
 80023d0:	4249      	negs	r1, r1
 80023d2:	430c      	orrs	r4, r1
 80023d4:	4641      	mov	r1, r8
 80023d6:	0c3f      	lsrs	r7, r7, #16
 80023d8:	19d2      	adds	r2, r2, r7
 80023da:	1912      	adds	r2, r2, r4
 80023dc:	0dcc      	lsrs	r4, r1, #23
 80023de:	9904      	ldr	r1, [sp, #16]
 80023e0:	0270      	lsls	r0, r6, #9
 80023e2:	4308      	orrs	r0, r1
 80023e4:	1e41      	subs	r1, r0, #1
 80023e6:	4188      	sbcs	r0, r1
 80023e8:	4641      	mov	r1, r8
 80023ea:	444a      	add	r2, r9
 80023ec:	0df6      	lsrs	r6, r6, #23
 80023ee:	0252      	lsls	r2, r2, #9
 80023f0:	4330      	orrs	r0, r6
 80023f2:	0249      	lsls	r1, r1, #9
 80023f4:	4314      	orrs	r4, r2
 80023f6:	4308      	orrs	r0, r1
 80023f8:	01d2      	lsls	r2, r2, #7
 80023fa:	d535      	bpl.n	8002468 <__aeabi_dmul+0x514>
 80023fc:	2201      	movs	r2, #1
 80023fe:	0843      	lsrs	r3, r0, #1
 8002400:	4002      	ands	r2, r0
 8002402:	4313      	orrs	r3, r2
 8002404:	07e0      	lsls	r0, r4, #31
 8002406:	4318      	orrs	r0, r3
 8002408:	0864      	lsrs	r4, r4, #1
 800240a:	e634      	b.n	8002076 <__aeabi_dmul+0x122>
 800240c:	9b00      	ldr	r3, [sp, #0]
 800240e:	46a2      	mov	sl, r4
 8002410:	469b      	mov	fp, r3
 8002412:	4681      	mov	r9, r0
 8002414:	2480      	movs	r4, #128	@ 0x80
 8002416:	4653      	mov	r3, sl
 8002418:	0324      	lsls	r4, r4, #12
 800241a:	431c      	orrs	r4, r3
 800241c:	0324      	lsls	r4, r4, #12
 800241e:	464a      	mov	r2, r9
 8002420:	4b2e      	ldr	r3, [pc, #184]	@ (80024dc <__aeabi_dmul+0x588>)
 8002422:	0b24      	lsrs	r4, r4, #12
 8002424:	e5ec      	b.n	8002000 <__aeabi_dmul+0xac>
 8002426:	f000 fd39 	bl	8002e9c <__clzsi2>
 800242a:	2315      	movs	r3, #21
 800242c:	469c      	mov	ip, r3
 800242e:	4484      	add	ip, r0
 8002430:	0002      	movs	r2, r0
 8002432:	4663      	mov	r3, ip
 8002434:	3220      	adds	r2, #32
 8002436:	2b1c      	cmp	r3, #28
 8002438:	dc00      	bgt.n	800243c <__aeabi_dmul+0x4e8>
 800243a:	e684      	b.n	8002146 <__aeabi_dmul+0x1f2>
 800243c:	2300      	movs	r3, #0
 800243e:	4699      	mov	r9, r3
 8002440:	0023      	movs	r3, r4
 8002442:	3808      	subs	r0, #8
 8002444:	4083      	lsls	r3, r0
 8002446:	469a      	mov	sl, r3
 8002448:	e68e      	b.n	8002168 <__aeabi_dmul+0x214>
 800244a:	f000 fd27 	bl	8002e9c <__clzsi2>
 800244e:	0002      	movs	r2, r0
 8002450:	0003      	movs	r3, r0
 8002452:	3215      	adds	r2, #21
 8002454:	3320      	adds	r3, #32
 8002456:	2a1c      	cmp	r2, #28
 8002458:	dc00      	bgt.n	800245c <__aeabi_dmul+0x508>
 800245a:	e64e      	b.n	80020fa <__aeabi_dmul+0x1a6>
 800245c:	0002      	movs	r2, r0
 800245e:	0034      	movs	r4, r6
 8002460:	3a08      	subs	r2, #8
 8002462:	2000      	movs	r0, #0
 8002464:	4094      	lsls	r4, r2
 8002466:	e652      	b.n	800210e <__aeabi_dmul+0x1ba>
 8002468:	9301      	str	r3, [sp, #4]
 800246a:	e604      	b.n	8002076 <__aeabi_dmul+0x122>
 800246c:	4b1c      	ldr	r3, [pc, #112]	@ (80024e0 <__aeabi_dmul+0x58c>)
 800246e:	0021      	movs	r1, r4
 8002470:	469c      	mov	ip, r3
 8002472:	0003      	movs	r3, r0
 8002474:	9d01      	ldr	r5, [sp, #4]
 8002476:	40d3      	lsrs	r3, r2
 8002478:	4465      	add	r5, ip
 800247a:	40a9      	lsls	r1, r5
 800247c:	4319      	orrs	r1, r3
 800247e:	0003      	movs	r3, r0
 8002480:	40ab      	lsls	r3, r5
 8002482:	1e58      	subs	r0, r3, #1
 8002484:	4183      	sbcs	r3, r0
 8002486:	4319      	orrs	r1, r3
 8002488:	0008      	movs	r0, r1
 800248a:	40d4      	lsrs	r4, r2
 800248c:	074b      	lsls	r3, r1, #29
 800248e:	d009      	beq.n	80024a4 <__aeabi_dmul+0x550>
 8002490:	230f      	movs	r3, #15
 8002492:	400b      	ands	r3, r1
 8002494:	2b04      	cmp	r3, #4
 8002496:	d005      	beq.n	80024a4 <__aeabi_dmul+0x550>
 8002498:	1d0b      	adds	r3, r1, #4
 800249a:	428b      	cmp	r3, r1
 800249c:	4180      	sbcs	r0, r0
 800249e:	4240      	negs	r0, r0
 80024a0:	1824      	adds	r4, r4, r0
 80024a2:	0018      	movs	r0, r3
 80024a4:	0223      	lsls	r3, r4, #8
 80024a6:	d400      	bmi.n	80024aa <__aeabi_dmul+0x556>
 80024a8:	e6d6      	b.n	8002258 <__aeabi_dmul+0x304>
 80024aa:	2301      	movs	r3, #1
 80024ac:	2400      	movs	r4, #0
 80024ae:	2200      	movs	r2, #0
 80024b0:	e5a6      	b.n	8002000 <__aeabi_dmul+0xac>
 80024b2:	290f      	cmp	r1, #15
 80024b4:	d1aa      	bne.n	800240c <__aeabi_dmul+0x4b8>
 80024b6:	2380      	movs	r3, #128	@ 0x80
 80024b8:	4652      	mov	r2, sl
 80024ba:	031b      	lsls	r3, r3, #12
 80024bc:	421a      	tst	r2, r3
 80024be:	d0a9      	beq.n	8002414 <__aeabi_dmul+0x4c0>
 80024c0:	421c      	tst	r4, r3
 80024c2:	d1a7      	bne.n	8002414 <__aeabi_dmul+0x4c0>
 80024c4:	431c      	orrs	r4, r3
 80024c6:	9b00      	ldr	r3, [sp, #0]
 80024c8:	0002      	movs	r2, r0
 80024ca:	469b      	mov	fp, r3
 80024cc:	4b03      	ldr	r3, [pc, #12]	@ (80024dc <__aeabi_dmul+0x588>)
 80024ce:	e597      	b.n	8002000 <__aeabi_dmul+0xac>
 80024d0:	2400      	movs	r4, #0
 80024d2:	e6c1      	b.n	8002258 <__aeabi_dmul+0x304>
 80024d4:	2400      	movs	r4, #0
 80024d6:	4b01      	ldr	r3, [pc, #4]	@ (80024dc <__aeabi_dmul+0x588>)
 80024d8:	0022      	movs	r2, r4
 80024da:	e591      	b.n	8002000 <__aeabi_dmul+0xac>
 80024dc:	000007ff 	.word	0x000007ff
 80024e0:	0000041e 	.word	0x0000041e

080024e4 <__aeabi_dsub>:
 80024e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024e6:	464e      	mov	r6, r9
 80024e8:	4645      	mov	r5, r8
 80024ea:	46de      	mov	lr, fp
 80024ec:	4657      	mov	r7, sl
 80024ee:	b5e0      	push	{r5, r6, r7, lr}
 80024f0:	b085      	sub	sp, #20
 80024f2:	9000      	str	r0, [sp, #0]
 80024f4:	9101      	str	r1, [sp, #4]
 80024f6:	030c      	lsls	r4, r1, #12
 80024f8:	004f      	lsls	r7, r1, #1
 80024fa:	0fce      	lsrs	r6, r1, #31
 80024fc:	0a61      	lsrs	r1, r4, #9
 80024fe:	9c00      	ldr	r4, [sp, #0]
 8002500:	46b0      	mov	r8, r6
 8002502:	0f64      	lsrs	r4, r4, #29
 8002504:	430c      	orrs	r4, r1
 8002506:	9900      	ldr	r1, [sp, #0]
 8002508:	0d7f      	lsrs	r7, r7, #21
 800250a:	00c8      	lsls	r0, r1, #3
 800250c:	0011      	movs	r1, r2
 800250e:	001a      	movs	r2, r3
 8002510:	031b      	lsls	r3, r3, #12
 8002512:	469c      	mov	ip, r3
 8002514:	9100      	str	r1, [sp, #0]
 8002516:	9201      	str	r2, [sp, #4]
 8002518:	0051      	lsls	r1, r2, #1
 800251a:	0d4b      	lsrs	r3, r1, #21
 800251c:	4699      	mov	r9, r3
 800251e:	9b01      	ldr	r3, [sp, #4]
 8002520:	9d00      	ldr	r5, [sp, #0]
 8002522:	0fd9      	lsrs	r1, r3, #31
 8002524:	4663      	mov	r3, ip
 8002526:	0f6a      	lsrs	r2, r5, #29
 8002528:	0a5b      	lsrs	r3, r3, #9
 800252a:	4313      	orrs	r3, r2
 800252c:	00ea      	lsls	r2, r5, #3
 800252e:	4694      	mov	ip, r2
 8002530:	4693      	mov	fp, r2
 8002532:	4ac1      	ldr	r2, [pc, #772]	@ (8002838 <__aeabi_dsub+0x354>)
 8002534:	9003      	str	r0, [sp, #12]
 8002536:	9302      	str	r3, [sp, #8]
 8002538:	4591      	cmp	r9, r2
 800253a:	d100      	bne.n	800253e <__aeabi_dsub+0x5a>
 800253c:	e0cd      	b.n	80026da <__aeabi_dsub+0x1f6>
 800253e:	2501      	movs	r5, #1
 8002540:	4069      	eors	r1, r5
 8002542:	464d      	mov	r5, r9
 8002544:	1b7d      	subs	r5, r7, r5
 8002546:	46aa      	mov	sl, r5
 8002548:	428e      	cmp	r6, r1
 800254a:	d100      	bne.n	800254e <__aeabi_dsub+0x6a>
 800254c:	e080      	b.n	8002650 <__aeabi_dsub+0x16c>
 800254e:	2d00      	cmp	r5, #0
 8002550:	dc00      	bgt.n	8002554 <__aeabi_dsub+0x70>
 8002552:	e335      	b.n	8002bc0 <__aeabi_dsub+0x6dc>
 8002554:	4649      	mov	r1, r9
 8002556:	2900      	cmp	r1, #0
 8002558:	d100      	bne.n	800255c <__aeabi_dsub+0x78>
 800255a:	e0df      	b.n	800271c <__aeabi_dsub+0x238>
 800255c:	4297      	cmp	r7, r2
 800255e:	d100      	bne.n	8002562 <__aeabi_dsub+0x7e>
 8002560:	e194      	b.n	800288c <__aeabi_dsub+0x3a8>
 8002562:	4652      	mov	r2, sl
 8002564:	2501      	movs	r5, #1
 8002566:	2a38      	cmp	r2, #56	@ 0x38
 8002568:	dc19      	bgt.n	800259e <__aeabi_dsub+0xba>
 800256a:	2280      	movs	r2, #128	@ 0x80
 800256c:	9b02      	ldr	r3, [sp, #8]
 800256e:	0412      	lsls	r2, r2, #16
 8002570:	4313      	orrs	r3, r2
 8002572:	9302      	str	r3, [sp, #8]
 8002574:	4652      	mov	r2, sl
 8002576:	2a1f      	cmp	r2, #31
 8002578:	dd00      	ble.n	800257c <__aeabi_dsub+0x98>
 800257a:	e1e3      	b.n	8002944 <__aeabi_dsub+0x460>
 800257c:	4653      	mov	r3, sl
 800257e:	2220      	movs	r2, #32
 8002580:	4661      	mov	r1, ip
 8002582:	9d02      	ldr	r5, [sp, #8]
 8002584:	1ad2      	subs	r2, r2, r3
 8002586:	4095      	lsls	r5, r2
 8002588:	40d9      	lsrs	r1, r3
 800258a:	430d      	orrs	r5, r1
 800258c:	4661      	mov	r1, ip
 800258e:	4091      	lsls	r1, r2
 8002590:	000a      	movs	r2, r1
 8002592:	1e51      	subs	r1, r2, #1
 8002594:	418a      	sbcs	r2, r1
 8002596:	4315      	orrs	r5, r2
 8002598:	9a02      	ldr	r2, [sp, #8]
 800259a:	40da      	lsrs	r2, r3
 800259c:	1aa4      	subs	r4, r4, r2
 800259e:	1b45      	subs	r5, r0, r5
 80025a0:	42a8      	cmp	r0, r5
 80025a2:	4180      	sbcs	r0, r0
 80025a4:	4240      	negs	r0, r0
 80025a6:	1a24      	subs	r4, r4, r0
 80025a8:	0223      	lsls	r3, r4, #8
 80025aa:	d400      	bmi.n	80025ae <__aeabi_dsub+0xca>
 80025ac:	e13d      	b.n	800282a <__aeabi_dsub+0x346>
 80025ae:	0264      	lsls	r4, r4, #9
 80025b0:	0a64      	lsrs	r4, r4, #9
 80025b2:	2c00      	cmp	r4, #0
 80025b4:	d100      	bne.n	80025b8 <__aeabi_dsub+0xd4>
 80025b6:	e147      	b.n	8002848 <__aeabi_dsub+0x364>
 80025b8:	0020      	movs	r0, r4
 80025ba:	f000 fc6f 	bl	8002e9c <__clzsi2>
 80025be:	0003      	movs	r3, r0
 80025c0:	3b08      	subs	r3, #8
 80025c2:	2120      	movs	r1, #32
 80025c4:	0028      	movs	r0, r5
 80025c6:	1aca      	subs	r2, r1, r3
 80025c8:	40d0      	lsrs	r0, r2
 80025ca:	409c      	lsls	r4, r3
 80025cc:	0002      	movs	r2, r0
 80025ce:	409d      	lsls	r5, r3
 80025d0:	4322      	orrs	r2, r4
 80025d2:	429f      	cmp	r7, r3
 80025d4:	dd00      	ble.n	80025d8 <__aeabi_dsub+0xf4>
 80025d6:	e177      	b.n	80028c8 <__aeabi_dsub+0x3e4>
 80025d8:	1bd8      	subs	r0, r3, r7
 80025da:	3001      	adds	r0, #1
 80025dc:	1a09      	subs	r1, r1, r0
 80025de:	002c      	movs	r4, r5
 80025e0:	408d      	lsls	r5, r1
 80025e2:	40c4      	lsrs	r4, r0
 80025e4:	1e6b      	subs	r3, r5, #1
 80025e6:	419d      	sbcs	r5, r3
 80025e8:	0013      	movs	r3, r2
 80025ea:	40c2      	lsrs	r2, r0
 80025ec:	408b      	lsls	r3, r1
 80025ee:	4325      	orrs	r5, r4
 80025f0:	2700      	movs	r7, #0
 80025f2:	0014      	movs	r4, r2
 80025f4:	431d      	orrs	r5, r3
 80025f6:	076b      	lsls	r3, r5, #29
 80025f8:	d009      	beq.n	800260e <__aeabi_dsub+0x12a>
 80025fa:	230f      	movs	r3, #15
 80025fc:	402b      	ands	r3, r5
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d005      	beq.n	800260e <__aeabi_dsub+0x12a>
 8002602:	1d2b      	adds	r3, r5, #4
 8002604:	42ab      	cmp	r3, r5
 8002606:	41ad      	sbcs	r5, r5
 8002608:	426d      	negs	r5, r5
 800260a:	1964      	adds	r4, r4, r5
 800260c:	001d      	movs	r5, r3
 800260e:	0223      	lsls	r3, r4, #8
 8002610:	d400      	bmi.n	8002614 <__aeabi_dsub+0x130>
 8002612:	e140      	b.n	8002896 <__aeabi_dsub+0x3b2>
 8002614:	4a88      	ldr	r2, [pc, #544]	@ (8002838 <__aeabi_dsub+0x354>)
 8002616:	3701      	adds	r7, #1
 8002618:	4297      	cmp	r7, r2
 800261a:	d100      	bne.n	800261e <__aeabi_dsub+0x13a>
 800261c:	e101      	b.n	8002822 <__aeabi_dsub+0x33e>
 800261e:	2601      	movs	r6, #1
 8002620:	4643      	mov	r3, r8
 8002622:	4986      	ldr	r1, [pc, #536]	@ (800283c <__aeabi_dsub+0x358>)
 8002624:	08ed      	lsrs	r5, r5, #3
 8002626:	4021      	ands	r1, r4
 8002628:	074a      	lsls	r2, r1, #29
 800262a:	432a      	orrs	r2, r5
 800262c:	057c      	lsls	r4, r7, #21
 800262e:	024d      	lsls	r5, r1, #9
 8002630:	0b2d      	lsrs	r5, r5, #12
 8002632:	0d64      	lsrs	r4, r4, #21
 8002634:	401e      	ands	r6, r3
 8002636:	0524      	lsls	r4, r4, #20
 8002638:	432c      	orrs	r4, r5
 800263a:	07f6      	lsls	r6, r6, #31
 800263c:	4334      	orrs	r4, r6
 800263e:	0010      	movs	r0, r2
 8002640:	0021      	movs	r1, r4
 8002642:	b005      	add	sp, #20
 8002644:	bcf0      	pop	{r4, r5, r6, r7}
 8002646:	46bb      	mov	fp, r7
 8002648:	46b2      	mov	sl, r6
 800264a:	46a9      	mov	r9, r5
 800264c:	46a0      	mov	r8, r4
 800264e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002650:	2d00      	cmp	r5, #0
 8002652:	dc00      	bgt.n	8002656 <__aeabi_dsub+0x172>
 8002654:	e2d0      	b.n	8002bf8 <__aeabi_dsub+0x714>
 8002656:	4649      	mov	r1, r9
 8002658:	2900      	cmp	r1, #0
 800265a:	d000      	beq.n	800265e <__aeabi_dsub+0x17a>
 800265c:	e0d4      	b.n	8002808 <__aeabi_dsub+0x324>
 800265e:	4661      	mov	r1, ip
 8002660:	9b02      	ldr	r3, [sp, #8]
 8002662:	4319      	orrs	r1, r3
 8002664:	d100      	bne.n	8002668 <__aeabi_dsub+0x184>
 8002666:	e12b      	b.n	80028c0 <__aeabi_dsub+0x3dc>
 8002668:	1e69      	subs	r1, r5, #1
 800266a:	2d01      	cmp	r5, #1
 800266c:	d100      	bne.n	8002670 <__aeabi_dsub+0x18c>
 800266e:	e1d9      	b.n	8002a24 <__aeabi_dsub+0x540>
 8002670:	4295      	cmp	r5, r2
 8002672:	d100      	bne.n	8002676 <__aeabi_dsub+0x192>
 8002674:	e10a      	b.n	800288c <__aeabi_dsub+0x3a8>
 8002676:	2501      	movs	r5, #1
 8002678:	2938      	cmp	r1, #56	@ 0x38
 800267a:	dc17      	bgt.n	80026ac <__aeabi_dsub+0x1c8>
 800267c:	468a      	mov	sl, r1
 800267e:	4653      	mov	r3, sl
 8002680:	2b1f      	cmp	r3, #31
 8002682:	dd00      	ble.n	8002686 <__aeabi_dsub+0x1a2>
 8002684:	e1e7      	b.n	8002a56 <__aeabi_dsub+0x572>
 8002686:	2220      	movs	r2, #32
 8002688:	1ad2      	subs	r2, r2, r3
 800268a:	9b02      	ldr	r3, [sp, #8]
 800268c:	4661      	mov	r1, ip
 800268e:	4093      	lsls	r3, r2
 8002690:	001d      	movs	r5, r3
 8002692:	4653      	mov	r3, sl
 8002694:	40d9      	lsrs	r1, r3
 8002696:	4663      	mov	r3, ip
 8002698:	4093      	lsls	r3, r2
 800269a:	001a      	movs	r2, r3
 800269c:	430d      	orrs	r5, r1
 800269e:	1e51      	subs	r1, r2, #1
 80026a0:	418a      	sbcs	r2, r1
 80026a2:	4653      	mov	r3, sl
 80026a4:	4315      	orrs	r5, r2
 80026a6:	9a02      	ldr	r2, [sp, #8]
 80026a8:	40da      	lsrs	r2, r3
 80026aa:	18a4      	adds	r4, r4, r2
 80026ac:	182d      	adds	r5, r5, r0
 80026ae:	4285      	cmp	r5, r0
 80026b0:	4180      	sbcs	r0, r0
 80026b2:	4240      	negs	r0, r0
 80026b4:	1824      	adds	r4, r4, r0
 80026b6:	0223      	lsls	r3, r4, #8
 80026b8:	d400      	bmi.n	80026bc <__aeabi_dsub+0x1d8>
 80026ba:	e0b6      	b.n	800282a <__aeabi_dsub+0x346>
 80026bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002838 <__aeabi_dsub+0x354>)
 80026be:	3701      	adds	r7, #1
 80026c0:	429f      	cmp	r7, r3
 80026c2:	d100      	bne.n	80026c6 <__aeabi_dsub+0x1e2>
 80026c4:	e0ad      	b.n	8002822 <__aeabi_dsub+0x33e>
 80026c6:	2101      	movs	r1, #1
 80026c8:	4b5c      	ldr	r3, [pc, #368]	@ (800283c <__aeabi_dsub+0x358>)
 80026ca:	086a      	lsrs	r2, r5, #1
 80026cc:	401c      	ands	r4, r3
 80026ce:	4029      	ands	r1, r5
 80026d0:	430a      	orrs	r2, r1
 80026d2:	07e5      	lsls	r5, r4, #31
 80026d4:	4315      	orrs	r5, r2
 80026d6:	0864      	lsrs	r4, r4, #1
 80026d8:	e78d      	b.n	80025f6 <__aeabi_dsub+0x112>
 80026da:	4a59      	ldr	r2, [pc, #356]	@ (8002840 <__aeabi_dsub+0x35c>)
 80026dc:	9b02      	ldr	r3, [sp, #8]
 80026de:	4692      	mov	sl, r2
 80026e0:	4662      	mov	r2, ip
 80026e2:	44ba      	add	sl, r7
 80026e4:	431a      	orrs	r2, r3
 80026e6:	d02c      	beq.n	8002742 <__aeabi_dsub+0x25e>
 80026e8:	428e      	cmp	r6, r1
 80026ea:	d02e      	beq.n	800274a <__aeabi_dsub+0x266>
 80026ec:	4652      	mov	r2, sl
 80026ee:	2a00      	cmp	r2, #0
 80026f0:	d060      	beq.n	80027b4 <__aeabi_dsub+0x2d0>
 80026f2:	2f00      	cmp	r7, #0
 80026f4:	d100      	bne.n	80026f8 <__aeabi_dsub+0x214>
 80026f6:	e0db      	b.n	80028b0 <__aeabi_dsub+0x3cc>
 80026f8:	4663      	mov	r3, ip
 80026fa:	000e      	movs	r6, r1
 80026fc:	9c02      	ldr	r4, [sp, #8]
 80026fe:	08d8      	lsrs	r0, r3, #3
 8002700:	0762      	lsls	r2, r4, #29
 8002702:	4302      	orrs	r2, r0
 8002704:	08e4      	lsrs	r4, r4, #3
 8002706:	0013      	movs	r3, r2
 8002708:	4323      	orrs	r3, r4
 800270a:	d100      	bne.n	800270e <__aeabi_dsub+0x22a>
 800270c:	e254      	b.n	8002bb8 <__aeabi_dsub+0x6d4>
 800270e:	2580      	movs	r5, #128	@ 0x80
 8002710:	032d      	lsls	r5, r5, #12
 8002712:	4325      	orrs	r5, r4
 8002714:	032d      	lsls	r5, r5, #12
 8002716:	4c48      	ldr	r4, [pc, #288]	@ (8002838 <__aeabi_dsub+0x354>)
 8002718:	0b2d      	lsrs	r5, r5, #12
 800271a:	e78c      	b.n	8002636 <__aeabi_dsub+0x152>
 800271c:	4661      	mov	r1, ip
 800271e:	9b02      	ldr	r3, [sp, #8]
 8002720:	4319      	orrs	r1, r3
 8002722:	d100      	bne.n	8002726 <__aeabi_dsub+0x242>
 8002724:	e0cc      	b.n	80028c0 <__aeabi_dsub+0x3dc>
 8002726:	0029      	movs	r1, r5
 8002728:	3901      	subs	r1, #1
 800272a:	2d01      	cmp	r5, #1
 800272c:	d100      	bne.n	8002730 <__aeabi_dsub+0x24c>
 800272e:	e188      	b.n	8002a42 <__aeabi_dsub+0x55e>
 8002730:	4295      	cmp	r5, r2
 8002732:	d100      	bne.n	8002736 <__aeabi_dsub+0x252>
 8002734:	e0aa      	b.n	800288c <__aeabi_dsub+0x3a8>
 8002736:	2501      	movs	r5, #1
 8002738:	2938      	cmp	r1, #56	@ 0x38
 800273a:	dd00      	ble.n	800273e <__aeabi_dsub+0x25a>
 800273c:	e72f      	b.n	800259e <__aeabi_dsub+0xba>
 800273e:	468a      	mov	sl, r1
 8002740:	e718      	b.n	8002574 <__aeabi_dsub+0x90>
 8002742:	2201      	movs	r2, #1
 8002744:	4051      	eors	r1, r2
 8002746:	428e      	cmp	r6, r1
 8002748:	d1d0      	bne.n	80026ec <__aeabi_dsub+0x208>
 800274a:	4653      	mov	r3, sl
 800274c:	2b00      	cmp	r3, #0
 800274e:	d100      	bne.n	8002752 <__aeabi_dsub+0x26e>
 8002750:	e0be      	b.n	80028d0 <__aeabi_dsub+0x3ec>
 8002752:	2f00      	cmp	r7, #0
 8002754:	d000      	beq.n	8002758 <__aeabi_dsub+0x274>
 8002756:	e138      	b.n	80029ca <__aeabi_dsub+0x4e6>
 8002758:	46ca      	mov	sl, r9
 800275a:	0022      	movs	r2, r4
 800275c:	4302      	orrs	r2, r0
 800275e:	d100      	bne.n	8002762 <__aeabi_dsub+0x27e>
 8002760:	e1e2      	b.n	8002b28 <__aeabi_dsub+0x644>
 8002762:	4653      	mov	r3, sl
 8002764:	1e59      	subs	r1, r3, #1
 8002766:	2b01      	cmp	r3, #1
 8002768:	d100      	bne.n	800276c <__aeabi_dsub+0x288>
 800276a:	e20d      	b.n	8002b88 <__aeabi_dsub+0x6a4>
 800276c:	4a32      	ldr	r2, [pc, #200]	@ (8002838 <__aeabi_dsub+0x354>)
 800276e:	4592      	cmp	sl, r2
 8002770:	d100      	bne.n	8002774 <__aeabi_dsub+0x290>
 8002772:	e1d2      	b.n	8002b1a <__aeabi_dsub+0x636>
 8002774:	2701      	movs	r7, #1
 8002776:	2938      	cmp	r1, #56	@ 0x38
 8002778:	dc13      	bgt.n	80027a2 <__aeabi_dsub+0x2be>
 800277a:	291f      	cmp	r1, #31
 800277c:	dd00      	ble.n	8002780 <__aeabi_dsub+0x29c>
 800277e:	e1ee      	b.n	8002b5e <__aeabi_dsub+0x67a>
 8002780:	2220      	movs	r2, #32
 8002782:	9b02      	ldr	r3, [sp, #8]
 8002784:	1a52      	subs	r2, r2, r1
 8002786:	0025      	movs	r5, r4
 8002788:	0007      	movs	r7, r0
 800278a:	469a      	mov	sl, r3
 800278c:	40cc      	lsrs	r4, r1
 800278e:	4090      	lsls	r0, r2
 8002790:	4095      	lsls	r5, r2
 8002792:	40cf      	lsrs	r7, r1
 8002794:	44a2      	add	sl, r4
 8002796:	1e42      	subs	r2, r0, #1
 8002798:	4190      	sbcs	r0, r2
 800279a:	4653      	mov	r3, sl
 800279c:	432f      	orrs	r7, r5
 800279e:	4307      	orrs	r7, r0
 80027a0:	9302      	str	r3, [sp, #8]
 80027a2:	003d      	movs	r5, r7
 80027a4:	4465      	add	r5, ip
 80027a6:	4565      	cmp	r5, ip
 80027a8:	4192      	sbcs	r2, r2
 80027aa:	9b02      	ldr	r3, [sp, #8]
 80027ac:	4252      	negs	r2, r2
 80027ae:	464f      	mov	r7, r9
 80027b0:	18d4      	adds	r4, r2, r3
 80027b2:	e780      	b.n	80026b6 <__aeabi_dsub+0x1d2>
 80027b4:	4a23      	ldr	r2, [pc, #140]	@ (8002844 <__aeabi_dsub+0x360>)
 80027b6:	1c7d      	adds	r5, r7, #1
 80027b8:	4215      	tst	r5, r2
 80027ba:	d000      	beq.n	80027be <__aeabi_dsub+0x2da>
 80027bc:	e0aa      	b.n	8002914 <__aeabi_dsub+0x430>
 80027be:	4662      	mov	r2, ip
 80027c0:	0025      	movs	r5, r4
 80027c2:	9b02      	ldr	r3, [sp, #8]
 80027c4:	4305      	orrs	r5, r0
 80027c6:	431a      	orrs	r2, r3
 80027c8:	2f00      	cmp	r7, #0
 80027ca:	d000      	beq.n	80027ce <__aeabi_dsub+0x2ea>
 80027cc:	e0f5      	b.n	80029ba <__aeabi_dsub+0x4d6>
 80027ce:	2d00      	cmp	r5, #0
 80027d0:	d100      	bne.n	80027d4 <__aeabi_dsub+0x2f0>
 80027d2:	e16b      	b.n	8002aac <__aeabi_dsub+0x5c8>
 80027d4:	2a00      	cmp	r2, #0
 80027d6:	d100      	bne.n	80027da <__aeabi_dsub+0x2f6>
 80027d8:	e152      	b.n	8002a80 <__aeabi_dsub+0x59c>
 80027da:	4663      	mov	r3, ip
 80027dc:	1ac5      	subs	r5, r0, r3
 80027de:	9b02      	ldr	r3, [sp, #8]
 80027e0:	1ae2      	subs	r2, r4, r3
 80027e2:	42a8      	cmp	r0, r5
 80027e4:	419b      	sbcs	r3, r3
 80027e6:	425b      	negs	r3, r3
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	021a      	lsls	r2, r3, #8
 80027ec:	d400      	bmi.n	80027f0 <__aeabi_dsub+0x30c>
 80027ee:	e1d5      	b.n	8002b9c <__aeabi_dsub+0x6b8>
 80027f0:	4663      	mov	r3, ip
 80027f2:	1a1d      	subs	r5, r3, r0
 80027f4:	45ac      	cmp	ip, r5
 80027f6:	4192      	sbcs	r2, r2
 80027f8:	2601      	movs	r6, #1
 80027fa:	9b02      	ldr	r3, [sp, #8]
 80027fc:	4252      	negs	r2, r2
 80027fe:	1b1c      	subs	r4, r3, r4
 8002800:	4688      	mov	r8, r1
 8002802:	1aa4      	subs	r4, r4, r2
 8002804:	400e      	ands	r6, r1
 8002806:	e6f6      	b.n	80025f6 <__aeabi_dsub+0x112>
 8002808:	4297      	cmp	r7, r2
 800280a:	d03f      	beq.n	800288c <__aeabi_dsub+0x3a8>
 800280c:	4652      	mov	r2, sl
 800280e:	2501      	movs	r5, #1
 8002810:	2a38      	cmp	r2, #56	@ 0x38
 8002812:	dd00      	ble.n	8002816 <__aeabi_dsub+0x332>
 8002814:	e74a      	b.n	80026ac <__aeabi_dsub+0x1c8>
 8002816:	2280      	movs	r2, #128	@ 0x80
 8002818:	9b02      	ldr	r3, [sp, #8]
 800281a:	0412      	lsls	r2, r2, #16
 800281c:	4313      	orrs	r3, r2
 800281e:	9302      	str	r3, [sp, #8]
 8002820:	e72d      	b.n	800267e <__aeabi_dsub+0x19a>
 8002822:	003c      	movs	r4, r7
 8002824:	2500      	movs	r5, #0
 8002826:	2200      	movs	r2, #0
 8002828:	e705      	b.n	8002636 <__aeabi_dsub+0x152>
 800282a:	2307      	movs	r3, #7
 800282c:	402b      	ands	r3, r5
 800282e:	2b00      	cmp	r3, #0
 8002830:	d000      	beq.n	8002834 <__aeabi_dsub+0x350>
 8002832:	e6e2      	b.n	80025fa <__aeabi_dsub+0x116>
 8002834:	e06b      	b.n	800290e <__aeabi_dsub+0x42a>
 8002836:	46c0      	nop			@ (mov r8, r8)
 8002838:	000007ff 	.word	0x000007ff
 800283c:	ff7fffff 	.word	0xff7fffff
 8002840:	fffff801 	.word	0xfffff801
 8002844:	000007fe 	.word	0x000007fe
 8002848:	0028      	movs	r0, r5
 800284a:	f000 fb27 	bl	8002e9c <__clzsi2>
 800284e:	0003      	movs	r3, r0
 8002850:	3318      	adds	r3, #24
 8002852:	2b1f      	cmp	r3, #31
 8002854:	dc00      	bgt.n	8002858 <__aeabi_dsub+0x374>
 8002856:	e6b4      	b.n	80025c2 <__aeabi_dsub+0xde>
 8002858:	002a      	movs	r2, r5
 800285a:	3808      	subs	r0, #8
 800285c:	4082      	lsls	r2, r0
 800285e:	429f      	cmp	r7, r3
 8002860:	dd00      	ble.n	8002864 <__aeabi_dsub+0x380>
 8002862:	e0b9      	b.n	80029d8 <__aeabi_dsub+0x4f4>
 8002864:	1bdb      	subs	r3, r3, r7
 8002866:	1c58      	adds	r0, r3, #1
 8002868:	281f      	cmp	r0, #31
 800286a:	dc00      	bgt.n	800286e <__aeabi_dsub+0x38a>
 800286c:	e1a0      	b.n	8002bb0 <__aeabi_dsub+0x6cc>
 800286e:	0015      	movs	r5, r2
 8002870:	3b1f      	subs	r3, #31
 8002872:	40dd      	lsrs	r5, r3
 8002874:	2820      	cmp	r0, #32
 8002876:	d005      	beq.n	8002884 <__aeabi_dsub+0x3a0>
 8002878:	2340      	movs	r3, #64	@ 0x40
 800287a:	1a1b      	subs	r3, r3, r0
 800287c:	409a      	lsls	r2, r3
 800287e:	1e53      	subs	r3, r2, #1
 8002880:	419a      	sbcs	r2, r3
 8002882:	4315      	orrs	r5, r2
 8002884:	2307      	movs	r3, #7
 8002886:	2700      	movs	r7, #0
 8002888:	402b      	ands	r3, r5
 800288a:	e7d0      	b.n	800282e <__aeabi_dsub+0x34a>
 800288c:	08c0      	lsrs	r0, r0, #3
 800288e:	0762      	lsls	r2, r4, #29
 8002890:	4302      	orrs	r2, r0
 8002892:	08e4      	lsrs	r4, r4, #3
 8002894:	e737      	b.n	8002706 <__aeabi_dsub+0x222>
 8002896:	08ea      	lsrs	r2, r5, #3
 8002898:	0763      	lsls	r3, r4, #29
 800289a:	431a      	orrs	r2, r3
 800289c:	4bd3      	ldr	r3, [pc, #844]	@ (8002bec <__aeabi_dsub+0x708>)
 800289e:	08e4      	lsrs	r4, r4, #3
 80028a0:	429f      	cmp	r7, r3
 80028a2:	d100      	bne.n	80028a6 <__aeabi_dsub+0x3c2>
 80028a4:	e72f      	b.n	8002706 <__aeabi_dsub+0x222>
 80028a6:	0324      	lsls	r4, r4, #12
 80028a8:	0b25      	lsrs	r5, r4, #12
 80028aa:	057c      	lsls	r4, r7, #21
 80028ac:	0d64      	lsrs	r4, r4, #21
 80028ae:	e6c2      	b.n	8002636 <__aeabi_dsub+0x152>
 80028b0:	46ca      	mov	sl, r9
 80028b2:	0022      	movs	r2, r4
 80028b4:	4302      	orrs	r2, r0
 80028b6:	d158      	bne.n	800296a <__aeabi_dsub+0x486>
 80028b8:	4663      	mov	r3, ip
 80028ba:	000e      	movs	r6, r1
 80028bc:	9c02      	ldr	r4, [sp, #8]
 80028be:	9303      	str	r3, [sp, #12]
 80028c0:	9b03      	ldr	r3, [sp, #12]
 80028c2:	4657      	mov	r7, sl
 80028c4:	08da      	lsrs	r2, r3, #3
 80028c6:	e7e7      	b.n	8002898 <__aeabi_dsub+0x3b4>
 80028c8:	4cc9      	ldr	r4, [pc, #804]	@ (8002bf0 <__aeabi_dsub+0x70c>)
 80028ca:	1aff      	subs	r7, r7, r3
 80028cc:	4014      	ands	r4, r2
 80028ce:	e692      	b.n	80025f6 <__aeabi_dsub+0x112>
 80028d0:	4dc8      	ldr	r5, [pc, #800]	@ (8002bf4 <__aeabi_dsub+0x710>)
 80028d2:	1c7a      	adds	r2, r7, #1
 80028d4:	422a      	tst	r2, r5
 80028d6:	d000      	beq.n	80028da <__aeabi_dsub+0x3f6>
 80028d8:	e084      	b.n	80029e4 <__aeabi_dsub+0x500>
 80028da:	0022      	movs	r2, r4
 80028dc:	4302      	orrs	r2, r0
 80028de:	2f00      	cmp	r7, #0
 80028e0:	d000      	beq.n	80028e4 <__aeabi_dsub+0x400>
 80028e2:	e0ef      	b.n	8002ac4 <__aeabi_dsub+0x5e0>
 80028e4:	2a00      	cmp	r2, #0
 80028e6:	d100      	bne.n	80028ea <__aeabi_dsub+0x406>
 80028e8:	e0e5      	b.n	8002ab6 <__aeabi_dsub+0x5d2>
 80028ea:	4662      	mov	r2, ip
 80028ec:	9902      	ldr	r1, [sp, #8]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	d100      	bne.n	80028f4 <__aeabi_dsub+0x410>
 80028f2:	e0c5      	b.n	8002a80 <__aeabi_dsub+0x59c>
 80028f4:	4663      	mov	r3, ip
 80028f6:	18c5      	adds	r5, r0, r3
 80028f8:	468c      	mov	ip, r1
 80028fa:	4285      	cmp	r5, r0
 80028fc:	4180      	sbcs	r0, r0
 80028fe:	4464      	add	r4, ip
 8002900:	4240      	negs	r0, r0
 8002902:	1824      	adds	r4, r4, r0
 8002904:	0223      	lsls	r3, r4, #8
 8002906:	d502      	bpl.n	800290e <__aeabi_dsub+0x42a>
 8002908:	4bb9      	ldr	r3, [pc, #740]	@ (8002bf0 <__aeabi_dsub+0x70c>)
 800290a:	3701      	adds	r7, #1
 800290c:	401c      	ands	r4, r3
 800290e:	46ba      	mov	sl, r7
 8002910:	9503      	str	r5, [sp, #12]
 8002912:	e7d5      	b.n	80028c0 <__aeabi_dsub+0x3dc>
 8002914:	4662      	mov	r2, ip
 8002916:	1a85      	subs	r5, r0, r2
 8002918:	42a8      	cmp	r0, r5
 800291a:	4192      	sbcs	r2, r2
 800291c:	4252      	negs	r2, r2
 800291e:	4691      	mov	r9, r2
 8002920:	9b02      	ldr	r3, [sp, #8]
 8002922:	1ae3      	subs	r3, r4, r3
 8002924:	001a      	movs	r2, r3
 8002926:	464b      	mov	r3, r9
 8002928:	1ad2      	subs	r2, r2, r3
 800292a:	0013      	movs	r3, r2
 800292c:	4691      	mov	r9, r2
 800292e:	021a      	lsls	r2, r3, #8
 8002930:	d46c      	bmi.n	8002a0c <__aeabi_dsub+0x528>
 8002932:	464a      	mov	r2, r9
 8002934:	464c      	mov	r4, r9
 8002936:	432a      	orrs	r2, r5
 8002938:	d000      	beq.n	800293c <__aeabi_dsub+0x458>
 800293a:	e63a      	b.n	80025b2 <__aeabi_dsub+0xce>
 800293c:	2600      	movs	r6, #0
 800293e:	2400      	movs	r4, #0
 8002940:	2500      	movs	r5, #0
 8002942:	e678      	b.n	8002636 <__aeabi_dsub+0x152>
 8002944:	9902      	ldr	r1, [sp, #8]
 8002946:	4653      	mov	r3, sl
 8002948:	000d      	movs	r5, r1
 800294a:	3a20      	subs	r2, #32
 800294c:	40d5      	lsrs	r5, r2
 800294e:	2b20      	cmp	r3, #32
 8002950:	d006      	beq.n	8002960 <__aeabi_dsub+0x47c>
 8002952:	2240      	movs	r2, #64	@ 0x40
 8002954:	1ad2      	subs	r2, r2, r3
 8002956:	000b      	movs	r3, r1
 8002958:	4093      	lsls	r3, r2
 800295a:	4662      	mov	r2, ip
 800295c:	431a      	orrs	r2, r3
 800295e:	4693      	mov	fp, r2
 8002960:	465b      	mov	r3, fp
 8002962:	1e5a      	subs	r2, r3, #1
 8002964:	4193      	sbcs	r3, r2
 8002966:	431d      	orrs	r5, r3
 8002968:	e619      	b.n	800259e <__aeabi_dsub+0xba>
 800296a:	4653      	mov	r3, sl
 800296c:	1e5a      	subs	r2, r3, #1
 800296e:	2b01      	cmp	r3, #1
 8002970:	d100      	bne.n	8002974 <__aeabi_dsub+0x490>
 8002972:	e0c6      	b.n	8002b02 <__aeabi_dsub+0x61e>
 8002974:	4e9d      	ldr	r6, [pc, #628]	@ (8002bec <__aeabi_dsub+0x708>)
 8002976:	45b2      	cmp	sl, r6
 8002978:	d100      	bne.n	800297c <__aeabi_dsub+0x498>
 800297a:	e6bd      	b.n	80026f8 <__aeabi_dsub+0x214>
 800297c:	4688      	mov	r8, r1
 800297e:	000e      	movs	r6, r1
 8002980:	2501      	movs	r5, #1
 8002982:	2a38      	cmp	r2, #56	@ 0x38
 8002984:	dc10      	bgt.n	80029a8 <__aeabi_dsub+0x4c4>
 8002986:	2a1f      	cmp	r2, #31
 8002988:	dc7f      	bgt.n	8002a8a <__aeabi_dsub+0x5a6>
 800298a:	2120      	movs	r1, #32
 800298c:	0025      	movs	r5, r4
 800298e:	1a89      	subs	r1, r1, r2
 8002990:	0007      	movs	r7, r0
 8002992:	4088      	lsls	r0, r1
 8002994:	408d      	lsls	r5, r1
 8002996:	40d7      	lsrs	r7, r2
 8002998:	40d4      	lsrs	r4, r2
 800299a:	1e41      	subs	r1, r0, #1
 800299c:	4188      	sbcs	r0, r1
 800299e:	9b02      	ldr	r3, [sp, #8]
 80029a0:	433d      	orrs	r5, r7
 80029a2:	1b1b      	subs	r3, r3, r4
 80029a4:	4305      	orrs	r5, r0
 80029a6:	9302      	str	r3, [sp, #8]
 80029a8:	4662      	mov	r2, ip
 80029aa:	1b55      	subs	r5, r2, r5
 80029ac:	45ac      	cmp	ip, r5
 80029ae:	4192      	sbcs	r2, r2
 80029b0:	9b02      	ldr	r3, [sp, #8]
 80029b2:	4252      	negs	r2, r2
 80029b4:	464f      	mov	r7, r9
 80029b6:	1a9c      	subs	r4, r3, r2
 80029b8:	e5f6      	b.n	80025a8 <__aeabi_dsub+0xc4>
 80029ba:	2d00      	cmp	r5, #0
 80029bc:	d000      	beq.n	80029c0 <__aeabi_dsub+0x4dc>
 80029be:	e0b7      	b.n	8002b30 <__aeabi_dsub+0x64c>
 80029c0:	2a00      	cmp	r2, #0
 80029c2:	d100      	bne.n	80029c6 <__aeabi_dsub+0x4e2>
 80029c4:	e0f0      	b.n	8002ba8 <__aeabi_dsub+0x6c4>
 80029c6:	2601      	movs	r6, #1
 80029c8:	400e      	ands	r6, r1
 80029ca:	4663      	mov	r3, ip
 80029cc:	9802      	ldr	r0, [sp, #8]
 80029ce:	08d9      	lsrs	r1, r3, #3
 80029d0:	0742      	lsls	r2, r0, #29
 80029d2:	430a      	orrs	r2, r1
 80029d4:	08c4      	lsrs	r4, r0, #3
 80029d6:	e696      	b.n	8002706 <__aeabi_dsub+0x222>
 80029d8:	4c85      	ldr	r4, [pc, #532]	@ (8002bf0 <__aeabi_dsub+0x70c>)
 80029da:	1aff      	subs	r7, r7, r3
 80029dc:	4014      	ands	r4, r2
 80029de:	0762      	lsls	r2, r4, #29
 80029e0:	08e4      	lsrs	r4, r4, #3
 80029e2:	e760      	b.n	80028a6 <__aeabi_dsub+0x3c2>
 80029e4:	4981      	ldr	r1, [pc, #516]	@ (8002bec <__aeabi_dsub+0x708>)
 80029e6:	428a      	cmp	r2, r1
 80029e8:	d100      	bne.n	80029ec <__aeabi_dsub+0x508>
 80029ea:	e0c9      	b.n	8002b80 <__aeabi_dsub+0x69c>
 80029ec:	4663      	mov	r3, ip
 80029ee:	18c1      	adds	r1, r0, r3
 80029f0:	4281      	cmp	r1, r0
 80029f2:	4180      	sbcs	r0, r0
 80029f4:	9b02      	ldr	r3, [sp, #8]
 80029f6:	4240      	negs	r0, r0
 80029f8:	18e3      	adds	r3, r4, r3
 80029fa:	181b      	adds	r3, r3, r0
 80029fc:	07dd      	lsls	r5, r3, #31
 80029fe:	085c      	lsrs	r4, r3, #1
 8002a00:	2307      	movs	r3, #7
 8002a02:	0849      	lsrs	r1, r1, #1
 8002a04:	430d      	orrs	r5, r1
 8002a06:	0017      	movs	r7, r2
 8002a08:	402b      	ands	r3, r5
 8002a0a:	e710      	b.n	800282e <__aeabi_dsub+0x34a>
 8002a0c:	4663      	mov	r3, ip
 8002a0e:	1a1d      	subs	r5, r3, r0
 8002a10:	45ac      	cmp	ip, r5
 8002a12:	4192      	sbcs	r2, r2
 8002a14:	2601      	movs	r6, #1
 8002a16:	9b02      	ldr	r3, [sp, #8]
 8002a18:	4252      	negs	r2, r2
 8002a1a:	1b1c      	subs	r4, r3, r4
 8002a1c:	4688      	mov	r8, r1
 8002a1e:	1aa4      	subs	r4, r4, r2
 8002a20:	400e      	ands	r6, r1
 8002a22:	e5c6      	b.n	80025b2 <__aeabi_dsub+0xce>
 8002a24:	4663      	mov	r3, ip
 8002a26:	18c5      	adds	r5, r0, r3
 8002a28:	9b02      	ldr	r3, [sp, #8]
 8002a2a:	4285      	cmp	r5, r0
 8002a2c:	4180      	sbcs	r0, r0
 8002a2e:	469c      	mov	ip, r3
 8002a30:	4240      	negs	r0, r0
 8002a32:	4464      	add	r4, ip
 8002a34:	1824      	adds	r4, r4, r0
 8002a36:	2701      	movs	r7, #1
 8002a38:	0223      	lsls	r3, r4, #8
 8002a3a:	d400      	bmi.n	8002a3e <__aeabi_dsub+0x55a>
 8002a3c:	e6f5      	b.n	800282a <__aeabi_dsub+0x346>
 8002a3e:	2702      	movs	r7, #2
 8002a40:	e641      	b.n	80026c6 <__aeabi_dsub+0x1e2>
 8002a42:	4663      	mov	r3, ip
 8002a44:	1ac5      	subs	r5, r0, r3
 8002a46:	42a8      	cmp	r0, r5
 8002a48:	4180      	sbcs	r0, r0
 8002a4a:	9b02      	ldr	r3, [sp, #8]
 8002a4c:	4240      	negs	r0, r0
 8002a4e:	1ae4      	subs	r4, r4, r3
 8002a50:	2701      	movs	r7, #1
 8002a52:	1a24      	subs	r4, r4, r0
 8002a54:	e5a8      	b.n	80025a8 <__aeabi_dsub+0xc4>
 8002a56:	9d02      	ldr	r5, [sp, #8]
 8002a58:	4652      	mov	r2, sl
 8002a5a:	002b      	movs	r3, r5
 8002a5c:	3a20      	subs	r2, #32
 8002a5e:	40d3      	lsrs	r3, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	4653      	mov	r3, sl
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d006      	beq.n	8002a76 <__aeabi_dsub+0x592>
 8002a68:	2240      	movs	r2, #64	@ 0x40
 8002a6a:	1ad2      	subs	r2, r2, r3
 8002a6c:	002b      	movs	r3, r5
 8002a6e:	4093      	lsls	r3, r2
 8002a70:	4662      	mov	r2, ip
 8002a72:	431a      	orrs	r2, r3
 8002a74:	4693      	mov	fp, r2
 8002a76:	465d      	mov	r5, fp
 8002a78:	1e6b      	subs	r3, r5, #1
 8002a7a:	419d      	sbcs	r5, r3
 8002a7c:	430d      	orrs	r5, r1
 8002a7e:	e615      	b.n	80026ac <__aeabi_dsub+0x1c8>
 8002a80:	0762      	lsls	r2, r4, #29
 8002a82:	08c0      	lsrs	r0, r0, #3
 8002a84:	4302      	orrs	r2, r0
 8002a86:	08e4      	lsrs	r4, r4, #3
 8002a88:	e70d      	b.n	80028a6 <__aeabi_dsub+0x3c2>
 8002a8a:	0011      	movs	r1, r2
 8002a8c:	0027      	movs	r7, r4
 8002a8e:	3920      	subs	r1, #32
 8002a90:	40cf      	lsrs	r7, r1
 8002a92:	2a20      	cmp	r2, #32
 8002a94:	d005      	beq.n	8002aa2 <__aeabi_dsub+0x5be>
 8002a96:	2140      	movs	r1, #64	@ 0x40
 8002a98:	1a8a      	subs	r2, r1, r2
 8002a9a:	4094      	lsls	r4, r2
 8002a9c:	0025      	movs	r5, r4
 8002a9e:	4305      	orrs	r5, r0
 8002aa0:	9503      	str	r5, [sp, #12]
 8002aa2:	9d03      	ldr	r5, [sp, #12]
 8002aa4:	1e6a      	subs	r2, r5, #1
 8002aa6:	4195      	sbcs	r5, r2
 8002aa8:	433d      	orrs	r5, r7
 8002aaa:	e77d      	b.n	80029a8 <__aeabi_dsub+0x4c4>
 8002aac:	2a00      	cmp	r2, #0
 8002aae:	d100      	bne.n	8002ab2 <__aeabi_dsub+0x5ce>
 8002ab0:	e744      	b.n	800293c <__aeabi_dsub+0x458>
 8002ab2:	2601      	movs	r6, #1
 8002ab4:	400e      	ands	r6, r1
 8002ab6:	4663      	mov	r3, ip
 8002ab8:	08d9      	lsrs	r1, r3, #3
 8002aba:	9b02      	ldr	r3, [sp, #8]
 8002abc:	075a      	lsls	r2, r3, #29
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	08dc      	lsrs	r4, r3, #3
 8002ac2:	e6f0      	b.n	80028a6 <__aeabi_dsub+0x3c2>
 8002ac4:	2a00      	cmp	r2, #0
 8002ac6:	d028      	beq.n	8002b1a <__aeabi_dsub+0x636>
 8002ac8:	4662      	mov	r2, ip
 8002aca:	9f02      	ldr	r7, [sp, #8]
 8002acc:	08c0      	lsrs	r0, r0, #3
 8002ace:	433a      	orrs	r2, r7
 8002ad0:	d100      	bne.n	8002ad4 <__aeabi_dsub+0x5f0>
 8002ad2:	e6dc      	b.n	800288e <__aeabi_dsub+0x3aa>
 8002ad4:	0762      	lsls	r2, r4, #29
 8002ad6:	4310      	orrs	r0, r2
 8002ad8:	2280      	movs	r2, #128	@ 0x80
 8002ada:	08e4      	lsrs	r4, r4, #3
 8002adc:	0312      	lsls	r2, r2, #12
 8002ade:	4214      	tst	r4, r2
 8002ae0:	d009      	beq.n	8002af6 <__aeabi_dsub+0x612>
 8002ae2:	08fd      	lsrs	r5, r7, #3
 8002ae4:	4215      	tst	r5, r2
 8002ae6:	d106      	bne.n	8002af6 <__aeabi_dsub+0x612>
 8002ae8:	4663      	mov	r3, ip
 8002aea:	2601      	movs	r6, #1
 8002aec:	002c      	movs	r4, r5
 8002aee:	08d8      	lsrs	r0, r3, #3
 8002af0:	077b      	lsls	r3, r7, #29
 8002af2:	4318      	orrs	r0, r3
 8002af4:	400e      	ands	r6, r1
 8002af6:	0f42      	lsrs	r2, r0, #29
 8002af8:	00c0      	lsls	r0, r0, #3
 8002afa:	08c0      	lsrs	r0, r0, #3
 8002afc:	0752      	lsls	r2, r2, #29
 8002afe:	4302      	orrs	r2, r0
 8002b00:	e601      	b.n	8002706 <__aeabi_dsub+0x222>
 8002b02:	4663      	mov	r3, ip
 8002b04:	1a1d      	subs	r5, r3, r0
 8002b06:	45ac      	cmp	ip, r5
 8002b08:	4192      	sbcs	r2, r2
 8002b0a:	9b02      	ldr	r3, [sp, #8]
 8002b0c:	4252      	negs	r2, r2
 8002b0e:	1b1c      	subs	r4, r3, r4
 8002b10:	000e      	movs	r6, r1
 8002b12:	4688      	mov	r8, r1
 8002b14:	2701      	movs	r7, #1
 8002b16:	1aa4      	subs	r4, r4, r2
 8002b18:	e546      	b.n	80025a8 <__aeabi_dsub+0xc4>
 8002b1a:	4663      	mov	r3, ip
 8002b1c:	08d9      	lsrs	r1, r3, #3
 8002b1e:	9b02      	ldr	r3, [sp, #8]
 8002b20:	075a      	lsls	r2, r3, #29
 8002b22:	430a      	orrs	r2, r1
 8002b24:	08dc      	lsrs	r4, r3, #3
 8002b26:	e5ee      	b.n	8002706 <__aeabi_dsub+0x222>
 8002b28:	4663      	mov	r3, ip
 8002b2a:	9c02      	ldr	r4, [sp, #8]
 8002b2c:	9303      	str	r3, [sp, #12]
 8002b2e:	e6c7      	b.n	80028c0 <__aeabi_dsub+0x3dc>
 8002b30:	08c0      	lsrs	r0, r0, #3
 8002b32:	2a00      	cmp	r2, #0
 8002b34:	d100      	bne.n	8002b38 <__aeabi_dsub+0x654>
 8002b36:	e6aa      	b.n	800288e <__aeabi_dsub+0x3aa>
 8002b38:	0762      	lsls	r2, r4, #29
 8002b3a:	4310      	orrs	r0, r2
 8002b3c:	2280      	movs	r2, #128	@ 0x80
 8002b3e:	08e4      	lsrs	r4, r4, #3
 8002b40:	0312      	lsls	r2, r2, #12
 8002b42:	4214      	tst	r4, r2
 8002b44:	d0d7      	beq.n	8002af6 <__aeabi_dsub+0x612>
 8002b46:	9f02      	ldr	r7, [sp, #8]
 8002b48:	08fd      	lsrs	r5, r7, #3
 8002b4a:	4215      	tst	r5, r2
 8002b4c:	d1d3      	bne.n	8002af6 <__aeabi_dsub+0x612>
 8002b4e:	4663      	mov	r3, ip
 8002b50:	2601      	movs	r6, #1
 8002b52:	08d8      	lsrs	r0, r3, #3
 8002b54:	077b      	lsls	r3, r7, #29
 8002b56:	002c      	movs	r4, r5
 8002b58:	4318      	orrs	r0, r3
 8002b5a:	400e      	ands	r6, r1
 8002b5c:	e7cb      	b.n	8002af6 <__aeabi_dsub+0x612>
 8002b5e:	000a      	movs	r2, r1
 8002b60:	0027      	movs	r7, r4
 8002b62:	3a20      	subs	r2, #32
 8002b64:	40d7      	lsrs	r7, r2
 8002b66:	2920      	cmp	r1, #32
 8002b68:	d005      	beq.n	8002b76 <__aeabi_dsub+0x692>
 8002b6a:	2240      	movs	r2, #64	@ 0x40
 8002b6c:	1a52      	subs	r2, r2, r1
 8002b6e:	4094      	lsls	r4, r2
 8002b70:	0025      	movs	r5, r4
 8002b72:	4305      	orrs	r5, r0
 8002b74:	9503      	str	r5, [sp, #12]
 8002b76:	9d03      	ldr	r5, [sp, #12]
 8002b78:	1e6a      	subs	r2, r5, #1
 8002b7a:	4195      	sbcs	r5, r2
 8002b7c:	432f      	orrs	r7, r5
 8002b7e:	e610      	b.n	80027a2 <__aeabi_dsub+0x2be>
 8002b80:	0014      	movs	r4, r2
 8002b82:	2500      	movs	r5, #0
 8002b84:	2200      	movs	r2, #0
 8002b86:	e556      	b.n	8002636 <__aeabi_dsub+0x152>
 8002b88:	9b02      	ldr	r3, [sp, #8]
 8002b8a:	4460      	add	r0, ip
 8002b8c:	4699      	mov	r9, r3
 8002b8e:	4560      	cmp	r0, ip
 8002b90:	4192      	sbcs	r2, r2
 8002b92:	444c      	add	r4, r9
 8002b94:	4252      	negs	r2, r2
 8002b96:	0005      	movs	r5, r0
 8002b98:	18a4      	adds	r4, r4, r2
 8002b9a:	e74c      	b.n	8002a36 <__aeabi_dsub+0x552>
 8002b9c:	001a      	movs	r2, r3
 8002b9e:	001c      	movs	r4, r3
 8002ba0:	432a      	orrs	r2, r5
 8002ba2:	d000      	beq.n	8002ba6 <__aeabi_dsub+0x6c2>
 8002ba4:	e6b3      	b.n	800290e <__aeabi_dsub+0x42a>
 8002ba6:	e6c9      	b.n	800293c <__aeabi_dsub+0x458>
 8002ba8:	2480      	movs	r4, #128	@ 0x80
 8002baa:	2600      	movs	r6, #0
 8002bac:	0324      	lsls	r4, r4, #12
 8002bae:	e5ae      	b.n	800270e <__aeabi_dsub+0x22a>
 8002bb0:	2120      	movs	r1, #32
 8002bb2:	2500      	movs	r5, #0
 8002bb4:	1a09      	subs	r1, r1, r0
 8002bb6:	e517      	b.n	80025e8 <__aeabi_dsub+0x104>
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2500      	movs	r5, #0
 8002bbc:	4c0b      	ldr	r4, [pc, #44]	@ (8002bec <__aeabi_dsub+0x708>)
 8002bbe:	e53a      	b.n	8002636 <__aeabi_dsub+0x152>
 8002bc0:	2d00      	cmp	r5, #0
 8002bc2:	d100      	bne.n	8002bc6 <__aeabi_dsub+0x6e2>
 8002bc4:	e5f6      	b.n	80027b4 <__aeabi_dsub+0x2d0>
 8002bc6:	464b      	mov	r3, r9
 8002bc8:	1bda      	subs	r2, r3, r7
 8002bca:	4692      	mov	sl, r2
 8002bcc:	2f00      	cmp	r7, #0
 8002bce:	d100      	bne.n	8002bd2 <__aeabi_dsub+0x6ee>
 8002bd0:	e66f      	b.n	80028b2 <__aeabi_dsub+0x3ce>
 8002bd2:	2a38      	cmp	r2, #56	@ 0x38
 8002bd4:	dc05      	bgt.n	8002be2 <__aeabi_dsub+0x6fe>
 8002bd6:	2680      	movs	r6, #128	@ 0x80
 8002bd8:	0436      	lsls	r6, r6, #16
 8002bda:	4334      	orrs	r4, r6
 8002bdc:	4688      	mov	r8, r1
 8002bde:	000e      	movs	r6, r1
 8002be0:	e6d1      	b.n	8002986 <__aeabi_dsub+0x4a2>
 8002be2:	4688      	mov	r8, r1
 8002be4:	000e      	movs	r6, r1
 8002be6:	2501      	movs	r5, #1
 8002be8:	e6de      	b.n	80029a8 <__aeabi_dsub+0x4c4>
 8002bea:	46c0      	nop			@ (mov r8, r8)
 8002bec:	000007ff 	.word	0x000007ff
 8002bf0:	ff7fffff 	.word	0xff7fffff
 8002bf4:	000007fe 	.word	0x000007fe
 8002bf8:	2d00      	cmp	r5, #0
 8002bfa:	d100      	bne.n	8002bfe <__aeabi_dsub+0x71a>
 8002bfc:	e668      	b.n	80028d0 <__aeabi_dsub+0x3ec>
 8002bfe:	464b      	mov	r3, r9
 8002c00:	1bd9      	subs	r1, r3, r7
 8002c02:	2f00      	cmp	r7, #0
 8002c04:	d101      	bne.n	8002c0a <__aeabi_dsub+0x726>
 8002c06:	468a      	mov	sl, r1
 8002c08:	e5a7      	b.n	800275a <__aeabi_dsub+0x276>
 8002c0a:	2701      	movs	r7, #1
 8002c0c:	2938      	cmp	r1, #56	@ 0x38
 8002c0e:	dd00      	ble.n	8002c12 <__aeabi_dsub+0x72e>
 8002c10:	e5c7      	b.n	80027a2 <__aeabi_dsub+0x2be>
 8002c12:	2280      	movs	r2, #128	@ 0x80
 8002c14:	0412      	lsls	r2, r2, #16
 8002c16:	4314      	orrs	r4, r2
 8002c18:	e5af      	b.n	800277a <__aeabi_dsub+0x296>
 8002c1a:	46c0      	nop			@ (mov r8, r8)

08002c1c <__aeabi_dcmpun>:
 8002c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c1e:	46c6      	mov	lr, r8
 8002c20:	031e      	lsls	r6, r3, #12
 8002c22:	0b36      	lsrs	r6, r6, #12
 8002c24:	46b0      	mov	r8, r6
 8002c26:	4e0d      	ldr	r6, [pc, #52]	@ (8002c5c <__aeabi_dcmpun+0x40>)
 8002c28:	030c      	lsls	r4, r1, #12
 8002c2a:	004d      	lsls	r5, r1, #1
 8002c2c:	005f      	lsls	r7, r3, #1
 8002c2e:	b500      	push	{lr}
 8002c30:	0b24      	lsrs	r4, r4, #12
 8002c32:	0d6d      	lsrs	r5, r5, #21
 8002c34:	0d7f      	lsrs	r7, r7, #21
 8002c36:	42b5      	cmp	r5, r6
 8002c38:	d00b      	beq.n	8002c52 <__aeabi_dcmpun+0x36>
 8002c3a:	4908      	ldr	r1, [pc, #32]	@ (8002c5c <__aeabi_dcmpun+0x40>)
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	428f      	cmp	r7, r1
 8002c40:	d104      	bne.n	8002c4c <__aeabi_dcmpun+0x30>
 8002c42:	4646      	mov	r6, r8
 8002c44:	4316      	orrs	r6, r2
 8002c46:	0030      	movs	r0, r6
 8002c48:	1e43      	subs	r3, r0, #1
 8002c4a:	4198      	sbcs	r0, r3
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	46b8      	mov	r8, r7
 8002c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c52:	4304      	orrs	r4, r0
 8002c54:	2001      	movs	r0, #1
 8002c56:	2c00      	cmp	r4, #0
 8002c58:	d1f8      	bne.n	8002c4c <__aeabi_dcmpun+0x30>
 8002c5a:	e7ee      	b.n	8002c3a <__aeabi_dcmpun+0x1e>
 8002c5c:	000007ff 	.word	0x000007ff

08002c60 <__aeabi_i2d>:
 8002c60:	b570      	push	{r4, r5, r6, lr}
 8002c62:	2800      	cmp	r0, #0
 8002c64:	d016      	beq.n	8002c94 <__aeabi_i2d+0x34>
 8002c66:	17c3      	asrs	r3, r0, #31
 8002c68:	18c5      	adds	r5, r0, r3
 8002c6a:	405d      	eors	r5, r3
 8002c6c:	0fc4      	lsrs	r4, r0, #31
 8002c6e:	0028      	movs	r0, r5
 8002c70:	f000 f914 	bl	8002e9c <__clzsi2>
 8002c74:	4b10      	ldr	r3, [pc, #64]	@ (8002cb8 <__aeabi_i2d+0x58>)
 8002c76:	1a1b      	subs	r3, r3, r0
 8002c78:	055b      	lsls	r3, r3, #21
 8002c7a:	0d5b      	lsrs	r3, r3, #21
 8002c7c:	280a      	cmp	r0, #10
 8002c7e:	dc14      	bgt.n	8002caa <__aeabi_i2d+0x4a>
 8002c80:	0002      	movs	r2, r0
 8002c82:	002e      	movs	r6, r5
 8002c84:	3215      	adds	r2, #21
 8002c86:	4096      	lsls	r6, r2
 8002c88:	220b      	movs	r2, #11
 8002c8a:	1a12      	subs	r2, r2, r0
 8002c8c:	40d5      	lsrs	r5, r2
 8002c8e:	032d      	lsls	r5, r5, #12
 8002c90:	0b2d      	lsrs	r5, r5, #12
 8002c92:	e003      	b.n	8002c9c <__aeabi_i2d+0x3c>
 8002c94:	2400      	movs	r4, #0
 8002c96:	2300      	movs	r3, #0
 8002c98:	2500      	movs	r5, #0
 8002c9a:	2600      	movs	r6, #0
 8002c9c:	051b      	lsls	r3, r3, #20
 8002c9e:	432b      	orrs	r3, r5
 8002ca0:	07e4      	lsls	r4, r4, #31
 8002ca2:	4323      	orrs	r3, r4
 8002ca4:	0030      	movs	r0, r6
 8002ca6:	0019      	movs	r1, r3
 8002ca8:	bd70      	pop	{r4, r5, r6, pc}
 8002caa:	380b      	subs	r0, #11
 8002cac:	4085      	lsls	r5, r0
 8002cae:	032d      	lsls	r5, r5, #12
 8002cb0:	2600      	movs	r6, #0
 8002cb2:	0b2d      	lsrs	r5, r5, #12
 8002cb4:	e7f2      	b.n	8002c9c <__aeabi_i2d+0x3c>
 8002cb6:	46c0      	nop			@ (mov r8, r8)
 8002cb8:	0000041e 	.word	0x0000041e

08002cbc <__aeabi_ui2d>:
 8002cbc:	b510      	push	{r4, lr}
 8002cbe:	1e04      	subs	r4, r0, #0
 8002cc0:	d010      	beq.n	8002ce4 <__aeabi_ui2d+0x28>
 8002cc2:	f000 f8eb 	bl	8002e9c <__clzsi2>
 8002cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d00 <__aeabi_ui2d+0x44>)
 8002cc8:	1a1b      	subs	r3, r3, r0
 8002cca:	055b      	lsls	r3, r3, #21
 8002ccc:	0d5b      	lsrs	r3, r3, #21
 8002cce:	280a      	cmp	r0, #10
 8002cd0:	dc0f      	bgt.n	8002cf2 <__aeabi_ui2d+0x36>
 8002cd2:	220b      	movs	r2, #11
 8002cd4:	0021      	movs	r1, r4
 8002cd6:	1a12      	subs	r2, r2, r0
 8002cd8:	40d1      	lsrs	r1, r2
 8002cda:	3015      	adds	r0, #21
 8002cdc:	030a      	lsls	r2, r1, #12
 8002cde:	4084      	lsls	r4, r0
 8002ce0:	0b12      	lsrs	r2, r2, #12
 8002ce2:	e001      	b.n	8002ce8 <__aeabi_ui2d+0x2c>
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	051b      	lsls	r3, r3, #20
 8002cea:	4313      	orrs	r3, r2
 8002cec:	0020      	movs	r0, r4
 8002cee:	0019      	movs	r1, r3
 8002cf0:	bd10      	pop	{r4, pc}
 8002cf2:	0022      	movs	r2, r4
 8002cf4:	380b      	subs	r0, #11
 8002cf6:	4082      	lsls	r2, r0
 8002cf8:	0312      	lsls	r2, r2, #12
 8002cfa:	2400      	movs	r4, #0
 8002cfc:	0b12      	lsrs	r2, r2, #12
 8002cfe:	e7f3      	b.n	8002ce8 <__aeabi_ui2d+0x2c>
 8002d00:	0000041e 	.word	0x0000041e

08002d04 <__aeabi_f2d>:
 8002d04:	b570      	push	{r4, r5, r6, lr}
 8002d06:	0242      	lsls	r2, r0, #9
 8002d08:	0043      	lsls	r3, r0, #1
 8002d0a:	0fc4      	lsrs	r4, r0, #31
 8002d0c:	20fe      	movs	r0, #254	@ 0xfe
 8002d0e:	0e1b      	lsrs	r3, r3, #24
 8002d10:	1c59      	adds	r1, r3, #1
 8002d12:	0a55      	lsrs	r5, r2, #9
 8002d14:	4208      	tst	r0, r1
 8002d16:	d00c      	beq.n	8002d32 <__aeabi_f2d+0x2e>
 8002d18:	21e0      	movs	r1, #224	@ 0xe0
 8002d1a:	0089      	lsls	r1, r1, #2
 8002d1c:	468c      	mov	ip, r1
 8002d1e:	076d      	lsls	r5, r5, #29
 8002d20:	0b12      	lsrs	r2, r2, #12
 8002d22:	4463      	add	r3, ip
 8002d24:	051b      	lsls	r3, r3, #20
 8002d26:	4313      	orrs	r3, r2
 8002d28:	07e4      	lsls	r4, r4, #31
 8002d2a:	4323      	orrs	r3, r4
 8002d2c:	0028      	movs	r0, r5
 8002d2e:	0019      	movs	r1, r3
 8002d30:	bd70      	pop	{r4, r5, r6, pc}
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d114      	bne.n	8002d60 <__aeabi_f2d+0x5c>
 8002d36:	2d00      	cmp	r5, #0
 8002d38:	d01b      	beq.n	8002d72 <__aeabi_f2d+0x6e>
 8002d3a:	0028      	movs	r0, r5
 8002d3c:	f000 f8ae 	bl	8002e9c <__clzsi2>
 8002d40:	280a      	cmp	r0, #10
 8002d42:	dc1c      	bgt.n	8002d7e <__aeabi_f2d+0x7a>
 8002d44:	230b      	movs	r3, #11
 8002d46:	002a      	movs	r2, r5
 8002d48:	1a1b      	subs	r3, r3, r0
 8002d4a:	40da      	lsrs	r2, r3
 8002d4c:	0003      	movs	r3, r0
 8002d4e:	3315      	adds	r3, #21
 8002d50:	409d      	lsls	r5, r3
 8002d52:	4b0e      	ldr	r3, [pc, #56]	@ (8002d8c <__aeabi_f2d+0x88>)
 8002d54:	0312      	lsls	r2, r2, #12
 8002d56:	1a1b      	subs	r3, r3, r0
 8002d58:	055b      	lsls	r3, r3, #21
 8002d5a:	0b12      	lsrs	r2, r2, #12
 8002d5c:	0d5b      	lsrs	r3, r3, #21
 8002d5e:	e7e1      	b.n	8002d24 <__aeabi_f2d+0x20>
 8002d60:	2d00      	cmp	r5, #0
 8002d62:	d009      	beq.n	8002d78 <__aeabi_f2d+0x74>
 8002d64:	0b13      	lsrs	r3, r2, #12
 8002d66:	2280      	movs	r2, #128	@ 0x80
 8002d68:	0312      	lsls	r2, r2, #12
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	076d      	lsls	r5, r5, #29
 8002d6e:	4b08      	ldr	r3, [pc, #32]	@ (8002d90 <__aeabi_f2d+0x8c>)
 8002d70:	e7d8      	b.n	8002d24 <__aeabi_f2d+0x20>
 8002d72:	2300      	movs	r3, #0
 8002d74:	2200      	movs	r2, #0
 8002d76:	e7d5      	b.n	8002d24 <__aeabi_f2d+0x20>
 8002d78:	2200      	movs	r2, #0
 8002d7a:	4b05      	ldr	r3, [pc, #20]	@ (8002d90 <__aeabi_f2d+0x8c>)
 8002d7c:	e7d2      	b.n	8002d24 <__aeabi_f2d+0x20>
 8002d7e:	0003      	movs	r3, r0
 8002d80:	002a      	movs	r2, r5
 8002d82:	3b0b      	subs	r3, #11
 8002d84:	409a      	lsls	r2, r3
 8002d86:	2500      	movs	r5, #0
 8002d88:	e7e3      	b.n	8002d52 <__aeabi_f2d+0x4e>
 8002d8a:	46c0      	nop			@ (mov r8, r8)
 8002d8c:	00000389 	.word	0x00000389
 8002d90:	000007ff 	.word	0x000007ff

08002d94 <__aeabi_d2f>:
 8002d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d96:	004b      	lsls	r3, r1, #1
 8002d98:	030f      	lsls	r7, r1, #12
 8002d9a:	0d5b      	lsrs	r3, r3, #21
 8002d9c:	4c3b      	ldr	r4, [pc, #236]	@ (8002e8c <__aeabi_d2f+0xf8>)
 8002d9e:	0f45      	lsrs	r5, r0, #29
 8002da0:	b083      	sub	sp, #12
 8002da2:	0a7f      	lsrs	r7, r7, #9
 8002da4:	1c5e      	adds	r6, r3, #1
 8002da6:	432f      	orrs	r7, r5
 8002da8:	9000      	str	r0, [sp, #0]
 8002daa:	9101      	str	r1, [sp, #4]
 8002dac:	0fca      	lsrs	r2, r1, #31
 8002dae:	00c5      	lsls	r5, r0, #3
 8002db0:	4226      	tst	r6, r4
 8002db2:	d00b      	beq.n	8002dcc <__aeabi_d2f+0x38>
 8002db4:	4936      	ldr	r1, [pc, #216]	@ (8002e90 <__aeabi_d2f+0xfc>)
 8002db6:	185c      	adds	r4, r3, r1
 8002db8:	2cfe      	cmp	r4, #254	@ 0xfe
 8002dba:	dd13      	ble.n	8002de4 <__aeabi_d2f+0x50>
 8002dbc:	20ff      	movs	r0, #255	@ 0xff
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	05c0      	lsls	r0, r0, #23
 8002dc2:	4318      	orrs	r0, r3
 8002dc4:	07d2      	lsls	r2, r2, #31
 8002dc6:	4310      	orrs	r0, r2
 8002dc8:	b003      	add	sp, #12
 8002dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d102      	bne.n	8002dd6 <__aeabi_d2f+0x42>
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	e7f4      	b.n	8002dc0 <__aeabi_d2f+0x2c>
 8002dd6:	433d      	orrs	r5, r7
 8002dd8:	d0f0      	beq.n	8002dbc <__aeabi_d2f+0x28>
 8002dda:	2380      	movs	r3, #128	@ 0x80
 8002ddc:	03db      	lsls	r3, r3, #15
 8002dde:	20ff      	movs	r0, #255	@ 0xff
 8002de0:	433b      	orrs	r3, r7
 8002de2:	e7ed      	b.n	8002dc0 <__aeabi_d2f+0x2c>
 8002de4:	2c00      	cmp	r4, #0
 8002de6:	dd14      	ble.n	8002e12 <__aeabi_d2f+0x7e>
 8002de8:	9b00      	ldr	r3, [sp, #0]
 8002dea:	00ff      	lsls	r7, r7, #3
 8002dec:	019b      	lsls	r3, r3, #6
 8002dee:	1e58      	subs	r0, r3, #1
 8002df0:	4183      	sbcs	r3, r0
 8002df2:	0f69      	lsrs	r1, r5, #29
 8002df4:	433b      	orrs	r3, r7
 8002df6:	430b      	orrs	r3, r1
 8002df8:	0759      	lsls	r1, r3, #29
 8002dfa:	d041      	beq.n	8002e80 <__aeabi_d2f+0xec>
 8002dfc:	210f      	movs	r1, #15
 8002dfe:	4019      	ands	r1, r3
 8002e00:	2904      	cmp	r1, #4
 8002e02:	d028      	beq.n	8002e56 <__aeabi_d2f+0xc2>
 8002e04:	3304      	adds	r3, #4
 8002e06:	0159      	lsls	r1, r3, #5
 8002e08:	d525      	bpl.n	8002e56 <__aeabi_d2f+0xc2>
 8002e0a:	3401      	adds	r4, #1
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	b2e0      	uxtb	r0, r4
 8002e10:	e7d6      	b.n	8002dc0 <__aeabi_d2f+0x2c>
 8002e12:	0021      	movs	r1, r4
 8002e14:	3117      	adds	r1, #23
 8002e16:	dbdb      	blt.n	8002dd0 <__aeabi_d2f+0x3c>
 8002e18:	2180      	movs	r1, #128	@ 0x80
 8002e1a:	201e      	movs	r0, #30
 8002e1c:	0409      	lsls	r1, r1, #16
 8002e1e:	4339      	orrs	r1, r7
 8002e20:	1b00      	subs	r0, r0, r4
 8002e22:	281f      	cmp	r0, #31
 8002e24:	dd1b      	ble.n	8002e5e <__aeabi_d2f+0xca>
 8002e26:	2602      	movs	r6, #2
 8002e28:	4276      	negs	r6, r6
 8002e2a:	1b34      	subs	r4, r6, r4
 8002e2c:	000e      	movs	r6, r1
 8002e2e:	40e6      	lsrs	r6, r4
 8002e30:	0034      	movs	r4, r6
 8002e32:	2820      	cmp	r0, #32
 8002e34:	d004      	beq.n	8002e40 <__aeabi_d2f+0xac>
 8002e36:	4817      	ldr	r0, [pc, #92]	@ (8002e94 <__aeabi_d2f+0x100>)
 8002e38:	4684      	mov	ip, r0
 8002e3a:	4463      	add	r3, ip
 8002e3c:	4099      	lsls	r1, r3
 8002e3e:	430d      	orrs	r5, r1
 8002e40:	002b      	movs	r3, r5
 8002e42:	1e59      	subs	r1, r3, #1
 8002e44:	418b      	sbcs	r3, r1
 8002e46:	4323      	orrs	r3, r4
 8002e48:	0759      	lsls	r1, r3, #29
 8002e4a:	d015      	beq.n	8002e78 <__aeabi_d2f+0xe4>
 8002e4c:	210f      	movs	r1, #15
 8002e4e:	2400      	movs	r4, #0
 8002e50:	4019      	ands	r1, r3
 8002e52:	2904      	cmp	r1, #4
 8002e54:	d117      	bne.n	8002e86 <__aeabi_d2f+0xf2>
 8002e56:	019b      	lsls	r3, r3, #6
 8002e58:	0a5b      	lsrs	r3, r3, #9
 8002e5a:	b2e0      	uxtb	r0, r4
 8002e5c:	e7b0      	b.n	8002dc0 <__aeabi_d2f+0x2c>
 8002e5e:	4c0e      	ldr	r4, [pc, #56]	@ (8002e98 <__aeabi_d2f+0x104>)
 8002e60:	191c      	adds	r4, r3, r4
 8002e62:	002b      	movs	r3, r5
 8002e64:	40a5      	lsls	r5, r4
 8002e66:	40c3      	lsrs	r3, r0
 8002e68:	40a1      	lsls	r1, r4
 8002e6a:	1e68      	subs	r0, r5, #1
 8002e6c:	4185      	sbcs	r5, r0
 8002e6e:	4329      	orrs	r1, r5
 8002e70:	430b      	orrs	r3, r1
 8002e72:	2400      	movs	r4, #0
 8002e74:	0759      	lsls	r1, r3, #29
 8002e76:	d1c1      	bne.n	8002dfc <__aeabi_d2f+0x68>
 8002e78:	019b      	lsls	r3, r3, #6
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	0a5b      	lsrs	r3, r3, #9
 8002e7e:	e79f      	b.n	8002dc0 <__aeabi_d2f+0x2c>
 8002e80:	08db      	lsrs	r3, r3, #3
 8002e82:	b2e0      	uxtb	r0, r4
 8002e84:	e79c      	b.n	8002dc0 <__aeabi_d2f+0x2c>
 8002e86:	3304      	adds	r3, #4
 8002e88:	e7e5      	b.n	8002e56 <__aeabi_d2f+0xc2>
 8002e8a:	46c0      	nop			@ (mov r8, r8)
 8002e8c:	000007fe 	.word	0x000007fe
 8002e90:	fffffc80 	.word	0xfffffc80
 8002e94:	fffffca2 	.word	0xfffffca2
 8002e98:	fffffc82 	.word	0xfffffc82

08002e9c <__clzsi2>:
 8002e9c:	211c      	movs	r1, #28
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	041b      	lsls	r3, r3, #16
 8002ea2:	4298      	cmp	r0, r3
 8002ea4:	d301      	bcc.n	8002eaa <__clzsi2+0xe>
 8002ea6:	0c00      	lsrs	r0, r0, #16
 8002ea8:	3910      	subs	r1, #16
 8002eaa:	0a1b      	lsrs	r3, r3, #8
 8002eac:	4298      	cmp	r0, r3
 8002eae:	d301      	bcc.n	8002eb4 <__clzsi2+0x18>
 8002eb0:	0a00      	lsrs	r0, r0, #8
 8002eb2:	3908      	subs	r1, #8
 8002eb4:	091b      	lsrs	r3, r3, #4
 8002eb6:	4298      	cmp	r0, r3
 8002eb8:	d301      	bcc.n	8002ebe <__clzsi2+0x22>
 8002eba:	0900      	lsrs	r0, r0, #4
 8002ebc:	3904      	subs	r1, #4
 8002ebe:	a202      	add	r2, pc, #8	@ (adr r2, 8002ec8 <__clzsi2+0x2c>)
 8002ec0:	5c10      	ldrb	r0, [r2, r0]
 8002ec2:	1840      	adds	r0, r0, r1
 8002ec4:	4770      	bx	lr
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	02020304 	.word	0x02020304
 8002ecc:	01010101 	.word	0x01010101
	...

08002ed8 <reset_screen>:
 * @note While the pin is "LOW" no write functions will be accepted
 *
 * @retval None
 */
void reset_screen()
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_RST_GPIO_Port, _RST_Pin, GPIO_PIN_RESET);
 8002edc:	23a0      	movs	r3, #160	@ 0xa0
 8002ede:	05db      	lsls	r3, r3, #23
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	2102      	movs	r1, #2
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f002 fb0b 	bl	8005500 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002eea:	2064      	movs	r0, #100	@ 0x64
 8002eec:	f001 f88e 	bl	800400c <HAL_Delay>
	HAL_GPIO_WritePin(_RST_GPIO_Port, _RST_Pin, GPIO_PIN_SET);
 8002ef0:	23a0      	movs	r3, #160	@ 0xa0
 8002ef2:	05db      	lsls	r3, r3, #23
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	2102      	movs	r1, #2
 8002ef8:	0018      	movs	r0, r3
 8002efa:	f002 fb01 	bl	8005500 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002efe:	2064      	movs	r0, #100	@ 0x64
 8002f00:	f001 f884 	bl	800400c <HAL_Delay>
}
 8002f04:	46c0      	nop			@ (mov r8, r8)
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <init_screen>:
 *
 * @retval NHD_LCD status
 */

NHD_LCDstatus_t init_screen()
{
 8002f0a:	b590      	push	{r4, r7, lr}
 8002f0c:	b083      	sub	sp, #12
 8002f0e:	af00      	add	r7, sp, #0
	NHD_LCDstatus_t errorCode = NHD_SPI_OK;
 8002f10:	1dfb      	adds	r3, r7, #7
 8002f12:	2200      	movs	r2, #0
 8002f14:	701a      	strb	r2, [r3, #0]
	if((errorCode = comm_write(SET_COLSD_LF)) != NHD_SPI_OK) //Set SEG (column) direction - left to right
 8002f16:	1dfc      	adds	r4, r7, #7
 8002f18:	20a0      	movs	r0, #160	@ 0xa0
 8002f1a:	f000 f903 	bl	8003124 <comm_write>
 8002f1e:	0003      	movs	r3, r0
 8002f20:	7023      	strb	r3, [r4, #0]
 8002f22:	1dfb      	adds	r3, r7, #7
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d002      	beq.n	8002f30 <init_screen+0x26>
		return errorCode;
 8002f2a:	1dfb      	adds	r3, r7, #7
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	e069      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(TURN_OFF)) != NHD_SPI_OK) //Turn the display off
 8002f30:	1dfc      	adds	r4, r7, #7
 8002f32:	20ae      	movs	r0, #174	@ 0xae
 8002f34:	f000 f8f6 	bl	8003124 <comm_write>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	7023      	strb	r3, [r4, #0]
 8002f3c:	1dfb      	adds	r3, r7, #7
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <init_screen+0x40>
		return errorCode;
 8002f44:	1dfb      	adds	r3, r7, #7
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	e05c      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(SET_ROWD_TP)) != NHD_SPI_OK) //Set COM (row) direction - top to bottom
 8002f4a:	1dfc      	adds	r4, r7, #7
 8002f4c:	20c8      	movs	r0, #200	@ 0xc8
 8002f4e:	f000 f8e9 	bl	8003124 <comm_write>
 8002f52:	0003      	movs	r3, r0
 8002f54:	7023      	strb	r3, [r4, #0]
 8002f56:	1dfb      	adds	r3, r7, #7
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d002      	beq.n	8002f64 <init_screen+0x5a>
		return errorCode;
 8002f5e:	1dfb      	adds	r3, r7, #7
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	e04f      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(SET_LCD_BIAS)) != NHD_SPI_OK) //Set LCD bias
 8002f64:	1dfc      	adds	r4, r7, #7
 8002f66:	20a2      	movs	r0, #162	@ 0xa2
 8002f68:	f000 f8dc 	bl	8003124 <comm_write>
 8002f6c:	0003      	movs	r3, r0
 8002f6e:	7023      	strb	r3, [r4, #0]
 8002f70:	1dfb      	adds	r3, r7, #7
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <init_screen+0x74>
		return errorCode;
 8002f78:	1dfb      	adds	r3, r7, #7
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	e042      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(SET_PWR_CTRL)) != NHD_SPI_OK) //Power Control Set - Boost, Regulator and Follower are all on
 8002f7e:	1dfc      	adds	r4, r7, #7
 8002f80:	202f      	movs	r0, #47	@ 0x2f
 8002f82:	f000 f8cf 	bl	8003124 <comm_write>
 8002f86:	0003      	movs	r3, r0
 8002f88:	7023      	strb	r3, [r4, #0]
 8002f8a:	1dfb      	adds	r3, r7, #7
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <init_screen+0x8e>
		return errorCode;
 8002f92:	1dfb      	adds	r3, r7, #7
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	e035      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(SET_RES_RTO)) != NHD_SPI_OK) //Set Resistor Ratio - 0x001 -> 3.5
 8002f98:	1dfc      	adds	r4, r7, #7
 8002f9a:	2021      	movs	r0, #33	@ 0x21
 8002f9c:	f000 f8c2 	bl	8003124 <comm_write>
 8002fa0:	0003      	movs	r3, r0
 8002fa2:	7023      	strb	r3, [r4, #0]
 8002fa4:	1dfb      	adds	r3, r7, #7
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d002      	beq.n	8002fb2 <init_screen+0xa8>
		return errorCode;
 8002fac:	1dfb      	adds	r3, r7, #7
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	e028      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(SET_EVM_CMD)) != NHD_SPI_OK) //Electronic Volume Command (set contrast) Double Byte: 1 of 2
 8002fb2:	1dfc      	adds	r4, r7, #7
 8002fb4:	2081      	movs	r0, #129	@ 0x81
 8002fb6:	f000 f8b5 	bl	8003124 <comm_write>
 8002fba:	0003      	movs	r3, r0
 8002fbc:	7023      	strb	r3, [r4, #0]
 8002fbe:	1dfb      	adds	r3, r7, #7
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d002      	beq.n	8002fcc <init_screen+0xc2>
		return errorCode;
 8002fc6:	1dfb      	adds	r3, r7, #7
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	e01b      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(SET_EVM_VAL)) != NHD_SPI_OK) //Electronic Volume value (contrast value) Double Byte: 2 of 2
 8002fcc:	1dfc      	adds	r4, r7, #7
 8002fce:	2020      	movs	r0, #32
 8002fd0:	f000 f8a8 	bl	8003124 <comm_write>
 8002fd4:	0003      	movs	r3, r0
 8002fd6:	7023      	strb	r3, [r4, #0]
 8002fd8:	1dfb      	adds	r3, r7, #7
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d002      	beq.n	8002fe6 <init_screen+0xdc>
		return errorCode;
 8002fe0:	1dfb      	adds	r3, r7, #7
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	e00e      	b.n	8003004 <init_screen+0xfa>
	if((errorCode = comm_write(TURN_ON)) != NHD_SPI_OK) //Display ON
 8002fe6:	1dfc      	adds	r4, r7, #7
 8002fe8:	20af      	movs	r0, #175	@ 0xaf
 8002fea:	f000 f89b 	bl	8003124 <comm_write>
 8002fee:	0003      	movs	r3, r0
 8002ff0:	7023      	strb	r3, [r4, #0]
 8002ff2:	1dfb      	adds	r3, r7, #7
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <init_screen+0xf6>
		return errorCode;
 8002ffa:	1dfb      	adds	r3, r7, #7
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	e001      	b.n	8003004 <init_screen+0xfa>

	return errorCode; //NHD_SPI_OK
 8003000:	1dfb      	adds	r3, r7, #7
 8003002:	781b      	ldrb	r3, [r3, #0]
}
 8003004:	0018      	movs	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	b003      	add	sp, #12
 800300a:	bd90      	pop	{r4, r7, pc}

0800300c <clear_screen>:
 *
 * @retval NHD_LCD status
 */

NHD_LCDstatus_t clear_screen()
{
 800300c:	b590      	push	{r4, r7, lr}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
	NHD_LCDstatus_t errorCode = NHD_SPI_OK;
 8003012:	1d3b      	adds	r3, r7, #4
 8003014:	2200      	movs	r2, #0
 8003016:	701a      	strb	r2, [r3, #0]
	if((errorCode = comm_write(TURN_OFF)) != NHD_SPI_OK)
 8003018:	1d3c      	adds	r4, r7, #4
 800301a:	20ae      	movs	r0, #174	@ 0xae
 800301c:	f000 f882 	bl	8003124 <comm_write>
 8003020:	0003      	movs	r3, r0
 8003022:	7023      	strb	r3, [r4, #0]
 8003024:	1d3b      	adds	r3, r7, #4
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d002      	beq.n	8003032 <clear_screen+0x26>
		return errorCode;
 800302c:	1d3b      	adds	r3, r7, #4
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	e074      	b.n	800311c <clear_screen+0x110>
	if((errorCode = comm_write(SET_SRT_ROW)) != NHD_SPI_OK)
 8003032:	1d3c      	adds	r4, r7, #4
 8003034:	2040      	movs	r0, #64	@ 0x40
 8003036:	f000 f875 	bl	8003124 <comm_write>
 800303a:	0003      	movs	r3, r0
 800303c:	7023      	strb	r3, [r4, #0]
 800303e:	1d3b      	adds	r3, r7, #4
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <clear_screen+0x40>
		return errorCode;
 8003046:	1d3b      	adds	r3, r7, #4
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	e067      	b.n	800311c <clear_screen+0x110>

	uint8_t page = SET_PG_ADDR;
 800304c:	1dfb      	adds	r3, r7, #7
 800304e:	22b0      	movs	r2, #176	@ 0xb0
 8003050:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 8003052:	1dbb      	adds	r3, r7, #6
 8003054:	2200      	movs	r2, #0
 8003056:	701a      	strb	r2, [r3, #0]
 8003058:	e04d      	b.n	80030f6 <clear_screen+0xea>
	{
		if((errorCode = comm_write(page)) != NHD_SPI_OK)	// send page address
 800305a:	1d3c      	adds	r4, r7, #4
 800305c:	1dfb      	adds	r3, r7, #7
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	0018      	movs	r0, r3
 8003062:	f000 f85f 	bl	8003124 <comm_write>
 8003066:	0003      	movs	r3, r0
 8003068:	7023      	strb	r3, [r4, #0]
 800306a:	1d3b      	adds	r3, r7, #4
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d002      	beq.n	8003078 <clear_screen+0x6c>
			return errorCode;
 8003072:	1d3b      	adds	r3, r7, #4
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	e051      	b.n	800311c <clear_screen+0x110>
		//	Following two lines set the column address to leftmost column
		if((errorCode = comm_write(SET_COL_ADRU)) != NHD_SPI_OK)
 8003078:	1d3c      	adds	r4, r7, #4
 800307a:	2010      	movs	r0, #16
 800307c:	f000 f852 	bl	8003124 <comm_write>
 8003080:	0003      	movs	r3, r0
 8003082:	7023      	strb	r3, [r4, #0]
 8003084:	1d3b      	adds	r3, r7, #4
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d002      	beq.n	8003092 <clear_screen+0x86>
			return errorCode;
 800308c:	1d3b      	adds	r3, r7, #4
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	e044      	b.n	800311c <clear_screen+0x110>
		if((errorCode = comm_write(SET_COL_ADRL)) != NHD_SPI_OK)
 8003092:	1d3c      	adds	r4, r7, #4
 8003094:	2000      	movs	r0, #0
 8003096:	f000 f845 	bl	8003124 <comm_write>
 800309a:	0003      	movs	r3, r0
 800309c:	7023      	strb	r3, [r4, #0]
 800309e:	1d3b      	adds	r3, r7, #4
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d002      	beq.n	80030ac <clear_screen+0xa0>
			return errorCode;
 80030a6:	1d3b      	adds	r3, r7, #4
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	e037      	b.n	800311c <clear_screen+0x110>

		for(uint8_t j = 0; j < 128; j++)
 80030ac:	1d7b      	adds	r3, r7, #5
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	e011      	b.n	80030d8 <clear_screen+0xcc>
		{
			if((errorCode = data_write(CLR_PGE_BYTE)) != NHD_SPI_OK)
 80030b4:	1d3c      	adds	r4, r7, #4
 80030b6:	2000      	movs	r0, #0
 80030b8:	f000 f876 	bl	80031a8 <data_write>
 80030bc:	0003      	movs	r3, r0
 80030be:	7023      	strb	r3, [r4, #0]
 80030c0:	1d3b      	adds	r3, r7, #4
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d002      	beq.n	80030ce <clear_screen+0xc2>
				return errorCode;
 80030c8:	1d3b      	adds	r3, r7, #4
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	e026      	b.n	800311c <clear_screen+0x110>
		for(uint8_t j = 0; j < 128; j++)
 80030ce:	1d7b      	adds	r3, r7, #5
 80030d0:	781a      	ldrb	r2, [r3, #0]
 80030d2:	1d7b      	adds	r3, r7, #5
 80030d4:	3201      	adds	r2, #1
 80030d6:	701a      	strb	r2, [r3, #0]
 80030d8:	1d7b      	adds	r3, r7, #5
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	b25b      	sxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	dae8      	bge.n	80030b4 <clear_screen+0xa8>
		}
		page++;//After 128 columns, go to the next page
 80030e2:	1dfb      	adds	r3, r7, #7
 80030e4:	781a      	ldrb	r2, [r3, #0]
 80030e6:	1dfb      	adds	r3, r7, #7
 80030e8:	3201      	adds	r2, #1
 80030ea:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 80030ec:	1dbb      	adds	r3, r7, #6
 80030ee:	781a      	ldrb	r2, [r3, #0]
 80030f0:	1dbb      	adds	r3, r7, #6
 80030f2:	3201      	adds	r2, #1
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	1dbb      	adds	r3, r7, #6
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	d9ad      	bls.n	800305a <clear_screen+0x4e>
	}
	if((errorCode = comm_write(TURN_ON)) != NHD_SPI_OK)//Turn the display back on
 80030fe:	1d3c      	adds	r4, r7, #4
 8003100:	20af      	movs	r0, #175	@ 0xaf
 8003102:	f000 f80f 	bl	8003124 <comm_write>
 8003106:	0003      	movs	r3, r0
 8003108:	7023      	strb	r3, [r4, #0]
 800310a:	1d3b      	adds	r3, r7, #4
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d002      	beq.n	8003118 <clear_screen+0x10c>
		return errorCode;
 8003112:	1d3b      	adds	r3, r7, #4
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	e001      	b.n	800311c <clear_screen+0x110>

	return errorCode;
 8003118:	1d3b      	adds	r3, r7, #4
 800311a:	781b      	ldrb	r3, [r3, #0]
}
 800311c:	0018      	movs	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	b003      	add	sp, #12
 8003122:	bd90      	pop	{r4, r7, pc}

08003124 <comm_write>:
 * @param c: instruction for LCD module
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t comm_write(uint8_t c)
{
 8003124:	b5b0      	push	{r4, r5, r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	0002      	movs	r2, r0
 800312c:	1dfb      	adds	r3, r7, #7
 800312e:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef errorcode;

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_RESET);	//Select LCD Screen
 8003130:	4b1b      	ldr	r3, [pc, #108]	@ (80031a0 <comm_write+0x7c>)
 8003132:	2200      	movs	r2, #0
 8003134:	2108      	movs	r1, #8
 8003136:	0018      	movs	r0, r3
 8003138:	f002 f9e2 	bl	8005500 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A0_GPIO_Port, A0_Pin, GPIO_PIN_RESET);	//Set message type to command
 800313c:	23a0      	movs	r3, #160	@ 0xa0
 800313e:	05db      	lsls	r3, r3, #23
 8003140:	2200      	movs	r2, #0
 8003142:	2104      	movs	r1, #4
 8003144:	0018      	movs	r0, r3
 8003146:	f002 f9db 	bl	8005500 <HAL_GPIO_WritePin>

	errorcode = HAL_SPI_Transmit(&SPI_HANDLE, &c, 1, 100); 		// transmit command
 800314a:	250f      	movs	r5, #15
 800314c:	197c      	adds	r4, r7, r5
 800314e:	1df9      	adds	r1, r7, #7
 8003150:	4814      	ldr	r0, [pc, #80]	@ (80031a4 <comm_write+0x80>)
 8003152:	2364      	movs	r3, #100	@ 0x64
 8003154:	2201      	movs	r2, #1
 8003156:	f002 ff83 	bl	8006060 <HAL_SPI_Transmit>
 800315a:	0003      	movs	r3, r0
 800315c:	7023      	strb	r3, [r4, #0]

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_SET);	//De-select LCD Screen
 800315e:	4b10      	ldr	r3, [pc, #64]	@ (80031a0 <comm_write+0x7c>)
 8003160:	2201      	movs	r2, #1
 8003162:	2108      	movs	r1, #8
 8003164:	0018      	movs	r0, r3
 8003166:	f002 f9cb 	bl	8005500 <HAL_GPIO_WritePin>

	if(errorcode != HAL_OK) //transmit data
 800316a:	197b      	adds	r3, r7, r5
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d010      	beq.n	8003194 <comm_write+0x70>
	{
		switch(errorcode)
 8003172:	197b      	adds	r3, r7, r5
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b03      	cmp	r3, #3
 8003178:	d008      	beq.n	800318c <comm_write+0x68>
 800317a:	dc09      	bgt.n	8003190 <comm_write+0x6c>
 800317c:	2b01      	cmp	r3, #1
 800317e:	d003      	beq.n	8003188 <comm_write+0x64>
 8003180:	2b02      	cmp	r3, #2
 8003182:	d105      	bne.n	8003190 <comm_write+0x6c>
		{
		case HAL_BUSY:
			return NHD_SPI_BUSY;
 8003184:	2301      	movs	r3, #1
 8003186:	e006      	b.n	8003196 <comm_write+0x72>
		case HAL_ERROR:
			return NHD_SPI_PARAM_ERROR;
 8003188:	2302      	movs	r3, #2
 800318a:	e004      	b.n	8003196 <comm_write+0x72>
		case HAL_TIMEOUT:
			return NHD_SPI_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e002      	b.n	8003196 <comm_write+0x72>
		default:
			return NHD_SPI_PARAM_ERROR;
 8003190:	2302      	movs	r3, #2
 8003192:	e000      	b.n	8003196 <comm_write+0x72>
		}
	}
	return NHD_SPI_OK;
 8003194:	2300      	movs	r3, #0

}
 8003196:	0018      	movs	r0, r3
 8003198:	46bd      	mov	sp, r7
 800319a:	b004      	add	sp, #16
 800319c:	bdb0      	pop	{r4, r5, r7, pc}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	50000400 	.word	0x50000400
 80031a4:	20000100 	.word	0x20000100

080031a8 <data_write>:
 * @param c: One fifth of character data to be sent to DDRAM of LCD module
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t data_write(uint8_t d)
{
 80031a8:	b5b0      	push	{r4, r5, r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	0002      	movs	r2, r0
 80031b0:	1dfb      	adds	r3, r7, #7
 80031b2:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef errorcode;

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_RESET);	//Select LCD Screen
 80031b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003224 <data_write+0x7c>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	2108      	movs	r1, #8
 80031ba:	0018      	movs	r0, r3
 80031bc:	f002 f9a0 	bl	8005500 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A0_GPIO_Port, A0_Pin, GPIO_PIN_SET);		//Set message type to data
 80031c0:	23a0      	movs	r3, #160	@ 0xa0
 80031c2:	05db      	lsls	r3, r3, #23
 80031c4:	2201      	movs	r2, #1
 80031c6:	2104      	movs	r1, #4
 80031c8:	0018      	movs	r0, r3
 80031ca:	f002 f999 	bl	8005500 <HAL_GPIO_WritePin>

	errorcode = HAL_SPI_Transmit(&SPI_HANDLE, &d, 1, 100); 		// transmit data
 80031ce:	250f      	movs	r5, #15
 80031d0:	197c      	adds	r4, r7, r5
 80031d2:	1df9      	adds	r1, r7, #7
 80031d4:	4814      	ldr	r0, [pc, #80]	@ (8003228 <data_write+0x80>)
 80031d6:	2364      	movs	r3, #100	@ 0x64
 80031d8:	2201      	movs	r2, #1
 80031da:	f002 ff41 	bl	8006060 <HAL_SPI_Transmit>
 80031de:	0003      	movs	r3, r0
 80031e0:	7023      	strb	r3, [r4, #0]

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_SET);	//De-select LCD Screen
 80031e2:	4b10      	ldr	r3, [pc, #64]	@ (8003224 <data_write+0x7c>)
 80031e4:	2201      	movs	r2, #1
 80031e6:	2108      	movs	r1, #8
 80031e8:	0018      	movs	r0, r3
 80031ea:	f002 f989 	bl	8005500 <HAL_GPIO_WritePin>

	if(errorcode != HAL_OK) //transmit data
 80031ee:	197b      	adds	r3, r7, r5
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d010      	beq.n	8003218 <data_write+0x70>
	{
		switch(errorcode)
 80031f6:	197b      	adds	r3, r7, r5
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b03      	cmp	r3, #3
 80031fc:	d008      	beq.n	8003210 <data_write+0x68>
 80031fe:	dc09      	bgt.n	8003214 <data_write+0x6c>
 8003200:	2b01      	cmp	r3, #1
 8003202:	d003      	beq.n	800320c <data_write+0x64>
 8003204:	2b02      	cmp	r3, #2
 8003206:	d105      	bne.n	8003214 <data_write+0x6c>
		{
		case HAL_BUSY:
			return NHD_SPI_BUSY;
 8003208:	2301      	movs	r3, #1
 800320a:	e006      	b.n	800321a <data_write+0x72>
		case HAL_ERROR:
			return NHD_SPI_PARAM_ERROR;
 800320c:	2302      	movs	r3, #2
 800320e:	e004      	b.n	800321a <data_write+0x72>
		case HAL_TIMEOUT:
			return NHD_SPI_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e002      	b.n	800321a <data_write+0x72>
		default:
			return NHD_SPI_PARAM_ERROR;
 8003214:	2302      	movs	r3, #2
 8003216:	e000      	b.n	800321a <data_write+0x72>
		}
	}
	return NHD_SPI_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	0018      	movs	r0, r3
 800321c:	46bd      	mov	sp, r7
 800321e:	b004      	add	sp, #16
 8003220:	bdb0      	pop	{r4, r5, r7, pc}
 8003222:	46c0      	nop			@ (mov r8, r8)
 8003224:	50000400 	.word	0x50000400
 8003228:	20000100 	.word	0x20000100

0800322c <print_data>:
 * @param rowIndex: page to print text on; 0, 1, 2, 3 from top to bottom
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t print_data(const char* text, uint8_t rowIndex)
{
 800322c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	000a      	movs	r2, r1
 8003236:	1cfb      	adds	r3, r7, #3
 8003238:	701a      	strb	r2, [r3, #0]
	NHD_LCDstatus_t errorCode = NHD_SPI_OK;
 800323a:	210f      	movs	r1, #15
 800323c:	187b      	adds	r3, r7, r1
 800323e:	2200      	movs	r2, #0
 8003240:	701a      	strb	r2, [r3, #0]

	if((errorCode = comm_write(SET_PG_ADDR + rowIndex)) != NHD_SPI_OK) // send page address
 8003242:	1cfb      	adds	r3, r7, #3
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	3b50      	subs	r3, #80	@ 0x50
 8003248:	b2db      	uxtb	r3, r3
 800324a:	000d      	movs	r5, r1
 800324c:	187c      	adds	r4, r7, r1
 800324e:	0018      	movs	r0, r3
 8003250:	f7ff ff68 	bl	8003124 <comm_write>
 8003254:	0003      	movs	r3, r0
 8003256:	7023      	strb	r3, [r4, #0]
 8003258:	197b      	adds	r3, r7, r5
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <print_data+0x3a>
		return errorCode;
 8003260:	197b      	adds	r3, r7, r5
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	e070      	b.n	8003348 <print_data+0x11c>
	//	Following two lines set the column address to leftmost column
	if((errorCode = comm_write(SET_COL_ADRU)) != NHD_SPI_OK)
 8003266:	250f      	movs	r5, #15
 8003268:	197c      	adds	r4, r7, r5
 800326a:	2010      	movs	r0, #16
 800326c:	f7ff ff5a 	bl	8003124 <comm_write>
 8003270:	0003      	movs	r3, r0
 8003272:	7023      	strb	r3, [r4, #0]
 8003274:	002a      	movs	r2, r5
 8003276:	18bb      	adds	r3, r7, r2
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d002      	beq.n	8003284 <print_data+0x58>
		return errorCode;
 800327e:	18bb      	adds	r3, r7, r2
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	e061      	b.n	8003348 <print_data+0x11c>
	if((errorCode = comm_write(SET_COL_ADRL)) != NHD_SPI_OK)
 8003284:	250f      	movs	r5, #15
 8003286:	197c      	adds	r4, r7, r5
 8003288:	2000      	movs	r0, #0
 800328a:	f7ff ff4b 	bl	8003124 <comm_write>
 800328e:	0003      	movs	r3, r0
 8003290:	7023      	strb	r3, [r4, #0]
 8003292:	002a      	movs	r2, r5
 8003294:	18bb      	adds	r3, r7, r2
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d002      	beq.n	80032a2 <print_data+0x76>
		return errorCode;
 800329c:	18bb      	adds	r3, r7, r2
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	e052      	b.n	8003348 <print_data+0x11c>

	for(uint8_t i = 0; text[i] != '\0'; i++)
 80032a2:	230e      	movs	r3, #14
 80032a4:	18fb      	adds	r3, r7, r3
 80032a6:	2200      	movs	r2, #0
 80032a8:	701a      	strb	r2, [r3, #0]
 80032aa:	e042      	b.n	8003332 <print_data+0x106>
	{
		uint8_t c = (uint8_t)text[i] - 32;
 80032ac:	230e      	movs	r3, #14
 80032ae:	18fb      	adds	r3, r7, r3
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	18d3      	adds	r3, r2, r3
 80032b6:	781a      	ldrb	r2, [r3, #0]
 80032b8:	230c      	movs	r3, #12
 80032ba:	18fb      	adds	r3, r7, r3
 80032bc:	3a20      	subs	r2, #32
 80032be:	701a      	strb	r2, [r3, #0]
		uint8_t val = 0;
 80032c0:	230b      	movs	r3, #11
 80032c2:	18fb      	adds	r3, r7, r3
 80032c4:	2200      	movs	r2, #0
 80032c6:	701a      	strb	r2, [r3, #0]

		for(uint8_t j = 0; j < 5; j++)
 80032c8:	230d      	movs	r3, #13
 80032ca:	18fb      	adds	r3, r7, r3
 80032cc:	2200      	movs	r2, #0
 80032ce:	701a      	strb	r2, [r3, #0]
 80032d0:	e024      	b.n	800331c <print_data+0xf0>
		{
			val = Ascii_1[c][j];
 80032d2:	230c      	movs	r3, #12
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	781a      	ldrb	r2, [r3, #0]
 80032d8:	230d      	movs	r3, #13
 80032da:	18fb      	adds	r3, r7, r3
 80032dc:	7818      	ldrb	r0, [r3, #0]
 80032de:	260b      	movs	r6, #11
 80032e0:	19b9      	adds	r1, r7, r6
 80032e2:	4c1b      	ldr	r4, [pc, #108]	@ (8003350 <print_data+0x124>)
 80032e4:	0013      	movs	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	189b      	adds	r3, r3, r2
 80032ea:	18e3      	adds	r3, r4, r3
 80032ec:	5c1b      	ldrb	r3, [r3, r0]
 80032ee:	700b      	strb	r3, [r1, #0]
			if((errorCode = data_write(val)) != NHD_SPI_OK)
 80032f0:	250f      	movs	r5, #15
 80032f2:	197c      	adds	r4, r7, r5
 80032f4:	19bb      	adds	r3, r7, r6
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	0018      	movs	r0, r3
 80032fa:	f7ff ff55 	bl	80031a8 <data_write>
 80032fe:	0003      	movs	r3, r0
 8003300:	7023      	strb	r3, [r4, #0]
 8003302:	197b      	adds	r3, r7, r5
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d002      	beq.n	8003310 <print_data+0xe4>
				return errorCode;
 800330a:	197b      	adds	r3, r7, r5
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	e01b      	b.n	8003348 <print_data+0x11c>
		for(uint8_t j = 0; j < 5; j++)
 8003310:	210d      	movs	r1, #13
 8003312:	187b      	adds	r3, r7, r1
 8003314:	781a      	ldrb	r2, [r3, #0]
 8003316:	187b      	adds	r3, r7, r1
 8003318:	3201      	adds	r2, #1
 800331a:	701a      	strb	r2, [r3, #0]
 800331c:	230d      	movs	r3, #13
 800331e:	18fb      	adds	r3, r7, r3
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	2b04      	cmp	r3, #4
 8003324:	d9d5      	bls.n	80032d2 <print_data+0xa6>
	for(uint8_t i = 0; text[i] != '\0'; i++)
 8003326:	210e      	movs	r1, #14
 8003328:	187b      	adds	r3, r7, r1
 800332a:	781a      	ldrb	r2, [r3, #0]
 800332c:	187b      	adds	r3, r7, r1
 800332e:	3201      	adds	r2, #1
 8003330:	701a      	strb	r2, [r3, #0]
 8003332:	230e      	movs	r3, #14
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	18d3      	adds	r3, r2, r3
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1b4      	bne.n	80032ac <print_data+0x80>
		}
	}
	return errorCode;
 8003342:	230f      	movs	r3, #15
 8003344:	18fb      	adds	r3, r7, r3
 8003346:	781b      	ldrb	r3, [r3, #0]
}
 8003348:	0018      	movs	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	b005      	add	sp, #20
 800334e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003350:	080075d4 	.word	0x080075d4

08003354 <erase_trails>:
 * @param rowIndex: page that the text is displayed on; 0, 1, 2, 3 from top to bottom
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t erase_trails(const char* text, uint8_t rowIndex)
{
 8003354:	b5b0      	push	{r4, r5, r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	000a      	movs	r2, r1
 800335e:	1cfb      	adds	r3, r7, #3
 8003360:	701a      	strb	r2, [r3, #0]
	NHD_LCDstatus_t errorCode = NHD_SPI_OK;
 8003362:	210f      	movs	r1, #15
 8003364:	187b      	adds	r3, r7, r1
 8003366:	2200      	movs	r2, #0
 8003368:	701a      	strb	r2, [r3, #0]
	if((errorCode = comm_write(SET_PG_ADDR + rowIndex)) != NHD_SPI_OK) // send page address
 800336a:	1cfb      	adds	r3, r7, #3
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	3b50      	subs	r3, #80	@ 0x50
 8003370:	b2db      	uxtb	r3, r3
 8003372:	000d      	movs	r5, r1
 8003374:	187c      	adds	r4, r7, r1
 8003376:	0018      	movs	r0, r3
 8003378:	f7ff fed4 	bl	8003124 <comm_write>
 800337c:	0003      	movs	r3, r0
 800337e:	7023      	strb	r3, [r4, #0]
 8003380:	197b      	adds	r3, r7, r5
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d002      	beq.n	800338e <erase_trails+0x3a>
		return errorCode;
 8003388:	197b      	adds	r3, r7, r5
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	e047      	b.n	800341e <erase_trails+0xca>
	//find index of last character in text
	uint8_t i = 0;
 800338e:	230e      	movs	r3, #14
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	2200      	movs	r2, #0
 8003394:	701a      	strb	r2, [r3, #0]
	do{
		i++;
 8003396:	210e      	movs	r1, #14
 8003398:	187b      	adds	r3, r7, r1
 800339a:	781a      	ldrb	r2, [r3, #0]
 800339c:	187b      	adds	r3, r7, r1
 800339e:	3201      	adds	r2, #1
 80033a0:	701a      	strb	r2, [r3, #0]
	}
	while(text[i] != '\0');
 80033a2:	187b      	adds	r3, r7, r1
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	18d3      	adds	r3, r2, r3
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1f2      	bne.n	8003396 <erase_trails+0x42>

	uint8_t stop = i+2;
 80033b0:	230c      	movs	r3, #12
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	187a      	adds	r2, r7, r1
 80033b6:	7812      	ldrb	r2, [r2, #0]
 80033b8:	3202      	adds	r2, #2
 80033ba:	701a      	strb	r2, [r3, #0]

	while(i <= stop)
 80033bc:	e024      	b.n	8003408 <erase_trails+0xb4>
	{

		for(uint8_t j = 0; j < 5; j++)
 80033be:	230d      	movs	r3, #13
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e014      	b.n	80033f2 <erase_trails+0x9e>
		{
			if((errorCode = data_write(CLR_PGE_BYTE)) != NHD_SPI_OK)
 80033c8:	250f      	movs	r5, #15
 80033ca:	197c      	adds	r4, r7, r5
 80033cc:	2000      	movs	r0, #0
 80033ce:	f7ff feeb 	bl	80031a8 <data_write>
 80033d2:	0003      	movs	r3, r0
 80033d4:	7023      	strb	r3, [r4, #0]
 80033d6:	002a      	movs	r2, r5
 80033d8:	18bb      	adds	r3, r7, r2
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d002      	beq.n	80033e6 <erase_trails+0x92>
				return errorCode;
 80033e0:	18bb      	adds	r3, r7, r2
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	e01b      	b.n	800341e <erase_trails+0xca>
		for(uint8_t j = 0; j < 5; j++)
 80033e6:	210d      	movs	r1, #13
 80033e8:	187b      	adds	r3, r7, r1
 80033ea:	781a      	ldrb	r2, [r3, #0]
 80033ec:	187b      	adds	r3, r7, r1
 80033ee:	3201      	adds	r2, #1
 80033f0:	701a      	strb	r2, [r3, #0]
 80033f2:	230d      	movs	r3, #13
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d9e5      	bls.n	80033c8 <erase_trails+0x74>
		}
		i++;
 80033fc:	210e      	movs	r1, #14
 80033fe:	187b      	adds	r3, r7, r1
 8003400:	781a      	ldrb	r2, [r3, #0]
 8003402:	187b      	adds	r3, r7, r1
 8003404:	3201      	adds	r2, #1
 8003406:	701a      	strb	r2, [r3, #0]
	while(i <= stop)
 8003408:	230e      	movs	r3, #14
 800340a:	18fa      	adds	r2, r7, r3
 800340c:	230c      	movs	r3, #12
 800340e:	18fb      	adds	r3, r7, r3
 8003410:	7812      	ldrb	r2, [r2, #0]
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	429a      	cmp	r2, r3
 8003416:	d9d2      	bls.n	80033be <erase_trails+0x6a>
	}
	return errorCode;
 8003418:	230f      	movs	r3, #15
 800341a:	18fb      	adds	r3, r7, r3
 800341c:	781b      	ldrb	r3, [r3, #0]
}
 800341e:	0018      	movs	r0, r3
 8003420:	46bd      	mov	sp, r7
 8003422:	b004      	add	sp, #16
 8003424:	bdb0      	pop	{r4, r5, r7, pc}

08003426 <reverse>:
 * @param len: length of the character array
 *
 * @retval None
 */
void reverse(char* str, uint8_t len)
{
 8003426:	b5b0      	push	{r4, r5, r7, lr}
 8003428:	b084      	sub	sp, #16
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
 800342e:	000a      	movs	r2, r1
 8003430:	1cfb      	adds	r3, r7, #3
 8003432:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0, j = len - 1, temp;
 8003434:	230f      	movs	r3, #15
 8003436:	18fb      	adds	r3, r7, r3
 8003438:	2200      	movs	r2, #0
 800343a:	701a      	strb	r2, [r3, #0]
 800343c:	230e      	movs	r3, #14
 800343e:	18fb      	adds	r3, r7, r3
 8003440:	1cfa      	adds	r2, r7, #3
 8003442:	7812      	ldrb	r2, [r2, #0]
 8003444:	3a01      	subs	r2, #1
 8003446:	701a      	strb	r2, [r3, #0]
    while (i < j) {
 8003448:	e025      	b.n	8003496 <reverse+0x70>
        temp = str[i];
 800344a:	200f      	movs	r0, #15
 800344c:	183b      	adds	r3, r7, r0
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	18d2      	adds	r2, r2, r3
 8003454:	250d      	movs	r5, #13
 8003456:	197b      	adds	r3, r7, r5
 8003458:	7812      	ldrb	r2, [r2, #0]
 800345a:	701a      	strb	r2, [r3, #0]
        str[i] = str[j];
 800345c:	240e      	movs	r4, #14
 800345e:	193b      	adds	r3, r7, r4
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	18d2      	adds	r2, r2, r3
 8003466:	183b      	adds	r3, r7, r0
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	18cb      	adds	r3, r1, r3
 800346e:	7812      	ldrb	r2, [r2, #0]
 8003470:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 8003472:	0021      	movs	r1, r4
 8003474:	187b      	adds	r3, r7, r1
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	18d3      	adds	r3, r2, r3
 800347c:	197a      	adds	r2, r7, r5
 800347e:	7812      	ldrb	r2, [r2, #0]
 8003480:	701a      	strb	r2, [r3, #0]
        i++;
 8003482:	183b      	adds	r3, r7, r0
 8003484:	781a      	ldrb	r2, [r3, #0]
 8003486:	183b      	adds	r3, r7, r0
 8003488:	3201      	adds	r2, #1
 800348a:	701a      	strb	r2, [r3, #0]
        j--;
 800348c:	187b      	adds	r3, r7, r1
 800348e:	781a      	ldrb	r2, [r3, #0]
 8003490:	187b      	adds	r3, r7, r1
 8003492:	3a01      	subs	r2, #1
 8003494:	701a      	strb	r2, [r3, #0]
    while (i < j) {
 8003496:	230f      	movs	r3, #15
 8003498:	18fa      	adds	r2, r7, r3
 800349a:	230e      	movs	r3, #14
 800349c:	18fb      	adds	r3, r7, r3
 800349e:	7812      	ldrb	r2, [r2, #0]
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d3d1      	bcc.n	800344a <reverse+0x24>
    }
}
 80034a6:	46c0      	nop			@ (mov r8, r8)
 80034a8:	46c0      	nop			@ (mov r8, r8)
 80034aa:	46bd      	mov	sp, r7
 80034ac:	b004      	add	sp, #16
 80034ae:	bdb0      	pop	{r4, r5, r7, pc}

080034b0 <intToStr>:
 * @param d: number of digits to place after the decimal
 *
 * @retval The number of characters in the string
 */
int intToStr(int32_t x, char str[], uint8_t d)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	1dfb      	adds	r3, r7, #7
 80034bc:	701a      	strb	r2, [r3, #0]
	int32_t i = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
    while (x) {
 80034c2:	e016      	b.n	80034f2 <intToStr+0x42>
        str[i++] = (x % 10) + '0';
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	210a      	movs	r1, #10
 80034c8:	0018      	movs	r0, r3
 80034ca:	f7fc ff91 	bl	80003f0 <__aeabi_idivmod>
 80034ce:	000b      	movs	r3, r1
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	1c59      	adds	r1, r3, #1
 80034d6:	6179      	str	r1, [r7, #20]
 80034d8:	0019      	movs	r1, r3
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	185b      	adds	r3, r3, r1
 80034de:	3230      	adds	r2, #48	@ 0x30
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	210a      	movs	r1, #10
 80034e8:	0018      	movs	r0, r3
 80034ea:	f7fc fe9b 	bl	8000224 <__divsi3>
 80034ee:	0003      	movs	r3, r0
 80034f0:	60fb      	str	r3, [r7, #12]
    while (x) {
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1e5      	bne.n	80034c4 <intToStr+0x14>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 80034f8:	e007      	b.n	800350a <intToStr+0x5a>
        str[i++] = '0';
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	1c5a      	adds	r2, r3, #1
 80034fe:	617a      	str	r2, [r7, #20]
 8003500:	001a      	movs	r2, r3
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	189b      	adds	r3, r3, r2
 8003506:	2230      	movs	r2, #48	@ 0x30
 8003508:	701a      	strb	r2, [r3, #0]
    while (i < d)
 800350a:	1dfb      	adds	r3, r7, #7
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	429a      	cmp	r2, r3
 8003512:	dbf2      	blt.n	80034fa <intToStr+0x4a>

    reverse(str, i);
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	b2da      	uxtb	r2, r3
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	0011      	movs	r1, r2
 800351c:	0018      	movs	r0, r3
 800351e:	f7ff ff82 	bl	8003426 <reverse>
    str[i] = '\0';
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	18d3      	adds	r3, r2, r3
 8003528:	2200      	movs	r2, #0
 800352a:	701a      	strb	r2, [r3, #0]
    return i;
 800352c:	697b      	ldr	r3, [r7, #20]
}
 800352e:	0018      	movs	r0, r3
 8003530:	46bd      	mov	sp, r7
 8003532:	b006      	add	sp, #24
 8003534:	bd80      	pop	{r7, pc}
	...

08003538 <ftoa>:
 *
 * @retval None
 *
 */
void ftoa(float n, char* res, uint8_t afterpoint)
{
 8003538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800353a:	b089      	sub	sp, #36	@ 0x24
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	1dfb      	adds	r3, r7, #7
 8003544:	701a      	strb	r2, [r3, #0]
	// Check validity of the input number 'n'
	if(res == NULL) return;
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d100      	bne.n	800354e <ftoa+0x16>
 800354c:	e0f1      	b.n	8003732 <ftoa+0x1fa>
	if(isnan(n)){strcpy(res,"nan"); return;}
 800354e:	68f9      	ldr	r1, [r7, #12]
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f7fd fc93 	bl	8000e7c <__aeabi_fcmpun>
 8003556:	1e03      	subs	r3, r0, #0
 8003558:	d008      	beq.n	800356c <ftoa+0x34>
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	4b77      	ldr	r3, [pc, #476]	@ (800373c <ftoa+0x204>)
 800355e:	0010      	movs	r0, r2
 8003560:	0019      	movs	r1, r3
 8003562:	2304      	movs	r3, #4
 8003564:	001a      	movs	r2, r3
 8003566:	f003 f891 	bl	800668c <memcpy>
 800356a:	e0e3      	b.n	8003734 <ftoa+0x1fc>
	if(isinf(n)){strcpy(res,"inf"); return;}
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	085c      	lsrs	r4, r3, #1
 8003572:	2301      	movs	r3, #1
 8003574:	1c1d      	adds	r5, r3, #0
 8003576:	4972      	ldr	r1, [pc, #456]	@ (8003740 <ftoa+0x208>)
 8003578:	1c20      	adds	r0, r4, #0
 800357a:	f7fd fc7f 	bl	8000e7c <__aeabi_fcmpun>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d107      	bne.n	8003592 <ftoa+0x5a>
 8003582:	496f      	ldr	r1, [pc, #444]	@ (8003740 <ftoa+0x208>)
 8003584:	1c20      	adds	r0, r4, #0
 8003586:	f7fc ff93 	bl	80004b0 <__aeabi_fcmple>
 800358a:	1e03      	subs	r3, r0, #0
 800358c:	d101      	bne.n	8003592 <ftoa+0x5a>
 800358e:	2300      	movs	r3, #0
 8003590:	1c1d      	adds	r5, r3, #0
 8003592:	b2eb      	uxtb	r3, r5
 8003594:	2201      	movs	r2, #1
 8003596:	4053      	eors	r3, r2
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d008      	beq.n	80035b0 <ftoa+0x78>
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	4b68      	ldr	r3, [pc, #416]	@ (8003744 <ftoa+0x20c>)
 80035a2:	0010      	movs	r0, r2
 80035a4:	0019      	movs	r1, r3
 80035a6:	2304      	movs	r3, #4
 80035a8:	001a      	movs	r2, r3
 80035aa:	f003 f86f 	bl	800668c <memcpy>
 80035ae:	e0c1      	b.n	8003734 <ftoa+0x1fc>

	// Check if the input float number 'n' is equal to zero
	if(n == 0.0f)
 80035b0:	2100      	movs	r1, #0
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f7fc ff6c 	bl	8000490 <__aeabi_fcmpeq>
 80035b8:	1e03      	subs	r3, r0, #0
 80035ba:	d027      	beq.n	800360c <ftoa+0xd4>
	{
		res[0] = '0'; res[1] = '.';
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	2230      	movs	r2, #48	@ 0x30
 80035c0:	701a      	strb	r2, [r3, #0]
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	3301      	adds	r3, #1
 80035c6:	222e      	movs	r2, #46	@ 0x2e
 80035c8:	701a      	strb	r2, [r3, #0]
		for(uint8_t  i= 1; i <= afterpoint; i++)
 80035ca:	231f      	movs	r3, #31
 80035cc:	18fb      	adds	r3, r7, r3
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]
 80035d2:	e00c      	b.n	80035ee <ftoa+0xb6>
		{
			res[i + 1] = '0';
 80035d4:	211f      	movs	r1, #31
 80035d6:	187b      	adds	r3, r7, r1
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	3301      	adds	r3, #1
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	18d3      	adds	r3, r2, r3
 80035e0:	2230      	movs	r2, #48	@ 0x30
 80035e2:	701a      	strb	r2, [r3, #0]
		for(uint8_t  i= 1; i <= afterpoint; i++)
 80035e4:	187b      	adds	r3, r7, r1
 80035e6:	781a      	ldrb	r2, [r3, #0]
 80035e8:	187b      	adds	r3, r7, r1
 80035ea:	3201      	adds	r2, #1
 80035ec:	701a      	strb	r2, [r3, #0]
 80035ee:	231f      	movs	r3, #31
 80035f0:	18fa      	adds	r2, r7, r3
 80035f2:	1dfb      	adds	r3, r7, #7
 80035f4:	7812      	ldrb	r2, [r2, #0]
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d9eb      	bls.n	80035d4 <ftoa+0x9c>
		}
		res[afterpoint + 2] = '\0';
 80035fc:	1dfb      	adds	r3, r7, #7
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	3302      	adds	r3, #2
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	18d3      	adds	r3, r2, r3
 8003606:	2200      	movs	r2, #0
 8003608:	701a      	strb	r2, [r3, #0]
		return;
 800360a:	e093      	b.n	8003734 <ftoa+0x1fc>
	}

	// Check if the sign of n is negative
	uint8_t startIndex = 0;
 800360c:	241e      	movs	r4, #30
 800360e:	193b      	adds	r3, r7, r4
 8003610:	2200      	movs	r2, #0
 8003612:	701a      	strb	r2, [r3, #0]
	if(n < 0.0f)
 8003614:	2100      	movs	r1, #0
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f7fc ff40 	bl	800049c <__aeabi_fcmplt>
 800361c:	1e03      	subs	r3, r0, #0
 800361e:	d010      	beq.n	8003642 <ftoa+0x10a>
	{
		res[startIndex] = '-';
 8003620:	0021      	movs	r1, r4
 8003622:	187b      	adds	r3, r7, r1
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	18d3      	adds	r3, r2, r3
 800362a:	222d      	movs	r2, #45	@ 0x2d
 800362c:	701a      	strb	r2, [r3, #0]
		startIndex++;
 800362e:	187b      	adds	r3, r7, r1
 8003630:	781a      	ldrb	r2, [r3, #0]
 8003632:	187b      	adds	r3, r7, r1
 8003634:	3201      	adds	r2, #1
 8003636:	701a      	strb	r2, [r3, #0]
		n = -n;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2280      	movs	r2, #128	@ 0x80
 800363c:	0612      	lsls	r2, r2, #24
 800363e:	4053      	eors	r3, r2
 8003640:	60fb      	str	r3, [r7, #12]
	}

	// Extract integer part
	int32_t ipart = (int32_t)n;
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f7fd fc30 	bl	8000ea8 <__aeabi_f2iz>
 8003648:	0003      	movs	r3, r0
 800364a:	617b      	str	r3, [r7, #20]
	int32_t i = 0; // i is the number of digits before the decimal
 800364c:	2300      	movs	r3, #0
 800364e:	61bb      	str	r3, [r7, #24]

	// Check if the absolute value of n is less than 1
	if((float)abs(n) < 1.0f)
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f7fd fc29 	bl	8000ea8 <__aeabi_f2iz>
 8003656:	0003      	movs	r3, r0
 8003658:	17da      	asrs	r2, r3, #31
 800365a:	189b      	adds	r3, r3, r2
 800365c:	4053      	eors	r3, r2
 800365e:	0018      	movs	r0, r3
 8003660:	f7fd fc42 	bl	8000ee8 <__aeabi_i2f>
 8003664:	1c03      	adds	r3, r0, #0
 8003666:	21fe      	movs	r1, #254	@ 0xfe
 8003668:	0589      	lsls	r1, r1, #22
 800366a:	1c18      	adds	r0, r3, #0
 800366c:	f7fc ff16 	bl	800049c <__aeabi_fcmplt>
 8003670:	1e03      	subs	r3, r0, #0
 8003672:	d00c      	beq.n	800368e <ftoa+0x156>
	{
		res[startIndex] = '0';
 8003674:	211e      	movs	r1, #30
 8003676:	187b      	adds	r3, r7, r1
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	18d3      	adds	r3, r2, r3
 800367e:	2230      	movs	r2, #48	@ 0x30
 8003680:	701a      	strb	r2, [r3, #0]
		startIndex++;
 8003682:	187b      	adds	r3, r7, r1
 8003684:	781a      	ldrb	r2, [r3, #0]
 8003686:	187b      	adds	r3, r7, r1
 8003688:	3201      	adds	r2, #1
 800368a:	701a      	strb	r2, [r3, #0]
 800368c:	e00b      	b.n	80036a6 <ftoa+0x16e>
	}
	else // abs(n) > 1
	{
		// convert integer part to string
		i = intToStr(ipart, res + startIndex, 0);
 800368e:	231e      	movs	r3, #30
 8003690:	18fb      	adds	r3, r7, r3
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	18d1      	adds	r1, r2, r3
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	2200      	movs	r2, #0
 800369c:	0018      	movs	r0, r3
 800369e:	f7ff ff07 	bl	80034b0 <intToStr>
 80036a2:	0003      	movs	r3, r0
 80036a4:	61bb      	str	r3, [r7, #24]
	}

    // Extract floating part
    float fpart = n - (float)ipart;
 80036a6:	6978      	ldr	r0, [r7, #20]
 80036a8:	f7fd fc1e 	bl	8000ee8 <__aeabi_i2f>
 80036ac:	1c03      	adds	r3, r0, #0
 80036ae:	1c19      	adds	r1, r3, #0
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f7fd fa3f 	bl	8000b34 <__aeabi_fsub>
 80036b6:	1c03      	adds	r3, r0, #0
 80036b8:	613b      	str	r3, [r7, #16]

    // check for display option after point
    if (afterpoint != 0) {
 80036ba:	1dfb      	adds	r3, r7, #7
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d038      	beq.n	8003734 <ftoa+0x1fc>
        res[i + startIndex] = '.'; // add dot
 80036c2:	261e      	movs	r6, #30
 80036c4:	19bb      	adds	r3, r7, r6
 80036c6:	781a      	ldrb	r2, [r3, #0]
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	18d3      	adds	r3, r2, r3
 80036cc:	001a      	movs	r2, r3
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	189b      	adds	r3, r3, r2
 80036d2:	222e      	movs	r2, #46	@ 0x2e
 80036d4:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part up to given no.
        // of points after dot. The third parameter
        // is needed to handle cases like 233.007
        fpart = fpart * pow(10, afterpoint);
 80036d6:	6938      	ldr	r0, [r7, #16]
 80036d8:	f7ff fb14 	bl	8002d04 <__aeabi_f2d>
 80036dc:	0004      	movs	r4, r0
 80036de:	000d      	movs	r5, r1
 80036e0:	1dfb      	adds	r3, r7, #7
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	0018      	movs	r0, r3
 80036e6:	f7ff fae9 	bl	8002cbc <__aeabi_ui2d>
 80036ea:	0002      	movs	r2, r0
 80036ec:	000b      	movs	r3, r1
 80036ee:	2000      	movs	r0, #0
 80036f0:	4915      	ldr	r1, [pc, #84]	@ (8003748 <ftoa+0x210>)
 80036f2:	f002 ffd5 	bl	80066a0 <pow>
 80036f6:	0002      	movs	r2, r0
 80036f8:	000b      	movs	r3, r1
 80036fa:	0020      	movs	r0, r4
 80036fc:	0029      	movs	r1, r5
 80036fe:	f7fe fc29 	bl	8001f54 <__aeabi_dmul>
 8003702:	0002      	movs	r2, r0
 8003704:	000b      	movs	r3, r1
 8003706:	0010      	movs	r0, r2
 8003708:	0019      	movs	r1, r3
 800370a:	f7ff fb43 	bl	8002d94 <__aeabi_d2f>
 800370e:	1c03      	adds	r3, r0, #0
 8003710:	613b      	str	r3, [r7, #16]

        intToStr((int32_t)fpart, res + i + 1 + startIndex, afterpoint);
 8003712:	6938      	ldr	r0, [r7, #16]
 8003714:	f7fd fbc8 	bl	8000ea8 <__aeabi_f2iz>
 8003718:	19bb      	adds	r3, r7, r6
 800371a:	781a      	ldrb	r2, [r3, #0]
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	18d3      	adds	r3, r2, r3
 8003720:	3301      	adds	r3, #1
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	18d1      	adds	r1, r2, r3
 8003726:	1dfb      	adds	r3, r7, #7
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	001a      	movs	r2, r3
 800372c:	f7ff fec0 	bl	80034b0 <intToStr>
 8003730:	e000      	b.n	8003734 <ftoa+0x1fc>
	if(res == NULL) return;
 8003732:	46c0      	nop			@ (mov r8, r8)
    }
}
 8003734:	46bd      	mov	sp, r7
 8003736:	b009      	add	sp, #36	@ 0x24
 8003738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800373a:	46c0      	nop			@ (mov r8, r8)
 800373c:	08007508 	.word	0x08007508
 8003740:	7f7fffff 	.word	0x7f7fffff
 8003744:	0800750c 	.word	0x0800750c
 8003748:	40240000 	.word	0x40240000

0800374c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800374c:	b590      	push	{r4, r7, lr}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003752:	f000 fbd5 	bl	8003f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003756:	f000 f857 	bl	8003808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800375a:	f000 f985 	bl	8003a68 <MX_GPIO_Init>
  MX_ADC1_Init();
 800375e:	f000 f89b 	bl	8003898 <MX_ADC1_Init>
  MX_SPI2_Init();
 8003762:	f000 f941 	bl	80039e8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  reset_screen();
 8003766:	f7ff fbb7 	bl	8002ed8 <reset_screen>

  NHD_LCDstatus_t errorCode = NHD_SPI_OK;
 800376a:	1cfb      	adds	r3, r7, #3
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
  errorCode = init_screen();
 8003770:	1cfc      	adds	r4, r7, #3
 8003772:	f7ff fbca 	bl	8002f0a <init_screen>
 8003776:	0003      	movs	r3, r0
 8003778:	7023      	strb	r3, [r4, #0]
  if(errorCode != NHD_SPI_OK)
  {
	 //TODO: Gracefully handle initialization error
  }

  errorCode = clear_screen();
 800377a:	1cfc      	adds	r4, r7, #3
 800377c:	f7ff fc46 	bl	800300c <clear_screen>
 8003780:	0003      	movs	r3, r0
 8003782:	7023      	strb	r3, [r4, #0]
  if(errorCode != NHD_SPI_OK)
  {
	  //TODO: Gracefully handle clear screen error
  }
  errorCode = comm_write(SET_SRT_ROW); // To first line
 8003784:	1cfc      	adds	r4, r7, #3
 8003786:	2040      	movs	r0, #64	@ 0x40
 8003788:	f7ff fccc 	bl	8003124 <comm_write>
 800378c:	0003      	movs	r3, r0
 800378e:	7023      	strb	r3, [r4, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Get voltage and current values from ADC
	  for(int i = 0; i < 4; i++)
 8003790:	2300      	movs	r3, #0
 8003792:	607b      	str	r3, [r7, #4]
 8003794:	e015      	b.n	80037c2 <main+0x76>
	  {
		  HAL_ADC_Start(&hadc1);
 8003796:	4b1a      	ldr	r3, [pc, #104]	@ (8003800 <main+0xb4>)
 8003798:	0018      	movs	r0, r3
 800379a:	f000 ff5b 	bl	8004654 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1);
 800379e:	4b18      	ldr	r3, [pc, #96]	@ (8003800 <main+0xb4>)
 80037a0:	2101      	movs	r1, #1
 80037a2:	0018      	movs	r0, r3
 80037a4:	f000 ffa4 	bl	80046f0 <HAL_ADC_PollForConversion>
		  ADC_buffer[i] = HAL_ADC_GetValue(&hadc1);
 80037a8:	4b15      	ldr	r3, [pc, #84]	@ (8003800 <main+0xb4>)
 80037aa:	0018      	movs	r0, r3
 80037ac:	f001 f834 	bl	8004818 <HAL_ADC_GetValue>
 80037b0:	0003      	movs	r3, r0
 80037b2:	b299      	uxth	r1, r3
 80037b4:	4b13      	ldr	r3, [pc, #76]	@ (8003804 <main+0xb8>)
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	0052      	lsls	r2, r2, #1
 80037ba:	52d1      	strh	r1, [r2, r3]
	  for(int i = 0; i < 4; i++)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3301      	adds	r3, #1
 80037c0:	607b      	str	r3, [r7, #4]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b03      	cmp	r3, #3
 80037c6:	dde6      	ble.n	8003796 <main+0x4a>
	  }//Now the buffer contains all 4 values.

	  //Send input voltage, output voltage, input current, output current to the LCD screen
	  errorCode = print_power_value(v_input);
 80037c8:	1cfc      	adds	r4, r7, #3
 80037ca:	2000      	movs	r0, #0
 80037cc:	f000 f9aa 	bl	8003b24 <print_power_value>
 80037d0:	0003      	movs	r3, r0
 80037d2:	7023      	strb	r3, [r4, #0]
	  if(errorCode != NHD_SPI_OK)
	  {
		  //TODO: Gracefully handle printing error
	  }
	  errorCode = print_power_value(v_output);
 80037d4:	1cfc      	adds	r4, r7, #3
 80037d6:	2001      	movs	r0, #1
 80037d8:	f000 f9a4 	bl	8003b24 <print_power_value>
 80037dc:	0003      	movs	r3, r0
 80037de:	7023      	strb	r3, [r4, #0]
	  if(errorCode != NHD_SPI_OK)
	  {
	  	  //TODO: Gracefully handle printing error
	  }
	  errorCode = print_power_value(i_input);
 80037e0:	1cfc      	adds	r4, r7, #3
 80037e2:	2002      	movs	r0, #2
 80037e4:	f000 f99e 	bl	8003b24 <print_power_value>
 80037e8:	0003      	movs	r3, r0
 80037ea:	7023      	strb	r3, [r4, #0]
	  if(errorCode != NHD_SPI_OK)
	  {
	  	  //TODO: Gracefully handle printing error
	  }
	  errorCode = print_power_value(i_output);
 80037ec:	1cfc      	adds	r4, r7, #3
 80037ee:	2003      	movs	r0, #3
 80037f0:	f000 f998 	bl	8003b24 <print_power_value>
 80037f4:	0003      	movs	r3, r0
 80037f6:	7023      	strb	r3, [r4, #0]
	  if(errorCode != NHD_SPI_OK)
	  {
	  	  //TODO: Gracefully handle printing error
	  }
	  //delay for 100ms
	  HAL_Delay(100);
 80037f8:	2064      	movs	r0, #100	@ 0x64
 80037fa:	f000 fc07 	bl	800400c <HAL_Delay>
	  for(int i = 0; i < 4; i++)
 80037fe:	e7c7      	b.n	8003790 <main+0x44>
 8003800:	2000009c 	.word	0x2000009c
 8003804:	20000164 	.word	0x20000164

08003808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003808:	b590      	push	{r4, r7, lr}
 800380a:	b093      	sub	sp, #76	@ 0x4c
 800380c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800380e:	2414      	movs	r4, #20
 8003810:	193b      	adds	r3, r7, r4
 8003812:	0018      	movs	r0, r3
 8003814:	2334      	movs	r3, #52	@ 0x34
 8003816:	001a      	movs	r2, r3
 8003818:	2100      	movs	r1, #0
 800381a:	f002 fef7 	bl	800660c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800381e:	1d3b      	adds	r3, r7, #4
 8003820:	0018      	movs	r0, r3
 8003822:	2310      	movs	r3, #16
 8003824:	001a      	movs	r2, r3
 8003826:	2100      	movs	r1, #0
 8003828:	f002 fef0 	bl	800660c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800382c:	2380      	movs	r3, #128	@ 0x80
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	0018      	movs	r0, r3
 8003832:	f001 fe83 	bl	800553c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003836:	193b      	adds	r3, r7, r4
 8003838:	2202      	movs	r2, #2
 800383a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800383c:	193b      	adds	r3, r7, r4
 800383e:	2280      	movs	r2, #128	@ 0x80
 8003840:	0052      	lsls	r2, r2, #1
 8003842:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003844:	193b      	adds	r3, r7, r4
 8003846:	2200      	movs	r2, #0
 8003848:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800384a:	193b      	adds	r3, r7, r4
 800384c:	2240      	movs	r2, #64	@ 0x40
 800384e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003850:	193b      	adds	r3, r7, r4
 8003852:	2200      	movs	r2, #0
 8003854:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003856:	193b      	adds	r3, r7, r4
 8003858:	0018      	movs	r0, r3
 800385a:	f001 feaf 	bl	80055bc <HAL_RCC_OscConfig>
 800385e:	1e03      	subs	r3, r0, #0
 8003860:	d001      	beq.n	8003866 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003862:	f000 fa19 	bl	8003c98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003866:	1d3b      	adds	r3, r7, #4
 8003868:	2207      	movs	r2, #7
 800386a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800386c:	1d3b      	adds	r3, r7, #4
 800386e:	2200      	movs	r2, #0
 8003870:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003872:	1d3b      	adds	r3, r7, #4
 8003874:	2200      	movs	r2, #0
 8003876:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003878:	1d3b      	adds	r3, r7, #4
 800387a:	2200      	movs	r2, #0
 800387c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800387e:	1d3b      	adds	r3, r7, #4
 8003880:	2100      	movs	r1, #0
 8003882:	0018      	movs	r0, r3
 8003884:	f002 f9aa 	bl	8005bdc <HAL_RCC_ClockConfig>
 8003888:	1e03      	subs	r3, r0, #0
 800388a:	d001      	beq.n	8003890 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800388c:	f000 fa04 	bl	8003c98 <Error_Handler>
  }
}
 8003890:	46c0      	nop			@ (mov r8, r8)
 8003892:	46bd      	mov	sp, r7
 8003894:	b013      	add	sp, #76	@ 0x4c
 8003896:	bd90      	pop	{r4, r7, pc}

08003898 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800389e:	1d3b      	adds	r3, r7, #4
 80038a0:	0018      	movs	r0, r3
 80038a2:	230c      	movs	r3, #12
 80038a4:	001a      	movs	r2, r3
 80038a6:	2100      	movs	r1, #0
 80038a8:	f002 feb0 	bl	800660c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80038ac:	4b48      	ldr	r3, [pc, #288]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038ae:	4a49      	ldr	r2, [pc, #292]	@ (80039d4 <MX_ADC1_Init+0x13c>)
 80038b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80038b2:	4b47      	ldr	r3, [pc, #284]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038b4:	2280      	movs	r2, #128	@ 0x80
 80038b6:	05d2      	lsls	r2, r2, #23
 80038b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80038ba:	4b45      	ldr	r3, [pc, #276]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038bc:	2200      	movs	r2, #0
 80038be:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80038c0:	4b43      	ldr	r3, [pc, #268]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80038c6:	4b42      	ldr	r3, [pc, #264]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038c8:	2280      	movs	r2, #128	@ 0x80
 80038ca:	0392      	lsls	r2, r2, #14
 80038cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80038ce:	4b40      	ldr	r3, [pc, #256]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038d0:	2204      	movs	r2, #4
 80038d2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80038d4:	4b3e      	ldr	r3, [pc, #248]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80038da:	4b3d      	ldr	r3, [pc, #244]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038dc:	2200      	movs	r2, #0
 80038de:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80038e0:	4b3b      	ldr	r3, [pc, #236]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 80038e6:	4b3a      	ldr	r3, [pc, #232]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038e8:	2204      	movs	r2, #4
 80038ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80038ec:	4b38      	ldr	r3, [pc, #224]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038ee:	2220      	movs	r2, #32
 80038f0:	2101      	movs	r1, #1
 80038f2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80038f4:	4b36      	ldr	r3, [pc, #216]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80038fa:	4b35      	ldr	r3, [pc, #212]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003900:	4b33      	ldr	r3, [pc, #204]	@ (80039d0 <MX_ADC1_Init+0x138>)
 8003902:	222c      	movs	r2, #44	@ 0x2c
 8003904:	2100      	movs	r1, #0
 8003906:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003908:	4b31      	ldr	r3, [pc, #196]	@ (80039d0 <MX_ADC1_Init+0x138>)
 800390a:	2200      	movs	r2, #0
 800390c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800390e:	4b30      	ldr	r3, [pc, #192]	@ (80039d0 <MX_ADC1_Init+0x138>)
 8003910:	2207      	movs	r2, #7
 8003912:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8003914:	4b2e      	ldr	r3, [pc, #184]	@ (80039d0 <MX_ADC1_Init+0x138>)
 8003916:	2207      	movs	r2, #7
 8003918:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800391a:	4b2d      	ldr	r3, [pc, #180]	@ (80039d0 <MX_ADC1_Init+0x138>)
 800391c:	223c      	movs	r2, #60	@ 0x3c
 800391e:	2100      	movs	r1, #0
 8003920:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003922:	4b2b      	ldr	r3, [pc, #172]	@ (80039d0 <MX_ADC1_Init+0x138>)
 8003924:	2200      	movs	r2, #0
 8003926:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003928:	4b29      	ldr	r3, [pc, #164]	@ (80039d0 <MX_ADC1_Init+0x138>)
 800392a:	0018      	movs	r0, r3
 800392c:	f000 fcea 	bl	8004304 <HAL_ADC_Init>
 8003930:	1e03      	subs	r3, r0, #0
 8003932:	d001      	beq.n	8003938 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8003934:	f000 f9b0 	bl	8003c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003938:	1d3b      	adds	r3, r7, #4
 800393a:	4a27      	ldr	r2, [pc, #156]	@ (80039d8 <MX_ADC1_Init+0x140>)
 800393c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800393e:	1d3b      	adds	r3, r7, #4
 8003940:	2200      	movs	r2, #0
 8003942:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003944:	1d3b      	adds	r3, r7, #4
 8003946:	2200      	movs	r2, #0
 8003948:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800394a:	1d3a      	adds	r2, r7, #4
 800394c:	4b20      	ldr	r3, [pc, #128]	@ (80039d0 <MX_ADC1_Init+0x138>)
 800394e:	0011      	movs	r1, r2
 8003950:	0018      	movs	r0, r3
 8003952:	f000 ff6d 	bl	8004830 <HAL_ADC_ConfigChannel>
 8003956:	1e03      	subs	r3, r0, #0
 8003958:	d001      	beq.n	800395e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800395a:	f000 f99d 	bl	8003c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800395e:	1d3b      	adds	r3, r7, #4
 8003960:	4a1e      	ldr	r2, [pc, #120]	@ (80039dc <MX_ADC1_Init+0x144>)
 8003962:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003964:	1d3b      	adds	r3, r7, #4
 8003966:	2204      	movs	r2, #4
 8003968:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800396a:	1d3a      	adds	r2, r7, #4
 800396c:	4b18      	ldr	r3, [pc, #96]	@ (80039d0 <MX_ADC1_Init+0x138>)
 800396e:	0011      	movs	r1, r2
 8003970:	0018      	movs	r0, r3
 8003972:	f000 ff5d 	bl	8004830 <HAL_ADC_ConfigChannel>
 8003976:	1e03      	subs	r3, r0, #0
 8003978:	d001      	beq.n	800397e <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800397a:	f000 f98d 	bl	8003c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800397e:	1d3b      	adds	r3, r7, #4
 8003980:	4a17      	ldr	r2, [pc, #92]	@ (80039e0 <MX_ADC1_Init+0x148>)
 8003982:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003984:	1d3b      	adds	r3, r7, #4
 8003986:	2208      	movs	r2, #8
 8003988:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800398a:	1d3a      	adds	r2, r7, #4
 800398c:	4b10      	ldr	r3, [pc, #64]	@ (80039d0 <MX_ADC1_Init+0x138>)
 800398e:	0011      	movs	r1, r2
 8003990:	0018      	movs	r0, r3
 8003992:	f000 ff4d 	bl	8004830 <HAL_ADC_ConfigChannel>
 8003996:	1e03      	subs	r3, r0, #0
 8003998:	d001      	beq.n	800399e <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 800399a:	f000 f97d 	bl	8003c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800399e:	1d3b      	adds	r3, r7, #4
 80039a0:	4a10      	ldr	r2, [pc, #64]	@ (80039e4 <MX_ADC1_Init+0x14c>)
 80039a2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80039a4:	1d3b      	adds	r3, r7, #4
 80039a6:	220c      	movs	r2, #12
 80039a8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80039aa:	1d3a      	adds	r2, r7, #4
 80039ac:	4b08      	ldr	r3, [pc, #32]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80039ae:	0011      	movs	r1, r2
 80039b0:	0018      	movs	r0, r3
 80039b2:	f000 ff3d 	bl	8004830 <HAL_ADC_ConfigChannel>
 80039b6:	1e03      	subs	r3, r0, #0
 80039b8:	d001      	beq.n	80039be <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 80039ba:	f000 f96d 	bl	8003c98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80039be:	4b04      	ldr	r3, [pc, #16]	@ (80039d0 <MX_ADC1_Init+0x138>)
 80039c0:	0018      	movs	r0, r3
 80039c2:	f001 fa89 	bl	8004ed8 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_Init 2 */

}
 80039c6:	46c0      	nop			@ (mov r8, r8)
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b004      	add	sp, #16
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	46c0      	nop			@ (mov r8, r8)
 80039d0:	2000009c 	.word	0x2000009c
 80039d4:	40012400 	.word	0x40012400
 80039d8:	2c000800 	.word	0x2c000800
 80039dc:	20000100 	.word	0x20000100
 80039e0:	18000040 	.word	0x18000040
 80039e4:	1c000080 	.word	0x1c000080

080039e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80039ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003a60 <MX_SPI2_Init+0x78>)
 80039ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003a64 <MX_SPI2_Init+0x7c>)
 80039f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80039f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a60 <MX_SPI2_Init+0x78>)
 80039f4:	2282      	movs	r2, #130	@ 0x82
 80039f6:	0052      	lsls	r2, r2, #1
 80039f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80039fa:	4b19      	ldr	r3, [pc, #100]	@ (8003a60 <MX_SPI2_Init+0x78>)
 80039fc:	2280      	movs	r2, #128	@ 0x80
 80039fe:	0212      	lsls	r2, r2, #8
 8003a00:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a02:	4b17      	ldr	r3, [pc, #92]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a04:	22e0      	movs	r2, #224	@ 0xe0
 8003a06:	00d2      	lsls	r2, r2, #3
 8003a08:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a0a:	4b15      	ldr	r3, [pc, #84]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a10:	4b13      	ldr	r3, [pc, #76]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003a16:	4b12      	ldr	r3, [pc, #72]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a18:	2280      	movs	r2, #128	@ 0x80
 8003a1a:	0092      	lsls	r2, r2, #2
 8003a1c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a1e:	4b10      	ldr	r3, [pc, #64]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a24:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a30:	4b0b      	ldr	r3, [pc, #44]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003a36:	4b0a      	ldr	r3, [pc, #40]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a38:	2207      	movs	r2, #7
 8003a3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003a3c:	4b08      	ldr	r3, [pc, #32]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003a42:	4b07      	ldr	r3, [pc, #28]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a44:	2208      	movs	r2, #8
 8003a46:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003a48:	4b05      	ldr	r3, [pc, #20]	@ (8003a60 <MX_SPI2_Init+0x78>)
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	f002 fa50 	bl	8005ef0 <HAL_SPI_Init>
 8003a50:	1e03      	subs	r3, r0, #0
 8003a52:	d001      	beq.n	8003a58 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8003a54:	f000 f920 	bl	8003c98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003a58:	46c0      	nop			@ (mov r8, r8)
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	46c0      	nop			@ (mov r8, r8)
 8003a60:	20000100 	.word	0x20000100
 8003a64:	40003800 	.word	0x40003800

08003a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a68:	b590      	push	{r4, r7, lr}
 8003a6a:	b089      	sub	sp, #36	@ 0x24
 8003a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a6e:	240c      	movs	r4, #12
 8003a70:	193b      	adds	r3, r7, r4
 8003a72:	0018      	movs	r0, r3
 8003a74:	2314      	movs	r3, #20
 8003a76:	001a      	movs	r2, r3
 8003a78:	2100      	movs	r1, #0
 8003a7a:	f002 fdc7 	bl	800660c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7e:	4b27      	ldr	r3, [pc, #156]	@ (8003b1c <MX_GPIO_Init+0xb4>)
 8003a80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a82:	4b26      	ldr	r3, [pc, #152]	@ (8003b1c <MX_GPIO_Init+0xb4>)
 8003a84:	2102      	movs	r1, #2
 8003a86:	430a      	orrs	r2, r1
 8003a88:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a8a:	4b24      	ldr	r3, [pc, #144]	@ (8003b1c <MX_GPIO_Init+0xb4>)
 8003a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a8e:	2202      	movs	r2, #2
 8003a90:	4013      	ands	r3, r2
 8003a92:	60bb      	str	r3, [r7, #8]
 8003a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a96:	4b21      	ldr	r3, [pc, #132]	@ (8003b1c <MX_GPIO_Init+0xb4>)
 8003a98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a9a:	4b20      	ldr	r3, [pc, #128]	@ (8003b1c <MX_GPIO_Init+0xb4>)
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	635a      	str	r2, [r3, #52]	@ 0x34
 8003aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <MX_GPIO_Init+0xb4>)
 8003aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	607b      	str	r3, [r7, #4]
 8003aac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, _RST_Pin|A0_Pin, GPIO_PIN_RESET);
 8003aae:	23a0      	movs	r3, #160	@ 0xa0
 8003ab0:	05db      	lsls	r3, r3, #23
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	2106      	movs	r1, #6
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f001 fd22 	bl	8005500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_RESET);
 8003abc:	4b18      	ldr	r3, [pc, #96]	@ (8003b20 <MX_GPIO_Init+0xb8>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	2108      	movs	r1, #8
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f001 fd1c 	bl	8005500 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : _RST_Pin A0_Pin */
  GPIO_InitStruct.Pin = _RST_Pin|A0_Pin;
 8003ac8:	193b      	adds	r3, r7, r4
 8003aca:	2206      	movs	r2, #6
 8003acc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ace:	193b      	adds	r3, r7, r4
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad4:	193b      	adds	r3, r7, r4
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ada:	193b      	adds	r3, r7, r4
 8003adc:	2200      	movs	r2, #0
 8003ade:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ae0:	193a      	adds	r2, r7, r4
 8003ae2:	23a0      	movs	r3, #160	@ 0xa0
 8003ae4:	05db      	lsls	r3, r3, #23
 8003ae6:	0011      	movs	r1, r2
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f001 fba5 	bl	8005238 <HAL_GPIO_Init>

  /*Configure GPIO pin : _CS_Pin */
  GPIO_InitStruct.Pin = _CS_Pin;
 8003aee:	0021      	movs	r1, r4
 8003af0:	187b      	adds	r3, r7, r1
 8003af2:	2208      	movs	r2, #8
 8003af4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003af6:	187b      	adds	r3, r7, r1
 8003af8:	2201      	movs	r2, #1
 8003afa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afc:	187b      	adds	r3, r7, r1
 8003afe:	2200      	movs	r2, #0
 8003b00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b02:	187b      	adds	r3, r7, r1
 8003b04:	2200      	movs	r2, #0
 8003b06:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(_CS_GPIO_Port, &GPIO_InitStruct);
 8003b08:	187b      	adds	r3, r7, r1
 8003b0a:	4a05      	ldr	r2, [pc, #20]	@ (8003b20 <MX_GPIO_Init+0xb8>)
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	0010      	movs	r0, r2
 8003b10:	f001 fb92 	bl	8005238 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003b14:	46c0      	nop			@ (mov r8, r8)
 8003b16:	46bd      	mov	sp, r7
 8003b18:	b009      	add	sp, #36	@ 0x24
 8003b1a:	bd90      	pop	{r4, r7, pc}
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	50000400 	.word	0x50000400

08003b24 <print_power_value>:
 *
 * @param index:
 * @retval None
 */
static NHD_LCDstatus_t print_power_value(uint8_t index)
{
 8003b24:	b5b0      	push	{r4, r5, r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	0002      	movs	r2, r0
 8003b2c:	1dfb      	adds	r3, r7, #7
 8003b2e:	701a      	strb	r2, [r3, #0]
	uint8_t decimals = 0;
 8003b30:	230f      	movs	r3, #15
 8003b32:	18fb      	adds	r3, r7, r3
 8003b34:	2200      	movs	r2, #0
 8003b36:	701a      	strb	r2, [r3, #0]
	if(index == v_input || index == v_output)
 8003b38:	1dfb      	adds	r3, r7, #7
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <print_power_value+0x24>
 8003b40:	1dfb      	adds	r3, r7, #7
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d104      	bne.n	8003b52 <print_power_value+0x2e>
		decimals = 2;
 8003b48:	230f      	movs	r3, #15
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	2202      	movs	r2, #2
 8003b4e:	701a      	strb	r2, [r3, #0]
 8003b50:	e003      	b.n	8003b5a <print_power_value+0x36>
	else // if(index == i_input || i_output)
		decimals = 3;
 8003b52:	230f      	movs	r3, #15
 8003b54:	18fb      	adds	r3, r7, r3
 8003b56:	2203      	movs	r2, #3
 8003b58:	701a      	strb	r2, [r3, #0]



	ftoa((float)ADC_buffer[index]*scales[index]/adc_res, numText, decimals);
 8003b5a:	1dfb      	adds	r3, r7, #7
 8003b5c:	781a      	ldrb	r2, [r3, #0]
 8003b5e:	4b46      	ldr	r3, [pc, #280]	@ (8003c78 <print_power_value+0x154>)
 8003b60:	0052      	lsls	r2, r2, #1
 8003b62:	5ad3      	ldrh	r3, [r2, r3]
 8003b64:	0018      	movs	r0, r3
 8003b66:	f7fd fa0b 	bl	8000f80 <__aeabi_ui2f>
 8003b6a:	1dfb      	adds	r3, r7, #7
 8003b6c:	781a      	ldrb	r2, [r3, #0]
 8003b6e:	4b43      	ldr	r3, [pc, #268]	@ (8003c7c <print_power_value+0x158>)
 8003b70:	0092      	lsls	r2, r2, #2
 8003b72:	58d3      	ldr	r3, [r2, r3]
 8003b74:	1c19      	adds	r1, r3, #0
 8003b76:	f7fc fe9f 	bl	80008b8 <__aeabi_fmul>
 8003b7a:	1c03      	adds	r3, r0, #0
 8003b7c:	1c1c      	adds	r4, r3, #0
 8003b7e:	4b40      	ldr	r3, [pc, #256]	@ (8003c80 <print_power_value+0x15c>)
 8003b80:	0018      	movs	r0, r3
 8003b82:	f7fd f9b1 	bl	8000ee8 <__aeabi_i2f>
 8003b86:	1c03      	adds	r3, r0, #0
 8003b88:	1c19      	adds	r1, r3, #0
 8003b8a:	1c20      	adds	r0, r4, #0
 8003b8c:	f7fc fcae 	bl	80004ec <__aeabi_fdiv>
 8003b90:	1c03      	adds	r3, r0, #0
 8003b92:	1c18      	adds	r0, r3, #0
 8003b94:	230f      	movs	r3, #15
 8003b96:	18fb      	adds	r3, r7, r3
 8003b98:	781a      	ldrb	r2, [r3, #0]
 8003b9a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c84 <print_power_value+0x160>)
 8003b9c:	0019      	movs	r1, r3
 8003b9e:	f7ff fccb 	bl	8003538 <ftoa>
	memset(desText, '\0', sizeof(desText));
 8003ba2:	4b39      	ldr	r3, [pc, #228]	@ (8003c88 <print_power_value+0x164>)
 8003ba4:	2232      	movs	r2, #50	@ 0x32
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f002 fd2f 	bl	800660c <memset>
	strcat(desText, headers[index]);
 8003bae:	1dfb      	adds	r3, r7, #7
 8003bb0:	781a      	ldrb	r2, [r3, #0]
 8003bb2:	4b36      	ldr	r3, [pc, #216]	@ (8003c8c <print_power_value+0x168>)
 8003bb4:	0092      	lsls	r2, r2, #2
 8003bb6:	58d2      	ldr	r2, [r2, r3]
 8003bb8:	4b33      	ldr	r3, [pc, #204]	@ (8003c88 <print_power_value+0x164>)
 8003bba:	0011      	movs	r1, r2
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f002 fd2d 	bl	800661c <strcat>
	strcat(desText, numText);
 8003bc2:	4a30      	ldr	r2, [pc, #192]	@ (8003c84 <print_power_value+0x160>)
 8003bc4:	4b30      	ldr	r3, [pc, #192]	@ (8003c88 <print_power_value+0x164>)
 8003bc6:	0011      	movs	r1, r2
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f002 fd27 	bl	800661c <strcat>
	if(index == v_input || index == v_output)
 8003bce:	1dfb      	adds	r3, r7, #7
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <print_power_value+0xba>
 8003bd6:	1dfb      	adds	r3, r7, #7
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d10f      	bne.n	8003bfe <print_power_value+0xda>
		strcat(desText, " V");
 8003bde:	4b2a      	ldr	r3, [pc, #168]	@ (8003c88 <print_power_value+0x164>)
 8003be0:	0018      	movs	r0, r3
 8003be2:	f7fc fa8d 	bl	8000100 <strlen>
 8003be6:	0003      	movs	r3, r0
 8003be8:	001a      	movs	r2, r3
 8003bea:	4b27      	ldr	r3, [pc, #156]	@ (8003c88 <print_power_value+0x164>)
 8003bec:	18d2      	adds	r2, r2, r3
 8003bee:	4b28      	ldr	r3, [pc, #160]	@ (8003c90 <print_power_value+0x16c>)
 8003bf0:	0010      	movs	r0, r2
 8003bf2:	0019      	movs	r1, r3
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	001a      	movs	r2, r3
 8003bf8:	f002 fd48 	bl	800668c <memcpy>
 8003bfc:	e00e      	b.n	8003c1c <print_power_value+0xf8>
	else
		strcat(desText, " A");
 8003bfe:	4b22      	ldr	r3, [pc, #136]	@ (8003c88 <print_power_value+0x164>)
 8003c00:	0018      	movs	r0, r3
 8003c02:	f7fc fa7d 	bl	8000100 <strlen>
 8003c06:	0003      	movs	r3, r0
 8003c08:	001a      	movs	r2, r3
 8003c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8003c88 <print_power_value+0x164>)
 8003c0c:	18d2      	adds	r2, r2, r3
 8003c0e:	4b21      	ldr	r3, [pc, #132]	@ (8003c94 <print_power_value+0x170>)
 8003c10:	0010      	movs	r0, r2
 8003c12:	0019      	movs	r1, r3
 8003c14:	2303      	movs	r3, #3
 8003c16:	001a      	movs	r2, r3
 8003c18:	f002 fd38 	bl	800668c <memcpy>

	NHD_LCDstatus_t errorCode = NHD_SPI_OK;
 8003c1c:	250e      	movs	r5, #14
 8003c1e:	197b      	adds	r3, r7, r5
 8003c20:	2200      	movs	r2, #0
 8003c22:	701a      	strb	r2, [r3, #0]
	if((errorCode = print_data(desText, index)) != NHD_SPI_OK)
 8003c24:	197c      	adds	r4, r7, r5
 8003c26:	1dfb      	adds	r3, r7, #7
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	4b17      	ldr	r3, [pc, #92]	@ (8003c88 <print_power_value+0x164>)
 8003c2c:	0011      	movs	r1, r2
 8003c2e:	0018      	movs	r0, r3
 8003c30:	f7ff fafc 	bl	800322c <print_data>
 8003c34:	0003      	movs	r3, r0
 8003c36:	7023      	strb	r3, [r4, #0]
 8003c38:	197b      	adds	r3, r7, r5
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d002      	beq.n	8003c46 <print_power_value+0x122>
		return errorCode;
 8003c40:	197b      	adds	r3, r7, r5
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	e014      	b.n	8003c70 <print_power_value+0x14c>
	if((errorCode = erase_trails(desText, index)) != NHD_SPI_OK)
 8003c46:	250e      	movs	r5, #14
 8003c48:	197c      	adds	r4, r7, r5
 8003c4a:	1dfb      	adds	r3, r7, #7
 8003c4c:	781a      	ldrb	r2, [r3, #0]
 8003c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c88 <print_power_value+0x164>)
 8003c50:	0011      	movs	r1, r2
 8003c52:	0018      	movs	r0, r3
 8003c54:	f7ff fb7e 	bl	8003354 <erase_trails>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	7023      	strb	r3, [r4, #0]
 8003c5c:	197b      	adds	r3, r7, r5
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d002      	beq.n	8003c6a <print_power_value+0x146>
		return errorCode;
 8003c64:	197b      	adds	r3, r7, r5
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	e002      	b.n	8003c70 <print_power_value+0x14c>

	return errorCode;
 8003c6a:	230e      	movs	r3, #14
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	781b      	ldrb	r3, [r3, #0]
}
 8003c70:	0018      	movs	r0, r3
 8003c72:	46bd      	mov	sp, r7
 8003c74:	b004      	add	sp, #16
 8003c76:	bdb0      	pop	{r4, r5, r7, pc}
 8003c78:	20000164 	.word	0x20000164
 8003c7c:	080077bc 	.word	0x080077bc
 8003c80:	00000fff 	.word	0x00000fff
 8003c84:	2000016c 	.word	0x2000016c
 8003c88:	20000180 	.word	0x20000180
 8003c8c:	20000000 	.word	0x20000000
 8003c90:	08007510 	.word	0x08007510
 8003c94:	08007514 	.word	0x08007514

08003c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c9c:	b672      	cpsid	i
}
 8003c9e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ca0:	46c0      	nop			@ (mov r8, r8)
 8003ca2:	e7fd      	b.n	8003ca0 <Error_Handler+0x8>

08003ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003caa:	4b0f      	ldr	r3, [pc, #60]	@ (8003ce8 <HAL_MspInit+0x44>)
 8003cac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cae:	4b0e      	ldr	r3, [pc, #56]	@ (8003ce8 <HAL_MspInit+0x44>)
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	641a      	str	r2, [r3, #64]	@ 0x40
 8003cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce8 <HAL_MspInit+0x44>)
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	2201      	movs	r2, #1
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	607b      	str	r3, [r7, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cc2:	4b09      	ldr	r3, [pc, #36]	@ (8003ce8 <HAL_MspInit+0x44>)
 8003cc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cc6:	4b08      	ldr	r3, [pc, #32]	@ (8003ce8 <HAL_MspInit+0x44>)
 8003cc8:	2180      	movs	r1, #128	@ 0x80
 8003cca:	0549      	lsls	r1, r1, #21
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003cd0:	4b05      	ldr	r3, [pc, #20]	@ (8003ce8 <HAL_MspInit+0x44>)
 8003cd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cd4:	2380      	movs	r3, #128	@ 0x80
 8003cd6:	055b      	lsls	r3, r3, #21
 8003cd8:	4013      	ands	r3, r2
 8003cda:	603b      	str	r3, [r7, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b002      	add	sp, #8
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	46c0      	nop			@ (mov r8, r8)
 8003ce8:	40021000 	.word	0x40021000

08003cec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cec:	b590      	push	{r4, r7, lr}
 8003cee:	b08b      	sub	sp, #44	@ 0x2c
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cf4:	2414      	movs	r4, #20
 8003cf6:	193b      	adds	r3, r7, r4
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	2314      	movs	r3, #20
 8003cfc:	001a      	movs	r2, r3
 8003cfe:	2100      	movs	r1, #0
 8003d00:	f002 fc84 	bl	800660c <memset>
  if(hadc->Instance==ADC1)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a26      	ldr	r2, [pc, #152]	@ (8003da4 <HAL_ADC_MspInit+0xb8>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d145      	bne.n	8003d9a <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003d0e:	4b26      	ldr	r3, [pc, #152]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d12:	4b25      	ldr	r3, [pc, #148]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d14:	2180      	movs	r1, #128	@ 0x80
 8003d16:	0349      	lsls	r1, r1, #13
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d1c:	4b22      	ldr	r3, [pc, #136]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d20:	2380      	movs	r3, #128	@ 0x80
 8003d22:	035b      	lsls	r3, r3, #13
 8003d24:	4013      	ands	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]
 8003d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d30:	2102      	movs	r1, #2
 8003d32:	430a      	orrs	r2, r1
 8003d34:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d36:	4b1c      	ldr	r3, [pc, #112]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d42:	4b19      	ldr	r3, [pc, #100]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d46:	4b18      	ldr	r3, [pc, #96]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d48:	2101      	movs	r1, #1
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d4e:	4b16      	ldr	r3, [pc, #88]	@ (8003da8 <HAL_ADC_MspInit+0xbc>)
 8003d50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d52:	2201      	movs	r2, #1
 8003d54:	4013      	ands	r3, r2
 8003d56:	60bb      	str	r3, [r7, #8]
 8003d58:	68bb      	ldr	r3, [r7, #8]
    PB7     ------> ADC1_IN11
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = S_Input_Voltage_Pin|S_Output_Voltage_Pin;
 8003d5a:	193b      	adds	r3, r7, r4
 8003d5c:	2281      	movs	r2, #129	@ 0x81
 8003d5e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d60:	193b      	adds	r3, r7, r4
 8003d62:	2203      	movs	r2, #3
 8003d64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d66:	193b      	adds	r3, r7, r4
 8003d68:	2200      	movs	r2, #0
 8003d6a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d6c:	193b      	adds	r3, r7, r4
 8003d6e:	4a0f      	ldr	r2, [pc, #60]	@ (8003dac <HAL_ADC_MspInit+0xc0>)
 8003d70:	0019      	movs	r1, r3
 8003d72:	0010      	movs	r0, r2
 8003d74:	f001 fa60 	bl	8005238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = S_Input_Current_Pin|S_Output_Current_Pin;
 8003d78:	0021      	movs	r1, r4
 8003d7a:	187b      	adds	r3, r7, r1
 8003d7c:	22c0      	movs	r2, #192	@ 0xc0
 8003d7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d80:	187b      	adds	r3, r7, r1
 8003d82:	2203      	movs	r2, #3
 8003d84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d86:	187b      	adds	r3, r7, r1
 8003d88:	2200      	movs	r2, #0
 8003d8a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d8c:	187a      	adds	r2, r7, r1
 8003d8e:	23a0      	movs	r3, #160	@ 0xa0
 8003d90:	05db      	lsls	r3, r3, #23
 8003d92:	0011      	movs	r1, r2
 8003d94:	0018      	movs	r0, r3
 8003d96:	f001 fa4f 	bl	8005238 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d9a:	46c0      	nop			@ (mov r8, r8)
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	b00b      	add	sp, #44	@ 0x2c
 8003da0:	bd90      	pop	{r4, r7, pc}
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	40012400 	.word	0x40012400
 8003da8:	40021000 	.word	0x40021000
 8003dac:	50000400 	.word	0x50000400

08003db0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003db0:	b590      	push	{r4, r7, lr}
 8003db2:	b08b      	sub	sp, #44	@ 0x2c
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db8:	2414      	movs	r4, #20
 8003dba:	193b      	adds	r3, r7, r4
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	2314      	movs	r3, #20
 8003dc0:	001a      	movs	r2, r3
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	f002 fc22 	bl	800660c <memset>
  if(hspi->Instance==SPI2)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a26      	ldr	r2, [pc, #152]	@ (8003e68 <HAL_SPI_MspInit+0xb8>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d146      	bne.n	8003e60 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003dd2:	4b26      	ldr	r3, [pc, #152]	@ (8003e6c <HAL_SPI_MspInit+0xbc>)
 8003dd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003dd6:	4b25      	ldr	r3, [pc, #148]	@ (8003e6c <HAL_SPI_MspInit+0xbc>)
 8003dd8:	2180      	movs	r1, #128	@ 0x80
 8003dda:	01c9      	lsls	r1, r1, #7
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003de0:	4b22      	ldr	r3, [pc, #136]	@ (8003e6c <HAL_SPI_MspInit+0xbc>)
 8003de2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003de4:	2380      	movs	r3, #128	@ 0x80
 8003de6:	01db      	lsls	r3, r3, #7
 8003de8:	4013      	ands	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
 8003dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dee:	4b1f      	ldr	r3, [pc, #124]	@ (8003e6c <HAL_SPI_MspInit+0xbc>)
 8003df0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003df2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e6c <HAL_SPI_MspInit+0xbc>)
 8003df4:	2101      	movs	r1, #1
 8003df6:	430a      	orrs	r2, r1
 8003df8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8003e6c <HAL_SPI_MspInit+0xbc>)
 8003dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dfe:	2201      	movs	r2, #1
 8003e00:	4013      	ands	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PA4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e06:	193b      	adds	r3, r7, r4
 8003e08:	2201      	movs	r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e0c:	193b      	adds	r3, r7, r4
 8003e0e:	2202      	movs	r2, #2
 8003e10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e12:	193b      	adds	r3, r7, r4
 8003e14:	2200      	movs	r2, #0
 8003e16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e18:	193b      	adds	r3, r7, r4
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003e1e:	193b      	adds	r3, r7, r4
 8003e20:	2200      	movs	r2, #0
 8003e22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e24:	193a      	adds	r2, r7, r4
 8003e26:	23a0      	movs	r3, #160	@ 0xa0
 8003e28:	05db      	lsls	r3, r3, #23
 8003e2a:	0011      	movs	r1, r2
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f001 fa03 	bl	8005238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003e32:	0021      	movs	r1, r4
 8003e34:	187b      	adds	r3, r7, r1
 8003e36:	2210      	movs	r2, #16
 8003e38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e3a:	187b      	adds	r3, r7, r1
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e40:	187b      	adds	r3, r7, r1
 8003e42:	2200      	movs	r2, #0
 8003e44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e46:	187b      	adds	r3, r7, r1
 8003e48:	2200      	movs	r2, #0
 8003e4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8003e4c:	187b      	adds	r3, r7, r1
 8003e4e:	2201      	movs	r2, #1
 8003e50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e52:	187a      	adds	r2, r7, r1
 8003e54:	23a0      	movs	r3, #160	@ 0xa0
 8003e56:	05db      	lsls	r3, r3, #23
 8003e58:	0011      	movs	r1, r2
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	f001 f9ec 	bl	8005238 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003e60:	46c0      	nop			@ (mov r8, r8)
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b00b      	add	sp, #44	@ 0x2c
 8003e66:	bd90      	pop	{r4, r7, pc}
 8003e68:	40003800 	.word	0x40003800
 8003e6c:	40021000 	.word	0x40021000

08003e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e74:	46c0      	nop			@ (mov r8, r8)
 8003e76:	e7fd      	b.n	8003e74 <NMI_Handler+0x4>

08003e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e7c:	46c0      	nop			@ (mov r8, r8)
 8003e7e:	e7fd      	b.n	8003e7c <HardFault_Handler+0x4>

08003e80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003e84:	46c0      	nop			@ (mov r8, r8)
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e98:	f000 f89c 	bl	8003fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e9c:	46c0      	nop			@ (mov r8, r8)
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ea6:	46c0      	nop			@ (mov r8, r8)
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003eac:	480d      	ldr	r0, [pc, #52]	@ (8003ee4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003eae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003eb0:	f7ff fff7 	bl	8003ea2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003eb4:	480c      	ldr	r0, [pc, #48]	@ (8003ee8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003eb6:	490d      	ldr	r1, [pc, #52]	@ (8003eec <LoopForever+0xa>)
  ldr r2, =_sidata
 8003eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8003ef0 <LoopForever+0xe>)
  movs r3, #0
 8003eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ebc:	e002      	b.n	8003ec4 <LoopCopyDataInit>

08003ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ec2:	3304      	adds	r3, #4

08003ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ec8:	d3f9      	bcc.n	8003ebe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003eca:	4a0a      	ldr	r2, [pc, #40]	@ (8003ef4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ecc:	4c0a      	ldr	r4, [pc, #40]	@ (8003ef8 <LoopForever+0x16>)
  movs r3, #0
 8003ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ed0:	e001      	b.n	8003ed6 <LoopFillZerobss>

08003ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ed4:	3204      	adds	r2, #4

08003ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ed8:	d3fb      	bcc.n	8003ed2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003eda:	f002 fbb3 	bl	8006644 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003ede:	f7ff fc35 	bl	800374c <main>

08003ee2 <LoopForever>:

LoopForever:
  b LoopForever
 8003ee2:	e7fe      	b.n	8003ee2 <LoopForever>
  ldr   r0, =_estack
 8003ee4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003ee8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003eec:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8003ef0:	08007890 	.word	0x08007890
  ldr r2, =_sbss
 8003ef4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8003ef8:	200002f0 	.word	0x200002f0

08003efc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003efc:	e7fe      	b.n	8003efc <ADC1_IRQHandler>
	...

08003f00 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f06:	1dfb      	adds	r3, r7, #7
 8003f08:	2200      	movs	r2, #0
 8003f0a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f3c <HAL_Init+0x3c>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	4b0a      	ldr	r3, [pc, #40]	@ (8003f3c <HAL_Init+0x3c>)
 8003f12:	2180      	movs	r1, #128	@ 0x80
 8003f14:	0049      	lsls	r1, r1, #1
 8003f16:	430a      	orrs	r2, r1
 8003f18:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f1a:	2003      	movs	r0, #3
 8003f1c:	f000 f810 	bl	8003f40 <HAL_InitTick>
 8003f20:	1e03      	subs	r3, r0, #0
 8003f22:	d003      	beq.n	8003f2c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003f24:	1dfb      	adds	r3, r7, #7
 8003f26:	2201      	movs	r2, #1
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	e001      	b.n	8003f30 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003f2c:	f7ff feba 	bl	8003ca4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f30:	1dfb      	adds	r3, r7, #7
 8003f32:	781b      	ldrb	r3, [r3, #0]
}
 8003f34:	0018      	movs	r0, r3
 8003f36:	46bd      	mov	sp, r7
 8003f38:	b002      	add	sp, #8
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40022000 	.word	0x40022000

08003f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f40:	b590      	push	{r4, r7, lr}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003f48:	230f      	movs	r3, #15
 8003f4a:	18fb      	adds	r3, r7, r3
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003f50:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc8 <HAL_InitTick+0x88>)
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d02b      	beq.n	8003fb0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003f58:	4b1c      	ldr	r3, [pc, #112]	@ (8003fcc <HAL_InitTick+0x8c>)
 8003f5a:	681c      	ldr	r4, [r3, #0]
 8003f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8003fc8 <HAL_InitTick+0x88>)
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	0019      	movs	r1, r3
 8003f62:	23fa      	movs	r3, #250	@ 0xfa
 8003f64:	0098      	lsls	r0, r3, #2
 8003f66:	f7fc f8d3 	bl	8000110 <__udivsi3>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	0019      	movs	r1, r3
 8003f6e:	0020      	movs	r0, r4
 8003f70:	f7fc f8ce 	bl	8000110 <__udivsi3>
 8003f74:	0003      	movs	r3, r0
 8003f76:	0018      	movs	r0, r3
 8003f78:	f001 f951 	bl	800521e <HAL_SYSTICK_Config>
 8003f7c:	1e03      	subs	r3, r0, #0
 8003f7e:	d112      	bne.n	8003fa6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b03      	cmp	r3, #3
 8003f84:	d80a      	bhi.n	8003f9c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	2301      	movs	r3, #1
 8003f8a:	425b      	negs	r3, r3
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	0018      	movs	r0, r3
 8003f90:	f001 f930 	bl	80051f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f94:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd0 <HAL_InitTick+0x90>)
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	601a      	str	r2, [r3, #0]
 8003f9a:	e00d      	b.n	8003fb8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003f9c:	230f      	movs	r3, #15
 8003f9e:	18fb      	adds	r3, r7, r3
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	701a      	strb	r2, [r3, #0]
 8003fa4:	e008      	b.n	8003fb8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003fa6:	230f      	movs	r3, #15
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	2201      	movs	r2, #1
 8003fac:	701a      	strb	r2, [r3, #0]
 8003fae:	e003      	b.n	8003fb8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fb0:	230f      	movs	r3, #15
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003fb8:	230f      	movs	r3, #15
 8003fba:	18fb      	adds	r3, r7, r3
 8003fbc:	781b      	ldrb	r3, [r3, #0]
}
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	b005      	add	sp, #20
 8003fc4:	bd90      	pop	{r4, r7, pc}
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	20000018 	.word	0x20000018
 8003fcc:	20000010 	.word	0x20000010
 8003fd0:	20000014 	.word	0x20000014

08003fd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003fd8:	4b05      	ldr	r3, [pc, #20]	@ (8003ff0 <HAL_IncTick+0x1c>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	001a      	movs	r2, r3
 8003fde:	4b05      	ldr	r3, [pc, #20]	@ (8003ff4 <HAL_IncTick+0x20>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	18d2      	adds	r2, r2, r3
 8003fe4:	4b03      	ldr	r3, [pc, #12]	@ (8003ff4 <HAL_IncTick+0x20>)
 8003fe6:	601a      	str	r2, [r3, #0]
}
 8003fe8:	46c0      	nop			@ (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	46c0      	nop			@ (mov r8, r8)
 8003ff0:	20000018 	.word	0x20000018
 8003ff4:	200001b4 	.word	0x200001b4

08003ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8003ffc:	4b02      	ldr	r3, [pc, #8]	@ (8004008 <HAL_GetTick+0x10>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
}
 8004000:	0018      	movs	r0, r3
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	46c0      	nop			@ (mov r8, r8)
 8004008:	200001b4 	.word	0x200001b4

0800400c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004014:	f7ff fff0 	bl	8003ff8 <HAL_GetTick>
 8004018:	0003      	movs	r3, r0
 800401a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	3301      	adds	r3, #1
 8004024:	d005      	beq.n	8004032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004026:	4b0a      	ldr	r3, [pc, #40]	@ (8004050 <HAL_Delay+0x44>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	001a      	movs	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	189b      	adds	r3, r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004032:	46c0      	nop			@ (mov r8, r8)
 8004034:	f7ff ffe0 	bl	8003ff8 <HAL_GetTick>
 8004038:	0002      	movs	r2, r0
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	429a      	cmp	r2, r3
 8004042:	d8f7      	bhi.n	8004034 <HAL_Delay+0x28>
  {
  }
}
 8004044:	46c0      	nop			@ (mov r8, r8)
 8004046:	46c0      	nop			@ (mov r8, r8)
 8004048:	46bd      	mov	sp, r7
 800404a:	b004      	add	sp, #16
 800404c:	bd80      	pop	{r7, pc}
 800404e:	46c0      	nop			@ (mov r8, r8)
 8004050:	20000018 	.word	0x20000018

08004054 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a05      	ldr	r2, [pc, #20]	@ (8004078 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004064:	401a      	ands	r2, r3
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	431a      	orrs	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	601a      	str	r2, [r3, #0]
}
 800406e:	46c0      	nop			@ (mov r8, r8)
 8004070:	46bd      	mov	sp, r7
 8004072:	b002      	add	sp, #8
 8004074:	bd80      	pop	{r7, pc}
 8004076:	46c0      	nop			@ (mov r8, r8)
 8004078:	fe3fffff 	.word	0xfe3fffff

0800407c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	23e0      	movs	r3, #224	@ 0xe0
 800408a:	045b      	lsls	r3, r3, #17
 800408c:	4013      	ands	r3, r2
}
 800408e:	0018      	movs	r0, r3
 8004090:	46bd      	mov	sp, r7
 8004092:	b002      	add	sp, #8
 8004094:	bd80      	pop	{r7, pc}

08004096 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
 800409c:	60f8      	str	r0, [r7, #12]
 800409e:	60b9      	str	r1, [r7, #8]
 80040a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	2104      	movs	r1, #4
 80040aa:	400a      	ands	r2, r1
 80040ac:	2107      	movs	r1, #7
 80040ae:	4091      	lsls	r1, r2
 80040b0:	000a      	movs	r2, r1
 80040b2:	43d2      	mvns	r2, r2
 80040b4:	401a      	ands	r2, r3
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	2104      	movs	r1, #4
 80040ba:	400b      	ands	r3, r1
 80040bc:	6879      	ldr	r1, [r7, #4]
 80040be:	4099      	lsls	r1, r3
 80040c0:	000b      	movs	r3, r1
 80040c2:	431a      	orrs	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80040c8:	46c0      	nop			@ (mov r8, r8)
 80040ca:	46bd      	mov	sp, r7
 80040cc:	b004      	add	sp, #16
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	695b      	ldr	r3, [r3, #20]
 80040de:	683a      	ldr	r2, [r7, #0]
 80040e0:	2104      	movs	r1, #4
 80040e2:	400a      	ands	r2, r1
 80040e4:	2107      	movs	r1, #7
 80040e6:	4091      	lsls	r1, r2
 80040e8:	000a      	movs	r2, r1
 80040ea:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	2104      	movs	r1, #4
 80040f0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80040f2:	40da      	lsrs	r2, r3
 80040f4:	0013      	movs	r3, r2
}
 80040f6:	0018      	movs	r0, r3
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b002      	add	sp, #8
 80040fc:	bd80      	pop	{r7, pc}

080040fe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68da      	ldr	r2, [r3, #12]
 800410a:	23c0      	movs	r3, #192	@ 0xc0
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	4013      	ands	r3, r2
 8004110:	d101      	bne.n	8004116 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004116:	2300      	movs	r3, #0
}
 8004118:	0018      	movs	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	b002      	add	sp, #8
 800411e:	bd80      	pop	{r7, pc}

08004120 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	211f      	movs	r1, #31
 8004134:	400a      	ands	r2, r1
 8004136:	210f      	movs	r1, #15
 8004138:	4091      	lsls	r1, r2
 800413a:	000a      	movs	r2, r1
 800413c:	43d2      	mvns	r2, r2
 800413e:	401a      	ands	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	0e9b      	lsrs	r3, r3, #26
 8004144:	210f      	movs	r1, #15
 8004146:	4019      	ands	r1, r3
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	201f      	movs	r0, #31
 800414c:	4003      	ands	r3, r0
 800414e:	4099      	lsls	r1, r3
 8004150:	000b      	movs	r3, r1
 8004152:	431a      	orrs	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004158:	46c0      	nop			@ (mov r8, r8)
 800415a:	46bd      	mov	sp, r7
 800415c:	b004      	add	sp, #16
 800415e:	bd80      	pop	{r7, pc}

08004160 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	035b      	lsls	r3, r3, #13
 8004172:	0b5b      	lsrs	r3, r3, #13
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800417a:	46c0      	nop			@ (mov r8, r8)
 800417c:	46bd      	mov	sp, r7
 800417e:	b002      	add	sp, #8
 8004180:	bd80      	pop	{r7, pc}

08004182 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b082      	sub	sp, #8
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
 800418a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	0352      	lsls	r2, r2, #13
 8004194:	0b52      	lsrs	r2, r2, #13
 8004196:	43d2      	mvns	r2, r2
 8004198:	401a      	ands	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800419e:	46c0      	nop			@ (mov r8, r8)
 80041a0:	46bd      	mov	sp, r7
 80041a2:	b002      	add	sp, #8
 80041a4:	bd80      	pop	{r7, pc}
	...

080041a8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	0212      	lsls	r2, r2, #8
 80041bc:	43d2      	mvns	r2, r2
 80041be:	401a      	ands	r2, r3
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	021b      	lsls	r3, r3, #8
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	400b      	ands	r3, r1
 80041c8:	4904      	ldr	r1, [pc, #16]	@ (80041dc <LL_ADC_SetChannelSamplingTime+0x34>)
 80041ca:	400b      	ands	r3, r1
 80041cc:	431a      	orrs	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80041d2:	46c0      	nop			@ (mov r8, r8)
 80041d4:	46bd      	mov	sp, r7
 80041d6:	b004      	add	sp, #16
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	46c0      	nop			@ (mov r8, r8)
 80041dc:	07ffff00 	.word	0x07ffff00

080041e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	4a05      	ldr	r2, [pc, #20]	@ (8004204 <LL_ADC_EnableInternalRegulator+0x24>)
 80041ee:	4013      	ands	r3, r2
 80041f0:	2280      	movs	r2, #128	@ 0x80
 80041f2:	0552      	lsls	r2, r2, #21
 80041f4:	431a      	orrs	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80041fa:	46c0      	nop			@ (mov r8, r8)
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b002      	add	sp, #8
 8004200:	bd80      	pop	{r7, pc}
 8004202:	46c0      	nop			@ (mov r8, r8)
 8004204:	6fffffe8 	.word	0x6fffffe8

08004208 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	2380      	movs	r3, #128	@ 0x80
 8004216:	055b      	lsls	r3, r3, #21
 8004218:	401a      	ands	r2, r3
 800421a:	2380      	movs	r3, #128	@ 0x80
 800421c:	055b      	lsls	r3, r3, #21
 800421e:	429a      	cmp	r2, r3
 8004220:	d101      	bne.n	8004226 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8004222:	2301      	movs	r3, #1
 8004224:	e000      	b.n	8004228 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004226:	2300      	movs	r3, #0
}
 8004228:	0018      	movs	r0, r3
 800422a:	46bd      	mov	sp, r7
 800422c:	b002      	add	sp, #8
 800422e:	bd80      	pop	{r7, pc}

08004230 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	4a04      	ldr	r2, [pc, #16]	@ (8004250 <LL_ADC_Enable+0x20>)
 800423e:	4013      	ands	r3, r2
 8004240:	2201      	movs	r2, #1
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004248:	46c0      	nop			@ (mov r8, r8)
 800424a:	46bd      	mov	sp, r7
 800424c:	b002      	add	sp, #8
 800424e:	bd80      	pop	{r7, pc}
 8004250:	7fffffe8 	.word	0x7fffffe8

08004254 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	4a04      	ldr	r2, [pc, #16]	@ (8004274 <LL_ADC_Disable+0x20>)
 8004262:	4013      	ands	r3, r2
 8004264:	2202      	movs	r2, #2
 8004266:	431a      	orrs	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800426c:	46c0      	nop			@ (mov r8, r8)
 800426e:	46bd      	mov	sp, r7
 8004270:	b002      	add	sp, #8
 8004272:	bd80      	pop	{r7, pc}
 8004274:	7fffffe8 	.word	0x7fffffe8

08004278 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	2201      	movs	r2, #1
 8004286:	4013      	ands	r3, r2
 8004288:	2b01      	cmp	r3, #1
 800428a:	d101      	bne.n	8004290 <LL_ADC_IsEnabled+0x18>
 800428c:	2301      	movs	r3, #1
 800428e:	e000      	b.n	8004292 <LL_ADC_IsEnabled+0x1a>
 8004290:	2300      	movs	r3, #0
}
 8004292:	0018      	movs	r0, r3
 8004294:	46bd      	mov	sp, r7
 8004296:	b002      	add	sp, #8
 8004298:	bd80      	pop	{r7, pc}

0800429a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b082      	sub	sp, #8
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	2202      	movs	r2, #2
 80042a8:	4013      	ands	r3, r2
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d101      	bne.n	80042b2 <LL_ADC_IsDisableOngoing+0x18>
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <LL_ADC_IsDisableOngoing+0x1a>
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	0018      	movs	r0, r3
 80042b6:	46bd      	mov	sp, r7
 80042b8:	b002      	add	sp, #8
 80042ba:	bd80      	pop	{r7, pc}

080042bc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	4a04      	ldr	r2, [pc, #16]	@ (80042dc <LL_ADC_REG_StartConversion+0x20>)
 80042ca:	4013      	ands	r3, r2
 80042cc:	2204      	movs	r2, #4
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80042d4:	46c0      	nop			@ (mov r8, r8)
 80042d6:	46bd      	mov	sp, r7
 80042d8:	b002      	add	sp, #8
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	7fffffe8 	.word	0x7fffffe8

080042e0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	2204      	movs	r2, #4
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d101      	bne.n	80042f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80042f4:	2301      	movs	r3, #1
 80042f6:	e000      	b.n	80042fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	0018      	movs	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	b002      	add	sp, #8
 8004300:	bd80      	pop	{r7, pc}
	...

08004304 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b088      	sub	sp, #32
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800430c:	231f      	movs	r3, #31
 800430e:	18fb      	adds	r3, r7, r3
 8004310:	2200      	movs	r2, #0
 8004312:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8004314:	2300      	movs	r3, #0
 8004316:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8004318:	2300      	movs	r3, #0
 800431a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800431c:	2300      	movs	r3, #0
 800431e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e17f      	b.n	800462a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10a      	bne.n	8004348 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	0018      	movs	r0, r3
 8004336:	f7ff fcd9 	bl	8003cec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2254      	movs	r2, #84	@ 0x54
 8004344:	2100      	movs	r1, #0
 8004346:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	0018      	movs	r0, r3
 800434e:	f7ff ff5b 	bl	8004208 <LL_ADC_IsInternalRegulatorEnabled>
 8004352:	1e03      	subs	r3, r0, #0
 8004354:	d115      	bne.n	8004382 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	0018      	movs	r0, r3
 800435c:	f7ff ff40 	bl	80041e0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004360:	4bb4      	ldr	r3, [pc, #720]	@ (8004634 <HAL_ADC_Init+0x330>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	49b4      	ldr	r1, [pc, #720]	@ (8004638 <HAL_ADC_Init+0x334>)
 8004366:	0018      	movs	r0, r3
 8004368:	f7fb fed2 	bl	8000110 <__udivsi3>
 800436c:	0003      	movs	r3, r0
 800436e:	3301      	adds	r3, #1
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004374:	e002      	b.n	800437c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	3b01      	subs	r3, #1
 800437a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f9      	bne.n	8004376 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	0018      	movs	r0, r3
 8004388:	f7ff ff3e 	bl	8004208 <LL_ADC_IsInternalRegulatorEnabled>
 800438c:	1e03      	subs	r3, r0, #0
 800438e:	d10f      	bne.n	80043b0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004394:	2210      	movs	r2, #16
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a0:	2201      	movs	r2, #1
 80043a2:	431a      	orrs	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80043a8:	231f      	movs	r3, #31
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	2201      	movs	r2, #1
 80043ae:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	0018      	movs	r0, r3
 80043b6:	f7ff ff93 	bl	80042e0 <LL_ADC_REG_IsConversionOngoing>
 80043ba:	0003      	movs	r3, r0
 80043bc:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c2:	2210      	movs	r2, #16
 80043c4:	4013      	ands	r3, r2
 80043c6:	d000      	beq.n	80043ca <HAL_ADC_Init+0xc6>
 80043c8:	e122      	b.n	8004610 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d000      	beq.n	80043d2 <HAL_ADC_Init+0xce>
 80043d0:	e11e      	b.n	8004610 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d6:	4a99      	ldr	r2, [pc, #612]	@ (800463c <HAL_ADC_Init+0x338>)
 80043d8:	4013      	ands	r3, r2
 80043da:	2202      	movs	r2, #2
 80043dc:	431a      	orrs	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	0018      	movs	r0, r3
 80043e8:	f7ff ff46 	bl	8004278 <LL_ADC_IsEnabled>
 80043ec:	1e03      	subs	r3, r0, #0
 80043ee:	d000      	beq.n	80043f2 <HAL_ADC_Init+0xee>
 80043f0:	e0ad      	b.n	800454e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	7e1b      	ldrb	r3, [r3, #24]
 80043fa:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80043fc:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	7e5b      	ldrb	r3, [r3, #25]
 8004402:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004404:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	7e9b      	ldrb	r3, [r3, #26]
 800440a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800440c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	2b00      	cmp	r3, #0
 8004414:	d002      	beq.n	800441c <HAL_ADC_Init+0x118>
 8004416:	2380      	movs	r3, #128	@ 0x80
 8004418:	015b      	lsls	r3, r3, #5
 800441a:	e000      	b.n	800441e <HAL_ADC_Init+0x11a>
 800441c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800441e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004424:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	2b00      	cmp	r3, #0
 800442c:	da04      	bge.n	8004438 <HAL_ADC_Init+0x134>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	085b      	lsrs	r3, r3, #1
 8004436:	e001      	b.n	800443c <HAL_ADC_Init+0x138>
 8004438:	2380      	movs	r3, #128	@ 0x80
 800443a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800443c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	212c      	movs	r1, #44	@ 0x2c
 8004442:	5c5b      	ldrb	r3, [r3, r1]
 8004444:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004446:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	4313      	orrs	r3, r2
 800444c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	5c9b      	ldrb	r3, [r3, r2]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d115      	bne.n	8004484 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	7e9b      	ldrb	r3, [r3, #26]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d105      	bne.n	800446c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	2280      	movs	r2, #128	@ 0x80
 8004464:	0252      	lsls	r2, r2, #9
 8004466:	4313      	orrs	r3, r2
 8004468:	61bb      	str	r3, [r7, #24]
 800446a:	e00b      	b.n	8004484 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004470:	2220      	movs	r2, #32
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447c:	2201      	movs	r2, #1
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00a      	beq.n	80044a2 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004490:	23e0      	movs	r3, #224	@ 0xe0
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800449a:	4313      	orrs	r3, r2
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	4313      	orrs	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	4a65      	ldr	r2, [pc, #404]	@ (8004640 <HAL_ADC_Init+0x33c>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	0019      	movs	r1, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	69ba      	ldr	r2, [r7, #24]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	0f9b      	lsrs	r3, r3, #30
 80044be:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044c4:	4313      	orrs	r3, r2
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	223c      	movs	r2, #60	@ 0x3c
 80044d0:	5c9b      	ldrb	r3, [r3, r2]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d111      	bne.n	80044fa <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	0f9b      	lsrs	r3, r3, #30
 80044dc:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044e2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80044e8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80044ee:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	2201      	movs	r2, #1
 80044f6:	4313      	orrs	r3, r2
 80044f8:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	691b      	ldr	r3, [r3, #16]
 8004500:	4a50      	ldr	r2, [pc, #320]	@ (8004644 <HAL_ADC_Init+0x340>)
 8004502:	4013      	ands	r3, r2
 8004504:	0019      	movs	r1, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	430a      	orrs	r2, r1
 800450e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	23c0      	movs	r3, #192	@ 0xc0
 8004516:	061b      	lsls	r3, r3, #24
 8004518:	429a      	cmp	r2, r3
 800451a:	d018      	beq.n	800454e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004520:	2380      	movs	r3, #128	@ 0x80
 8004522:	05db      	lsls	r3, r3, #23
 8004524:	429a      	cmp	r2, r3
 8004526:	d012      	beq.n	800454e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800452c:	2380      	movs	r3, #128	@ 0x80
 800452e:	061b      	lsls	r3, r3, #24
 8004530:	429a      	cmp	r2, r3
 8004532:	d00c      	beq.n	800454e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004534:	4b44      	ldr	r3, [pc, #272]	@ (8004648 <HAL_ADC_Init+0x344>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a44      	ldr	r2, [pc, #272]	@ (800464c <HAL_ADC_Init+0x348>)
 800453a:	4013      	ands	r3, r2
 800453c:	0019      	movs	r1, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	23f0      	movs	r3, #240	@ 0xf0
 8004544:	039b      	lsls	r3, r3, #14
 8004546:	401a      	ands	r2, r3
 8004548:	4b3f      	ldr	r3, [pc, #252]	@ (8004648 <HAL_ADC_Init+0x344>)
 800454a:	430a      	orrs	r2, r1
 800454c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004556:	001a      	movs	r2, r3
 8004558:	2100      	movs	r1, #0
 800455a:	f7ff fd9c 	bl	8004096 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6818      	ldr	r0, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004566:	493a      	ldr	r1, [pc, #232]	@ (8004650 <HAL_ADC_Init+0x34c>)
 8004568:	001a      	movs	r2, r3
 800456a:	f7ff fd94 	bl	8004096 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d109      	bne.n	800458a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2110      	movs	r1, #16
 8004582:	4249      	negs	r1, r1
 8004584:	430a      	orrs	r2, r1
 8004586:	629a      	str	r2, [r3, #40]	@ 0x28
 8004588:	e018      	b.n	80045bc <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	691a      	ldr	r2, [r3, #16]
 800458e:	2380      	movs	r3, #128	@ 0x80
 8004590:	039b      	lsls	r3, r3, #14
 8004592:	429a      	cmp	r2, r3
 8004594:	d112      	bne.n	80045bc <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	3b01      	subs	r3, #1
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	221c      	movs	r2, #28
 80045a6:	4013      	ands	r3, r2
 80045a8:	2210      	movs	r2, #16
 80045aa:	4252      	negs	r2, r2
 80045ac:	409a      	lsls	r2, r3
 80045ae:	0011      	movs	r1, r2
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2100      	movs	r1, #0
 80045c2:	0018      	movs	r0, r3
 80045c4:	f7ff fd84 	bl	80040d0 <LL_ADC_GetSamplingTimeCommonChannels>
 80045c8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d10b      	bne.n	80045ea <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045dc:	2203      	movs	r2, #3
 80045de:	4393      	bics	r3, r2
 80045e0:	2201      	movs	r2, #1
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80045e8:	e01c      	b.n	8004624 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ee:	2212      	movs	r2, #18
 80045f0:	4393      	bics	r3, r2
 80045f2:	2210      	movs	r2, #16
 80045f4:	431a      	orrs	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045fe:	2201      	movs	r2, #1
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8004606:	231f      	movs	r3, #31
 8004608:	18fb      	adds	r3, r7, r3
 800460a:	2201      	movs	r2, #1
 800460c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800460e:	e009      	b.n	8004624 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004614:	2210      	movs	r2, #16
 8004616:	431a      	orrs	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800461c:	231f      	movs	r3, #31
 800461e:	18fb      	adds	r3, r7, r3
 8004620:	2201      	movs	r2, #1
 8004622:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004624:	231f      	movs	r3, #31
 8004626:	18fb      	adds	r3, r7, r3
 8004628:	781b      	ldrb	r3, [r3, #0]
}
 800462a:	0018      	movs	r0, r3
 800462c:	46bd      	mov	sp, r7
 800462e:	b008      	add	sp, #32
 8004630:	bd80      	pop	{r7, pc}
 8004632:	46c0      	nop			@ (mov r8, r8)
 8004634:	20000010 	.word	0x20000010
 8004638:	00030d40 	.word	0x00030d40
 800463c:	fffffefd 	.word	0xfffffefd
 8004640:	ffde0201 	.word	0xffde0201
 8004644:	1ffffc02 	.word	0x1ffffc02
 8004648:	40012708 	.word	0x40012708
 800464c:	ffc3ffff 	.word	0xffc3ffff
 8004650:	07ffff04 	.word	0x07ffff04

08004654 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004654:	b5b0      	push	{r4, r5, r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	0018      	movs	r0, r3
 8004662:	f7ff fe3d 	bl	80042e0 <LL_ADC_REG_IsConversionOngoing>
 8004666:	1e03      	subs	r3, r0, #0
 8004668:	d135      	bne.n	80046d6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2254      	movs	r2, #84	@ 0x54
 800466e:	5c9b      	ldrb	r3, [r3, r2]
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_ADC_Start+0x24>
 8004674:	2302      	movs	r3, #2
 8004676:	e035      	b.n	80046e4 <HAL_ADC_Start+0x90>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2254      	movs	r2, #84	@ 0x54
 800467c:	2101      	movs	r1, #1
 800467e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004680:	250f      	movs	r5, #15
 8004682:	197c      	adds	r4, r7, r5
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	0018      	movs	r0, r3
 8004688:	f000 faaa 	bl	8004be0 <ADC_Enable>
 800468c:	0003      	movs	r3, r0
 800468e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004690:	197b      	adds	r3, r7, r5
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d119      	bne.n	80046cc <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469c:	4a13      	ldr	r2, [pc, #76]	@ (80046ec <HAL_ADC_Start+0x98>)
 800469e:	4013      	ands	r3, r2
 80046a0:	2280      	movs	r2, #128	@ 0x80
 80046a2:	0052      	lsls	r2, r2, #1
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	221c      	movs	r2, #28
 80046b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2254      	movs	r2, #84	@ 0x54
 80046bc:	2100      	movs	r1, #0
 80046be:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	0018      	movs	r0, r3
 80046c6:	f7ff fdf9 	bl	80042bc <LL_ADC_REG_StartConversion>
 80046ca:	e008      	b.n	80046de <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2254      	movs	r2, #84	@ 0x54
 80046d0:	2100      	movs	r1, #0
 80046d2:	5499      	strb	r1, [r3, r2]
 80046d4:	e003      	b.n	80046de <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046d6:	230f      	movs	r3, #15
 80046d8:	18fb      	adds	r3, r7, r3
 80046da:	2202      	movs	r2, #2
 80046dc:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80046de:	230f      	movs	r3, #15
 80046e0:	18fb      	adds	r3, r7, r3
 80046e2:	781b      	ldrb	r3, [r3, #0]
}
 80046e4:	0018      	movs	r0, r3
 80046e6:	46bd      	mov	sp, r7
 80046e8:	b004      	add	sp, #16
 80046ea:	bdb0      	pop	{r4, r5, r7, pc}
 80046ec:	fffff0fe 	.word	0xfffff0fe

080046f0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	2b08      	cmp	r3, #8
 8004700:	d102      	bne.n	8004708 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8004702:	2308      	movs	r3, #8
 8004704:	60fb      	str	r3, [r7, #12]
 8004706:	e00f      	b.n	8004728 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	4013      	ands	r3, r2
 8004712:	d007      	beq.n	8004724 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004718:	2220      	movs	r2, #32
 800471a:	431a      	orrs	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e072      	b.n	800480a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8004724:	2304      	movs	r3, #4
 8004726:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004728:	f7ff fc66 	bl	8003ff8 <HAL_GetTick>
 800472c:	0003      	movs	r3, r0
 800472e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004730:	e01f      	b.n	8004772 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	3301      	adds	r3, #1
 8004736:	d01c      	beq.n	8004772 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004738:	f7ff fc5e 	bl	8003ff8 <HAL_GetTick>
 800473c:	0002      	movs	r2, r0
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	429a      	cmp	r2, r3
 8004746:	d302      	bcc.n	800474e <HAL_ADC_PollForConversion+0x5e>
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d111      	bne.n	8004772 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4013      	ands	r3, r2
 8004758:	d10b      	bne.n	8004772 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800475e:	2204      	movs	r2, #4
 8004760:	431a      	orrs	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2254      	movs	r2, #84	@ 0x54
 800476a:	2100      	movs	r1, #0
 800476c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e04b      	b.n	800480a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	4013      	ands	r3, r2
 800477c:	d0d9      	beq.n	8004732 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004782:	2280      	movs	r2, #128	@ 0x80
 8004784:	0092      	lsls	r2, r2, #2
 8004786:	431a      	orrs	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	0018      	movs	r0, r3
 8004792:	f7ff fcb4 	bl	80040fe <LL_ADC_REG_IsTriggerSourceSWStart>
 8004796:	1e03      	subs	r3, r0, #0
 8004798:	d02e      	beq.n	80047f8 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	7e9b      	ldrb	r3, [r3, #26]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d12a      	bne.n	80047f8 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2208      	movs	r2, #8
 80047aa:	4013      	ands	r3, r2
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d123      	bne.n	80047f8 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	0018      	movs	r0, r3
 80047b6:	f7ff fd93 	bl	80042e0 <LL_ADC_REG_IsConversionOngoing>
 80047ba:	1e03      	subs	r3, r0, #0
 80047bc:	d110      	bne.n	80047e0 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	210c      	movs	r1, #12
 80047ca:	438a      	bics	r2, r1
 80047cc:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d2:	4a10      	ldr	r2, [pc, #64]	@ (8004814 <HAL_ADC_PollForConversion+0x124>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	2201      	movs	r2, #1
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80047de:	e00b      	b.n	80047f8 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e4:	2220      	movs	r2, #32
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f0:	2201      	movs	r2, #1
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	7e1b      	ldrb	r3, [r3, #24]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d103      	bne.n	8004808 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	220c      	movs	r2, #12
 8004806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	0018      	movs	r0, r3
 800480c:	46bd      	mov	sp, r7
 800480e:	b004      	add	sp, #16
 8004810:	bd80      	pop	{r7, pc}
 8004812:	46c0      	nop			@ (mov r8, r8)
 8004814:	fffffefe 	.word	0xfffffefe

08004818 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004826:	0018      	movs	r0, r3
 8004828:	46bd      	mov	sp, r7
 800482a:	b002      	add	sp, #8
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800483a:	2317      	movs	r3, #23
 800483c:	18fb      	adds	r3, r7, r3
 800483e:	2200      	movs	r2, #0
 8004840:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004842:	2300      	movs	r3, #0
 8004844:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2254      	movs	r2, #84	@ 0x54
 800484a:	5c9b      	ldrb	r3, [r3, r2]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_ADC_ConfigChannel+0x24>
 8004850:	2302      	movs	r3, #2
 8004852:	e1c0      	b.n	8004bd6 <HAL_ADC_ConfigChannel+0x3a6>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2254      	movs	r2, #84	@ 0x54
 8004858:	2101      	movs	r1, #1
 800485a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	0018      	movs	r0, r3
 8004862:	f7ff fd3d 	bl	80042e0 <LL_ADC_REG_IsConversionOngoing>
 8004866:	1e03      	subs	r3, r0, #0
 8004868:	d000      	beq.n	800486c <HAL_ADC_ConfigChannel+0x3c>
 800486a:	e1a3      	b.n	8004bb4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b02      	cmp	r3, #2
 8004872:	d100      	bne.n	8004876 <HAL_ADC_ConfigChannel+0x46>
 8004874:	e143      	b.n	8004afe <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691a      	ldr	r2, [r3, #16]
 800487a:	2380      	movs	r3, #128	@ 0x80
 800487c:	061b      	lsls	r3, r3, #24
 800487e:	429a      	cmp	r2, r3
 8004880:	d004      	beq.n	800488c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004886:	4ac1      	ldr	r2, [pc, #772]	@ (8004b8c <HAL_ADC_ConfigChannel+0x35c>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d108      	bne.n	800489e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	0019      	movs	r1, r3
 8004896:	0010      	movs	r0, r2
 8004898:	f7ff fc62 	bl	8004160 <LL_ADC_REG_SetSequencerChAdd>
 800489c:	e0c9      	b.n	8004a32 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	211f      	movs	r1, #31
 80048a8:	400b      	ands	r3, r1
 80048aa:	210f      	movs	r1, #15
 80048ac:	4099      	lsls	r1, r3
 80048ae:	000b      	movs	r3, r1
 80048b0:	43db      	mvns	r3, r3
 80048b2:	4013      	ands	r3, r2
 80048b4:	0019      	movs	r1, r3
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	035b      	lsls	r3, r3, #13
 80048bc:	0b5b      	lsrs	r3, r3, #13
 80048be:	d105      	bne.n	80048cc <HAL_ADC_ConfigChannel+0x9c>
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	0e9b      	lsrs	r3, r3, #26
 80048c6:	221f      	movs	r2, #31
 80048c8:	4013      	ands	r3, r2
 80048ca:	e098      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2201      	movs	r2, #1
 80048d2:	4013      	ands	r3, r2
 80048d4:	d000      	beq.n	80048d8 <HAL_ADC_ConfigChannel+0xa8>
 80048d6:	e091      	b.n	80049fc <HAL_ADC_ConfigChannel+0x1cc>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2202      	movs	r2, #2
 80048de:	4013      	ands	r3, r2
 80048e0:	d000      	beq.n	80048e4 <HAL_ADC_ConfigChannel+0xb4>
 80048e2:	e089      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x1c8>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2204      	movs	r2, #4
 80048ea:	4013      	ands	r3, r2
 80048ec:	d000      	beq.n	80048f0 <HAL_ADC_ConfigChannel+0xc0>
 80048ee:	e081      	b.n	80049f4 <HAL_ADC_ConfigChannel+0x1c4>
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2208      	movs	r2, #8
 80048f6:	4013      	ands	r3, r2
 80048f8:	d000      	beq.n	80048fc <HAL_ADC_ConfigChannel+0xcc>
 80048fa:	e079      	b.n	80049f0 <HAL_ADC_ConfigChannel+0x1c0>
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2210      	movs	r2, #16
 8004902:	4013      	ands	r3, r2
 8004904:	d000      	beq.n	8004908 <HAL_ADC_ConfigChannel+0xd8>
 8004906:	e071      	b.n	80049ec <HAL_ADC_ConfigChannel+0x1bc>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2220      	movs	r2, #32
 800490e:	4013      	ands	r3, r2
 8004910:	d000      	beq.n	8004914 <HAL_ADC_ConfigChannel+0xe4>
 8004912:	e069      	b.n	80049e8 <HAL_ADC_ConfigChannel+0x1b8>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2240      	movs	r2, #64	@ 0x40
 800491a:	4013      	ands	r3, r2
 800491c:	d000      	beq.n	8004920 <HAL_ADC_ConfigChannel+0xf0>
 800491e:	e061      	b.n	80049e4 <HAL_ADC_ConfigChannel+0x1b4>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2280      	movs	r2, #128	@ 0x80
 8004926:	4013      	ands	r3, r2
 8004928:	d000      	beq.n	800492c <HAL_ADC_ConfigChannel+0xfc>
 800492a:	e059      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x1b0>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	2380      	movs	r3, #128	@ 0x80
 8004932:	005b      	lsls	r3, r3, #1
 8004934:	4013      	ands	r3, r2
 8004936:	d151      	bne.n	80049dc <HAL_ADC_ConfigChannel+0x1ac>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	2380      	movs	r3, #128	@ 0x80
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4013      	ands	r3, r2
 8004942:	d149      	bne.n	80049d8 <HAL_ADC_ConfigChannel+0x1a8>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	2380      	movs	r3, #128	@ 0x80
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	4013      	ands	r3, r2
 800494e:	d141      	bne.n	80049d4 <HAL_ADC_ConfigChannel+0x1a4>
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	2380      	movs	r3, #128	@ 0x80
 8004956:	011b      	lsls	r3, r3, #4
 8004958:	4013      	ands	r3, r2
 800495a:	d139      	bne.n	80049d0 <HAL_ADC_ConfigChannel+0x1a0>
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	2380      	movs	r3, #128	@ 0x80
 8004962:	015b      	lsls	r3, r3, #5
 8004964:	4013      	ands	r3, r2
 8004966:	d131      	bne.n	80049cc <HAL_ADC_ConfigChannel+0x19c>
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	2380      	movs	r3, #128	@ 0x80
 800496e:	019b      	lsls	r3, r3, #6
 8004970:	4013      	ands	r3, r2
 8004972:	d129      	bne.n	80049c8 <HAL_ADC_ConfigChannel+0x198>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	01db      	lsls	r3, r3, #7
 800497c:	4013      	ands	r3, r2
 800497e:	d121      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x194>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	2380      	movs	r3, #128	@ 0x80
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	4013      	ands	r3, r2
 800498a:	d119      	bne.n	80049c0 <HAL_ADC_ConfigChannel+0x190>
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	2380      	movs	r3, #128	@ 0x80
 8004992:	025b      	lsls	r3, r3, #9
 8004994:	4013      	ands	r3, r2
 8004996:	d111      	bne.n	80049bc <HAL_ADC_ConfigChannel+0x18c>
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	2380      	movs	r3, #128	@ 0x80
 800499e:	029b      	lsls	r3, r3, #10
 80049a0:	4013      	ands	r3, r2
 80049a2:	d109      	bne.n	80049b8 <HAL_ADC_ConfigChannel+0x188>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	2380      	movs	r3, #128	@ 0x80
 80049aa:	02db      	lsls	r3, r3, #11
 80049ac:	4013      	ands	r3, r2
 80049ae:	d001      	beq.n	80049b4 <HAL_ADC_ConfigChannel+0x184>
 80049b0:	2312      	movs	r3, #18
 80049b2:	e024      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049b4:	2300      	movs	r3, #0
 80049b6:	e022      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049b8:	2311      	movs	r3, #17
 80049ba:	e020      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049bc:	2310      	movs	r3, #16
 80049be:	e01e      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049c0:	230f      	movs	r3, #15
 80049c2:	e01c      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049c4:	230e      	movs	r3, #14
 80049c6:	e01a      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049c8:	230d      	movs	r3, #13
 80049ca:	e018      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049cc:	230c      	movs	r3, #12
 80049ce:	e016      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049d0:	230b      	movs	r3, #11
 80049d2:	e014      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049d4:	230a      	movs	r3, #10
 80049d6:	e012      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049d8:	2309      	movs	r3, #9
 80049da:	e010      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049dc:	2308      	movs	r3, #8
 80049de:	e00e      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049e0:	2307      	movs	r3, #7
 80049e2:	e00c      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049e4:	2306      	movs	r3, #6
 80049e6:	e00a      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049e8:	2305      	movs	r3, #5
 80049ea:	e008      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049ec:	2304      	movs	r3, #4
 80049ee:	e006      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049f0:	2303      	movs	r3, #3
 80049f2:	e004      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049f4:	2302      	movs	r3, #2
 80049f6:	e002      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049f8:	2301      	movs	r3, #1
 80049fa:	e000      	b.n	80049fe <HAL_ADC_ConfigChannel+0x1ce>
 80049fc:	2300      	movs	r3, #0
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	6852      	ldr	r2, [r2, #4]
 8004a02:	201f      	movs	r0, #31
 8004a04:	4002      	ands	r2, r0
 8004a06:	4093      	lsls	r3, r2
 8004a08:	000a      	movs	r2, r1
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	089b      	lsrs	r3, r3, #2
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	69db      	ldr	r3, [r3, #28]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d808      	bhi.n	8004a32 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6818      	ldr	r0, [r3, #0]
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	6859      	ldr	r1, [r3, #4]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	001a      	movs	r2, r3
 8004a2e:	f7ff fb77 	bl	8004120 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6819      	ldr	r1, [r3, #0]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	001a      	movs	r2, r3
 8004a40:	f7ff fbb2 	bl	80041a8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	db00      	blt.n	8004a4e <HAL_ADC_ConfigChannel+0x21e>
 8004a4c:	e0bc      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a4e:	4b50      	ldr	r3, [pc, #320]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004a50:	0018      	movs	r0, r3
 8004a52:	f7ff fb13 	bl	800407c <LL_ADC_GetCommonPathInternalCh>
 8004a56:	0003      	movs	r3, r0
 8004a58:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a4d      	ldr	r2, [pc, #308]	@ (8004b94 <HAL_ADC_ConfigChannel+0x364>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d122      	bne.n	8004aaa <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	2380      	movs	r3, #128	@ 0x80
 8004a68:	041b      	lsls	r3, r3, #16
 8004a6a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a6c:	d11d      	bne.n	8004aaa <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	2280      	movs	r2, #128	@ 0x80
 8004a72:	0412      	lsls	r2, r2, #16
 8004a74:	4313      	orrs	r3, r2
 8004a76:	4a46      	ldr	r2, [pc, #280]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004a78:	0019      	movs	r1, r3
 8004a7a:	0010      	movs	r0, r2
 8004a7c:	f7ff faea 	bl	8004054 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a80:	4b45      	ldr	r3, [pc, #276]	@ (8004b98 <HAL_ADC_ConfigChannel+0x368>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4945      	ldr	r1, [pc, #276]	@ (8004b9c <HAL_ADC_ConfigChannel+0x36c>)
 8004a86:	0018      	movs	r0, r3
 8004a88:	f7fb fb42 	bl	8000110 <__udivsi3>
 8004a8c:	0003      	movs	r3, r0
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	0013      	movs	r3, r2
 8004a92:	005b      	lsls	r3, r3, #1
 8004a94:	189b      	adds	r3, r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004a9a:	e002      	b.n	8004aa2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1f9      	bne.n	8004a9c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004aa8:	e08e      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a3c      	ldr	r2, [pc, #240]	@ (8004ba0 <HAL_ADC_ConfigChannel+0x370>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d10e      	bne.n	8004ad2 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	2380      	movs	r3, #128	@ 0x80
 8004ab8:	045b      	lsls	r3, r3, #17
 8004aba:	4013      	ands	r3, r2
 8004abc:	d109      	bne.n	8004ad2 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	2280      	movs	r2, #128	@ 0x80
 8004ac2:	0452      	lsls	r2, r2, #17
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	4a32      	ldr	r2, [pc, #200]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004ac8:	0019      	movs	r1, r3
 8004aca:	0010      	movs	r0, r2
 8004acc:	f7ff fac2 	bl	8004054 <LL_ADC_SetCommonPathInternalCh>
 8004ad0:	e07a      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a33      	ldr	r2, [pc, #204]	@ (8004ba4 <HAL_ADC_ConfigChannel+0x374>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d000      	beq.n	8004ade <HAL_ADC_ConfigChannel+0x2ae>
 8004adc:	e074      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	2380      	movs	r3, #128	@ 0x80
 8004ae2:	03db      	lsls	r3, r3, #15
 8004ae4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004ae6:	d000      	beq.n	8004aea <HAL_ADC_ConfigChannel+0x2ba>
 8004ae8:	e06e      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2280      	movs	r2, #128	@ 0x80
 8004aee:	03d2      	lsls	r2, r2, #15
 8004af0:	4313      	orrs	r3, r2
 8004af2:	4a27      	ldr	r2, [pc, #156]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004af4:	0019      	movs	r1, r3
 8004af6:	0010      	movs	r0, r2
 8004af8:	f7ff faac 	bl	8004054 <LL_ADC_SetCommonPathInternalCh>
 8004afc:	e064      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	691a      	ldr	r2, [r3, #16]
 8004b02:	2380      	movs	r3, #128	@ 0x80
 8004b04:	061b      	lsls	r3, r3, #24
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d004      	beq.n	8004b14 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004b8c <HAL_ADC_ConfigChannel+0x35c>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d107      	bne.n	8004b24 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	0019      	movs	r1, r3
 8004b1e:	0010      	movs	r0, r2
 8004b20:	f7ff fb2f 	bl	8004182 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	da4d      	bge.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b2c:	4b18      	ldr	r3, [pc, #96]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f7ff faa4 	bl	800407c <LL_ADC_GetCommonPathInternalCh>
 8004b34:	0003      	movs	r3, r0
 8004b36:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a15      	ldr	r2, [pc, #84]	@ (8004b94 <HAL_ADC_ConfigChannel+0x364>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d108      	bne.n	8004b54 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	4a18      	ldr	r2, [pc, #96]	@ (8004ba8 <HAL_ADC_ConfigChannel+0x378>)
 8004b46:	4013      	ands	r3, r2
 8004b48:	4a11      	ldr	r2, [pc, #68]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004b4a:	0019      	movs	r1, r3
 8004b4c:	0010      	movs	r0, r2
 8004b4e:	f7ff fa81 	bl	8004054 <LL_ADC_SetCommonPathInternalCh>
 8004b52:	e039      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a11      	ldr	r2, [pc, #68]	@ (8004ba0 <HAL_ADC_ConfigChannel+0x370>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d108      	bne.n	8004b70 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	4a12      	ldr	r2, [pc, #72]	@ (8004bac <HAL_ADC_ConfigChannel+0x37c>)
 8004b62:	4013      	ands	r3, r2
 8004b64:	4a0a      	ldr	r2, [pc, #40]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004b66:	0019      	movs	r1, r3
 8004b68:	0010      	movs	r0, r2
 8004b6a:	f7ff fa73 	bl	8004054 <LL_ADC_SetCommonPathInternalCh>
 8004b6e:	e02b      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a0b      	ldr	r2, [pc, #44]	@ (8004ba4 <HAL_ADC_ConfigChannel+0x374>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d126      	bne.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	4a0c      	ldr	r2, [pc, #48]	@ (8004bb0 <HAL_ADC_ConfigChannel+0x380>)
 8004b7e:	4013      	ands	r3, r2
 8004b80:	4a03      	ldr	r2, [pc, #12]	@ (8004b90 <HAL_ADC_ConfigChannel+0x360>)
 8004b82:	0019      	movs	r1, r3
 8004b84:	0010      	movs	r0, r2
 8004b86:	f7ff fa65 	bl	8004054 <LL_ADC_SetCommonPathInternalCh>
 8004b8a:	e01d      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x398>
 8004b8c:	80000004 	.word	0x80000004
 8004b90:	40012708 	.word	0x40012708
 8004b94:	b0001000 	.word	0xb0001000
 8004b98:	20000010 	.word	0x20000010
 8004b9c:	00030d40 	.word	0x00030d40
 8004ba0:	b8004000 	.word	0xb8004000
 8004ba4:	b4002000 	.word	0xb4002000
 8004ba8:	ff7fffff 	.word	0xff7fffff
 8004bac:	feffffff 	.word	0xfeffffff
 8004bb0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb8:	2220      	movs	r2, #32
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004bc0:	2317      	movs	r3, #23
 8004bc2:	18fb      	adds	r3, r7, r3
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2254      	movs	r2, #84	@ 0x54
 8004bcc:	2100      	movs	r1, #0
 8004bce:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004bd0:	2317      	movs	r3, #23
 8004bd2:	18fb      	adds	r3, r7, r3
 8004bd4:	781b      	ldrb	r3, [r3, #0]
}
 8004bd6:	0018      	movs	r0, r3
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	b006      	add	sp, #24
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	46c0      	nop			@ (mov r8, r8)

08004be0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004be8:	2300      	movs	r3, #0
 8004bea:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7ff fb41 	bl	8004278 <LL_ADC_IsEnabled>
 8004bf6:	1e03      	subs	r3, r0, #0
 8004bf8:	d000      	beq.n	8004bfc <ADC_Enable+0x1c>
 8004bfa:	e069      	b.n	8004cd0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	4a36      	ldr	r2, [pc, #216]	@ (8004cdc <ADC_Enable+0xfc>)
 8004c04:	4013      	ands	r3, r2
 8004c06:	d00d      	beq.n	8004c24 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c0c:	2210      	movs	r2, #16
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c18:	2201      	movs	r2, #1
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e056      	b.n	8004cd2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f7ff fb01 	bl	8004230 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8004c2e:	4b2c      	ldr	r3, [pc, #176]	@ (8004ce0 <ADC_Enable+0x100>)
 8004c30:	0018      	movs	r0, r3
 8004c32:	f7ff fa23 	bl	800407c <LL_ADC_GetCommonPathInternalCh>
 8004c36:	0002      	movs	r2, r0
 8004c38:	2380      	movs	r3, #128	@ 0x80
 8004c3a:	041b      	lsls	r3, r3, #16
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	d00f      	beq.n	8004c60 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c40:	4b28      	ldr	r3, [pc, #160]	@ (8004ce4 <ADC_Enable+0x104>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4928      	ldr	r1, [pc, #160]	@ (8004ce8 <ADC_Enable+0x108>)
 8004c46:	0018      	movs	r0, r3
 8004c48:	f7fb fa62 	bl	8000110 <__udivsi3>
 8004c4c:	0003      	movs	r3, r0
 8004c4e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8004c50:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004c52:	e002      	b.n	8004c5a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	3b01      	subs	r3, #1
 8004c58:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1f9      	bne.n	8004c54 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	7e5b      	ldrb	r3, [r3, #25]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d033      	beq.n	8004cd0 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004c68:	f7ff f9c6 	bl	8003ff8 <HAL_GetTick>
 8004c6c:	0003      	movs	r3, r0
 8004c6e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004c70:	e027      	b.n	8004cc2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	0018      	movs	r0, r3
 8004c78:	f7ff fafe 	bl	8004278 <LL_ADC_IsEnabled>
 8004c7c:	1e03      	subs	r3, r0, #0
 8004c7e:	d104      	bne.n	8004c8a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	0018      	movs	r0, r3
 8004c86:	f7ff fad3 	bl	8004230 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004c8a:	f7ff f9b5 	bl	8003ff8 <HAL_GetTick>
 8004c8e:	0002      	movs	r2, r0
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d914      	bls.n	8004cc2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d00d      	beq.n	8004cc2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004caa:	2210      	movs	r2, #16
 8004cac:	431a      	orrs	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	431a      	orrs	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e007      	b.n	8004cd2 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	4013      	ands	r3, r2
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d1d0      	bne.n	8004c72 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	b004      	add	sp, #16
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	46c0      	nop			@ (mov r8, r8)
 8004cdc:	80000017 	.word	0x80000017
 8004ce0:	40012708 	.word	0x40012708
 8004ce4:	20000010 	.word	0x20000010
 8004ce8:	00030d40 	.word	0x00030d40

08004cec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	f7ff face 	bl	800429a <LL_ADC_IsDisableOngoing>
 8004cfe:	0003      	movs	r3, r0
 8004d00:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	0018      	movs	r0, r3
 8004d08:	f7ff fab6 	bl	8004278 <LL_ADC_IsEnabled>
 8004d0c:	1e03      	subs	r3, r0, #0
 8004d0e:	d046      	beq.n	8004d9e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d143      	bne.n	8004d9e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	2205      	movs	r2, #5
 8004d1e:	4013      	ands	r3, r2
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d10d      	bne.n	8004d40 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	0018      	movs	r0, r3
 8004d2a:	f7ff fa93 	bl	8004254 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2203      	movs	r2, #3
 8004d34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004d36:	f7ff f95f 	bl	8003ff8 <HAL_GetTick>
 8004d3a:	0003      	movs	r3, r0
 8004d3c:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004d3e:	e028      	b.n	8004d92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d44:	2210      	movs	r2, #16
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d50:	2201      	movs	r2, #1
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e021      	b.n	8004da0 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004d5c:	f7ff f94c 	bl	8003ff8 <HAL_GetTick>
 8004d60:	0002      	movs	r2, r0
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d913      	bls.n	8004d92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	2201      	movs	r2, #1
 8004d72:	4013      	ands	r3, r2
 8004d74:	d00d      	beq.n	8004d92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7a:	2210      	movs	r2, #16
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d86:	2201      	movs	r2, #1
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e006      	b.n	8004da0 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	d1de      	bne.n	8004d5c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	0018      	movs	r0, r3
 8004da2:	46bd      	mov	sp, r7
 8004da4:	b004      	add	sp, #16
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <LL_ADC_GetCommonClock>:
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	23f0      	movs	r3, #240	@ 0xf0
 8004db6:	039b      	lsls	r3, r3, #14
 8004db8:	4013      	ands	r3, r2
}
 8004dba:	0018      	movs	r0, r3
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	b002      	add	sp, #8
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <LL_ADC_GetClock>:
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b082      	sub	sp, #8
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	0f9b      	lsrs	r3, r3, #30
 8004dd0:	079b      	lsls	r3, r3, #30
}
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	b002      	add	sp, #8
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <LL_ADC_SetCalibrationFactor>:
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b082      	sub	sp, #8
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
 8004de2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	22b4      	movs	r2, #180	@ 0xb4
 8004de8:	589b      	ldr	r3, [r3, r2]
 8004dea:	227f      	movs	r2, #127	@ 0x7f
 8004dec:	4393      	bics	r3, r2
 8004dee:	001a      	movs	r2, r3
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	21b4      	movs	r1, #180	@ 0xb4
 8004df8:	505a      	str	r2, [r3, r1]
}
 8004dfa:	46c0      	nop			@ (mov r8, r8)
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	b002      	add	sp, #8
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <LL_ADC_GetCalibrationFactor>:
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b082      	sub	sp, #8
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	22b4      	movs	r2, #180	@ 0xb4
 8004e0e:	589b      	ldr	r3, [r3, r2]
 8004e10:	227f      	movs	r2, #127	@ 0x7f
 8004e12:	4013      	ands	r3, r2
}
 8004e14:	0018      	movs	r0, r3
 8004e16:	46bd      	mov	sp, r7
 8004e18:	b002      	add	sp, #8
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <LL_ADC_Enable>:
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	4a04      	ldr	r2, [pc, #16]	@ (8004e3c <LL_ADC_Enable+0x20>)
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	609a      	str	r2, [r3, #8]
}
 8004e34:	46c0      	nop			@ (mov r8, r8)
 8004e36:	46bd      	mov	sp, r7
 8004e38:	b002      	add	sp, #8
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	7fffffe8 	.word	0x7fffffe8

08004e40 <LL_ADC_Disable>:
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	4a04      	ldr	r2, [pc, #16]	@ (8004e60 <LL_ADC_Disable+0x20>)
 8004e4e:	4013      	ands	r3, r2
 8004e50:	2202      	movs	r2, #2
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	609a      	str	r2, [r3, #8]
}
 8004e58:	46c0      	nop			@ (mov r8, r8)
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	b002      	add	sp, #8
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	7fffffe8 	.word	0x7fffffe8

08004e64 <LL_ADC_IsEnabled>:
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	2201      	movs	r2, #1
 8004e72:	4013      	ands	r3, r2
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <LL_ADC_IsEnabled+0x18>
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e000      	b.n	8004e7e <LL_ADC_IsEnabled+0x1a>
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	0018      	movs	r0, r3
 8004e80:	46bd      	mov	sp, r7
 8004e82:	b002      	add	sp, #8
 8004e84:	bd80      	pop	{r7, pc}
	...

08004e88 <LL_ADC_StartCalibration>:
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	4a05      	ldr	r2, [pc, #20]	@ (8004eac <LL_ADC_StartCalibration+0x24>)
 8004e96:	4013      	ands	r3, r2
 8004e98:	2280      	movs	r2, #128	@ 0x80
 8004e9a:	0612      	lsls	r2, r2, #24
 8004e9c:	431a      	orrs	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	609a      	str	r2, [r3, #8]
}
 8004ea2:	46c0      	nop			@ (mov r8, r8)
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	b002      	add	sp, #8
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	46c0      	nop			@ (mov r8, r8)
 8004eac:	7fffffe8 	.word	0x7fffffe8

08004eb0 <LL_ADC_IsCalibrationOnGoing>:
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	0fdb      	lsrs	r3, r3, #31
 8004ebe:	07da      	lsls	r2, r3, #31
 8004ec0:	2380      	movs	r3, #128	@ 0x80
 8004ec2:	061b      	lsls	r3, r3, #24
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d101      	bne.n	8004ecc <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e000      	b.n	8004ece <LL_ADC_IsCalibrationOnGoing+0x1e>
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	0018      	movs	r0, r3
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	b002      	add	sp, #8
 8004ed4:	bd80      	pop	{r7, pc}
	...

08004ed8 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004ed8:	b590      	push	{r4, r7, lr}
 8004eda:	b08b      	sub	sp, #44	@ 0x2c
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2254      	movs	r2, #84	@ 0x54
 8004eec:	5c9b      	ldrb	r3, [r3, r2]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d101      	bne.n	8004ef6 <HAL_ADCEx_Calibration_Start+0x1e>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	e0dd      	b.n	80050b2 <HAL_ADCEx_Calibration_Start+0x1da>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2254      	movs	r2, #84	@ 0x54
 8004efa:	2101      	movs	r1, #1
 8004efc:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004efe:	231f      	movs	r3, #31
 8004f00:	18fc      	adds	r4, r7, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	0018      	movs	r0, r3
 8004f06:	f7ff fef1 	bl	8004cec <ADC_Disable>
 8004f0a:	0003      	movs	r3, r0
 8004f0c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	0018      	movs	r0, r3
 8004f14:	f7ff ffa6 	bl	8004e64 <LL_ADC_IsEnabled>
 8004f18:	1e03      	subs	r3, r0, #0
 8004f1a:	d000      	beq.n	8004f1e <HAL_ADCEx_Calibration_Start+0x46>
 8004f1c:	e0bc      	b.n	8005098 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f22:	4a66      	ldr	r2, [pc, #408]	@ (80050bc <HAL_ADCEx_Calibration_Start+0x1e4>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	2202      	movs	r2, #2
 8004f28:	431a      	orrs	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	4a62      	ldr	r2, [pc, #392]	@ (80050c0 <HAL_ADCEx_Calibration_Start+0x1e8>)
 8004f36:	4013      	ands	r3, r2
 8004f38:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68da      	ldr	r2, [r3, #12]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	495f      	ldr	r1, [pc, #380]	@ (80050c4 <HAL_ADCEx_Calibration_Start+0x1ec>)
 8004f46:	400a      	ands	r2, r1
 8004f48:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f4e:	e02d      	b.n	8004fac <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	0018      	movs	r0, r3
 8004f56:	f7ff ff97 	bl	8004e88 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f5a:	e014      	b.n	8004f86 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	3301      	adds	r3, #1
 8004f60:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4a58      	ldr	r2, [pc, #352]	@ (80050c8 <HAL_ADCEx_Calibration_Start+0x1f0>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d90d      	bls.n	8004f86 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f6e:	2212      	movs	r2, #18
 8004f70:	4393      	bics	r3, r2
 8004f72:	2210      	movs	r2, #16
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2254      	movs	r2, #84	@ 0x54
 8004f7e:	2100      	movs	r1, #0
 8004f80:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e095      	b.n	80050b2 <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	0018      	movs	r0, r3
 8004f8c:	f7ff ff90 	bl	8004eb0 <LL_ADC_IsCalibrationOnGoing>
 8004f90:	1e03      	subs	r3, r0, #0
 8004f92:	d1e3      	bne.n	8004f5c <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	0018      	movs	r0, r3
 8004f9a:	f7ff ff32 	bl	8004e02 <LL_ADC_GetCalibrationFactor>
 8004f9e:	0002      	movs	r2, r0
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	189b      	adds	r3, r3, r2
 8004fa4:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	3301      	adds	r3, #1
 8004faa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fae:	2b07      	cmp	r3, #7
 8004fb0:	d9ce      	bls.n	8004f50 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004fb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fb4:	6a38      	ldr	r0, [r7, #32]
 8004fb6:	f7fb f8ab 	bl	8000110 <__udivsi3>
 8004fba:	0003      	movs	r3, r0
 8004fbc:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	f7ff ff2a 	bl	8004e1c <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	0018      	movs	r0, r3
 8004fce:	f7ff fef8 	bl	8004dc2 <LL_ADC_GetClock>
 8004fd2:	1e03      	subs	r3, r0, #0
 8004fd4:	d11b      	bne.n	800500e <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004fd6:	4b3d      	ldr	r3, [pc, #244]	@ (80050cc <HAL_ADCEx_Calibration_Start+0x1f4>)
 8004fd8:	0018      	movs	r0, r3
 8004fda:	f7ff fee5 	bl	8004da8 <LL_ADC_GetCommonClock>
 8004fde:	0003      	movs	r3, r0
 8004fe0:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	23e0      	movs	r3, #224	@ 0xe0
 8004fe6:	035b      	lsls	r3, r3, #13
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d310      	bcc.n	800500e <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	0c9b      	lsrs	r3, r3, #18
 8004ff0:	3b03      	subs	r3, #3
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	409a      	lsls	r2, r3
 8004ff6:	0013      	movs	r3, r2
 8004ff8:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	085b      	lsrs	r3, r3, #1
 8004ffe:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8005000:	e002      	b.n	8005008 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	3b01      	subs	r3, #1
 8005006:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1f9      	bne.n	8005002 <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	6a3a      	ldr	r2, [r7, #32]
 8005014:	0011      	movs	r1, r2
 8005016:	0018      	movs	r0, r3
 8005018:	f7ff fedf 	bl	8004dda <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	0018      	movs	r0, r3
 8005022:	f7ff ff0d 	bl	8004e40 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005026:	f7fe ffe7 	bl	8003ff8 <HAL_GetTick>
 800502a:	0003      	movs	r3, r0
 800502c:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800502e:	e01b      	b.n	8005068 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005030:	f7fe ffe2 	bl	8003ff8 <HAL_GetTick>
 8005034:	0002      	movs	r2, r0
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	2b02      	cmp	r3, #2
 800503c:	d914      	bls.n	8005068 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	0018      	movs	r0, r3
 8005044:	f7ff ff0e 	bl	8004e64 <LL_ADC_IsEnabled>
 8005048:	1e03      	subs	r3, r0, #0
 800504a:	d00d      	beq.n	8005068 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005050:	2210      	movs	r2, #16
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505c:	2201      	movs	r2, #1
 800505e:	431a      	orrs	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e024      	b.n	80050b2 <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	0018      	movs	r0, r3
 800506e:	f7ff fef9 	bl	8004e64 <LL_ADC_IsEnabled>
 8005072:	1e03      	subs	r3, r0, #0
 8005074:	d1dc      	bne.n	8005030 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68d9      	ldr	r1, [r3, #12]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	430a      	orrs	r2, r1
 8005084:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800508a:	2203      	movs	r2, #3
 800508c:	4393      	bics	r3, r2
 800508e:	2201      	movs	r2, #1
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	659a      	str	r2, [r3, #88]	@ 0x58
 8005096:	e005      	b.n	80050a4 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800509c:	2210      	movs	r2, #16
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2254      	movs	r2, #84	@ 0x54
 80050a8:	2100      	movs	r1, #0
 80050aa:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80050ac:	231f      	movs	r3, #31
 80050ae:	18fb      	adds	r3, r7, r3
 80050b0:	781b      	ldrb	r3, [r3, #0]
}
 80050b2:	0018      	movs	r0, r3
 80050b4:	46bd      	mov	sp, r7
 80050b6:	b00b      	add	sp, #44	@ 0x2c
 80050b8:	bd90      	pop	{r4, r7, pc}
 80050ba:	46c0      	nop			@ (mov r8, r8)
 80050bc:	fffffefd 	.word	0xfffffefd
 80050c0:	00008003 	.word	0x00008003
 80050c4:	ffff7ffc 	.word	0xffff7ffc
 80050c8:	0002f1ff 	.word	0x0002f1ff
 80050cc:	40012708 	.word	0x40012708

080050d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050d0:	b590      	push	{r4, r7, lr}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	0002      	movs	r2, r0
 80050d8:	6039      	str	r1, [r7, #0]
 80050da:	1dfb      	adds	r3, r7, #7
 80050dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80050de:	1dfb      	adds	r3, r7, #7
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80050e4:	d828      	bhi.n	8005138 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80050e6:	4a2f      	ldr	r2, [pc, #188]	@ (80051a4 <__NVIC_SetPriority+0xd4>)
 80050e8:	1dfb      	adds	r3, r7, #7
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	b25b      	sxtb	r3, r3
 80050ee:	089b      	lsrs	r3, r3, #2
 80050f0:	33c0      	adds	r3, #192	@ 0xc0
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	589b      	ldr	r3, [r3, r2]
 80050f6:	1dfa      	adds	r2, r7, #7
 80050f8:	7812      	ldrb	r2, [r2, #0]
 80050fa:	0011      	movs	r1, r2
 80050fc:	2203      	movs	r2, #3
 80050fe:	400a      	ands	r2, r1
 8005100:	00d2      	lsls	r2, r2, #3
 8005102:	21ff      	movs	r1, #255	@ 0xff
 8005104:	4091      	lsls	r1, r2
 8005106:	000a      	movs	r2, r1
 8005108:	43d2      	mvns	r2, r2
 800510a:	401a      	ands	r2, r3
 800510c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	019b      	lsls	r3, r3, #6
 8005112:	22ff      	movs	r2, #255	@ 0xff
 8005114:	401a      	ands	r2, r3
 8005116:	1dfb      	adds	r3, r7, #7
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	0018      	movs	r0, r3
 800511c:	2303      	movs	r3, #3
 800511e:	4003      	ands	r3, r0
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005124:	481f      	ldr	r0, [pc, #124]	@ (80051a4 <__NVIC_SetPriority+0xd4>)
 8005126:	1dfb      	adds	r3, r7, #7
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	b25b      	sxtb	r3, r3
 800512c:	089b      	lsrs	r3, r3, #2
 800512e:	430a      	orrs	r2, r1
 8005130:	33c0      	adds	r3, #192	@ 0xc0
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005136:	e031      	b.n	800519c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005138:	4a1b      	ldr	r2, [pc, #108]	@ (80051a8 <__NVIC_SetPriority+0xd8>)
 800513a:	1dfb      	adds	r3, r7, #7
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	0019      	movs	r1, r3
 8005140:	230f      	movs	r3, #15
 8005142:	400b      	ands	r3, r1
 8005144:	3b08      	subs	r3, #8
 8005146:	089b      	lsrs	r3, r3, #2
 8005148:	3306      	adds	r3, #6
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	18d3      	adds	r3, r2, r3
 800514e:	3304      	adds	r3, #4
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	1dfa      	adds	r2, r7, #7
 8005154:	7812      	ldrb	r2, [r2, #0]
 8005156:	0011      	movs	r1, r2
 8005158:	2203      	movs	r2, #3
 800515a:	400a      	ands	r2, r1
 800515c:	00d2      	lsls	r2, r2, #3
 800515e:	21ff      	movs	r1, #255	@ 0xff
 8005160:	4091      	lsls	r1, r2
 8005162:	000a      	movs	r2, r1
 8005164:	43d2      	mvns	r2, r2
 8005166:	401a      	ands	r2, r3
 8005168:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	019b      	lsls	r3, r3, #6
 800516e:	22ff      	movs	r2, #255	@ 0xff
 8005170:	401a      	ands	r2, r3
 8005172:	1dfb      	adds	r3, r7, #7
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	0018      	movs	r0, r3
 8005178:	2303      	movs	r3, #3
 800517a:	4003      	ands	r3, r0
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005180:	4809      	ldr	r0, [pc, #36]	@ (80051a8 <__NVIC_SetPriority+0xd8>)
 8005182:	1dfb      	adds	r3, r7, #7
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	001c      	movs	r4, r3
 8005188:	230f      	movs	r3, #15
 800518a:	4023      	ands	r3, r4
 800518c:	3b08      	subs	r3, #8
 800518e:	089b      	lsrs	r3, r3, #2
 8005190:	430a      	orrs	r2, r1
 8005192:	3306      	adds	r3, #6
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	18c3      	adds	r3, r0, r3
 8005198:	3304      	adds	r3, #4
 800519a:	601a      	str	r2, [r3, #0]
}
 800519c:	46c0      	nop			@ (mov r8, r8)
 800519e:	46bd      	mov	sp, r7
 80051a0:	b003      	add	sp, #12
 80051a2:	bd90      	pop	{r4, r7, pc}
 80051a4:	e000e100 	.word	0xe000e100
 80051a8:	e000ed00 	.word	0xe000ed00

080051ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	1e5a      	subs	r2, r3, #1
 80051b8:	2380      	movs	r3, #128	@ 0x80
 80051ba:	045b      	lsls	r3, r3, #17
 80051bc:	429a      	cmp	r2, r3
 80051be:	d301      	bcc.n	80051c4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051c0:	2301      	movs	r3, #1
 80051c2:	e010      	b.n	80051e6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051c4:	4b0a      	ldr	r3, [pc, #40]	@ (80051f0 <SysTick_Config+0x44>)
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	3a01      	subs	r2, #1
 80051ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051cc:	2301      	movs	r3, #1
 80051ce:	425b      	negs	r3, r3
 80051d0:	2103      	movs	r1, #3
 80051d2:	0018      	movs	r0, r3
 80051d4:	f7ff ff7c 	bl	80050d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051d8:	4b05      	ldr	r3, [pc, #20]	@ (80051f0 <SysTick_Config+0x44>)
 80051da:	2200      	movs	r2, #0
 80051dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051de:	4b04      	ldr	r3, [pc, #16]	@ (80051f0 <SysTick_Config+0x44>)
 80051e0:	2207      	movs	r2, #7
 80051e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	0018      	movs	r0, r3
 80051e8:	46bd      	mov	sp, r7
 80051ea:	b002      	add	sp, #8
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	46c0      	nop			@ (mov r8, r8)
 80051f0:	e000e010 	.word	0xe000e010

080051f4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60b9      	str	r1, [r7, #8]
 80051fc:	607a      	str	r2, [r7, #4]
 80051fe:	210f      	movs	r1, #15
 8005200:	187b      	adds	r3, r7, r1
 8005202:	1c02      	adds	r2, r0, #0
 8005204:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	187b      	adds	r3, r7, r1
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	b25b      	sxtb	r3, r3
 800520e:	0011      	movs	r1, r2
 8005210:	0018      	movs	r0, r3
 8005212:	f7ff ff5d 	bl	80050d0 <__NVIC_SetPriority>
}
 8005216:	46c0      	nop			@ (mov r8, r8)
 8005218:	46bd      	mov	sp, r7
 800521a:	b004      	add	sp, #16
 800521c:	bd80      	pop	{r7, pc}

0800521e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b082      	sub	sp, #8
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	0018      	movs	r0, r3
 800522a:	f7ff ffbf 	bl	80051ac <SysTick_Config>
 800522e:	0003      	movs	r3, r0
}
 8005230:	0018      	movs	r0, r3
 8005232:	46bd      	mov	sp, r7
 8005234:	b002      	add	sp, #8
 8005236:	bd80      	pop	{r7, pc}

08005238 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005242:	2300      	movs	r3, #0
 8005244:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005246:	e147      	b.n	80054d8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2101      	movs	r1, #1
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	4091      	lsls	r1, r2
 8005252:	000a      	movs	r2, r1
 8005254:	4013      	ands	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d100      	bne.n	8005260 <HAL_GPIO_Init+0x28>
 800525e:	e138      	b.n	80054d2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	2203      	movs	r2, #3
 8005266:	4013      	ands	r3, r2
 8005268:	2b01      	cmp	r3, #1
 800526a:	d005      	beq.n	8005278 <HAL_GPIO_Init+0x40>
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	2203      	movs	r2, #3
 8005272:	4013      	ands	r3, r2
 8005274:	2b02      	cmp	r3, #2
 8005276:	d130      	bne.n	80052da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	2203      	movs	r2, #3
 8005284:	409a      	lsls	r2, r3
 8005286:	0013      	movs	r3, r2
 8005288:	43da      	mvns	r2, r3
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	4013      	ands	r3, r2
 800528e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	409a      	lsls	r2, r3
 800529a:	0013      	movs	r3, r2
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	4313      	orrs	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80052ae:	2201      	movs	r2, #1
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	409a      	lsls	r2, r3
 80052b4:	0013      	movs	r3, r2
 80052b6:	43da      	mvns	r2, r3
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	4013      	ands	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	091b      	lsrs	r3, r3, #4
 80052c4:	2201      	movs	r2, #1
 80052c6:	401a      	ands	r2, r3
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	409a      	lsls	r2, r3
 80052cc:	0013      	movs	r3, r2
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2203      	movs	r2, #3
 80052e0:	4013      	ands	r3, r2
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d017      	beq.n	8005316 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	005b      	lsls	r3, r3, #1
 80052f0:	2203      	movs	r2, #3
 80052f2:	409a      	lsls	r2, r3
 80052f4:	0013      	movs	r3, r2
 80052f6:	43da      	mvns	r2, r3
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	4013      	ands	r3, r2
 80052fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	689a      	ldr	r2, [r3, #8]
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	409a      	lsls	r2, r3
 8005308:	0013      	movs	r3, r2
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	4313      	orrs	r3, r2
 800530e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	2203      	movs	r2, #3
 800531c:	4013      	ands	r3, r2
 800531e:	2b02      	cmp	r3, #2
 8005320:	d123      	bne.n	800536a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	08da      	lsrs	r2, r3, #3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	3208      	adds	r2, #8
 800532a:	0092      	lsls	r2, r2, #2
 800532c:	58d3      	ldr	r3, [r2, r3]
 800532e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	2207      	movs	r2, #7
 8005334:	4013      	ands	r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	220f      	movs	r2, #15
 800533a:	409a      	lsls	r2, r3
 800533c:	0013      	movs	r3, r2
 800533e:	43da      	mvns	r2, r3
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	4013      	ands	r3, r2
 8005344:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	691a      	ldr	r2, [r3, #16]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	2107      	movs	r1, #7
 800534e:	400b      	ands	r3, r1
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	409a      	lsls	r2, r3
 8005354:	0013      	movs	r3, r2
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	4313      	orrs	r3, r2
 800535a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	08da      	lsrs	r2, r3, #3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	3208      	adds	r2, #8
 8005364:	0092      	lsls	r2, r2, #2
 8005366:	6939      	ldr	r1, [r7, #16]
 8005368:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	2203      	movs	r2, #3
 8005376:	409a      	lsls	r2, r3
 8005378:	0013      	movs	r3, r2
 800537a:	43da      	mvns	r2, r3
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	4013      	ands	r3, r2
 8005380:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	2203      	movs	r2, #3
 8005388:	401a      	ands	r2, r3
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	005b      	lsls	r3, r3, #1
 800538e:	409a      	lsls	r2, r3
 8005390:	0013      	movs	r3, r2
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4313      	orrs	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	23c0      	movs	r3, #192	@ 0xc0
 80053a4:	029b      	lsls	r3, r3, #10
 80053a6:	4013      	ands	r3, r2
 80053a8:	d100      	bne.n	80053ac <HAL_GPIO_Init+0x174>
 80053aa:	e092      	b.n	80054d2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80053ac:	4a50      	ldr	r2, [pc, #320]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	089b      	lsrs	r3, r3, #2
 80053b2:	3318      	adds	r3, #24
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	589b      	ldr	r3, [r3, r2]
 80053b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2203      	movs	r2, #3
 80053be:	4013      	ands	r3, r2
 80053c0:	00db      	lsls	r3, r3, #3
 80053c2:	220f      	movs	r2, #15
 80053c4:	409a      	lsls	r2, r3
 80053c6:	0013      	movs	r3, r2
 80053c8:	43da      	mvns	r2, r3
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	4013      	ands	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	23a0      	movs	r3, #160	@ 0xa0
 80053d4:	05db      	lsls	r3, r3, #23
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d013      	beq.n	8005402 <HAL_GPIO_Init+0x1ca>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a45      	ldr	r2, [pc, #276]	@ (80054f4 <HAL_GPIO_Init+0x2bc>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d00d      	beq.n	80053fe <HAL_GPIO_Init+0x1c6>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a44      	ldr	r2, [pc, #272]	@ (80054f8 <HAL_GPIO_Init+0x2c0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d007      	beq.n	80053fa <HAL_GPIO_Init+0x1c2>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a43      	ldr	r2, [pc, #268]	@ (80054fc <HAL_GPIO_Init+0x2c4>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d101      	bne.n	80053f6 <HAL_GPIO_Init+0x1be>
 80053f2:	2303      	movs	r3, #3
 80053f4:	e006      	b.n	8005404 <HAL_GPIO_Init+0x1cc>
 80053f6:	2305      	movs	r3, #5
 80053f8:	e004      	b.n	8005404 <HAL_GPIO_Init+0x1cc>
 80053fa:	2302      	movs	r3, #2
 80053fc:	e002      	b.n	8005404 <HAL_GPIO_Init+0x1cc>
 80053fe:	2301      	movs	r3, #1
 8005400:	e000      	b.n	8005404 <HAL_GPIO_Init+0x1cc>
 8005402:	2300      	movs	r3, #0
 8005404:	697a      	ldr	r2, [r7, #20]
 8005406:	2103      	movs	r1, #3
 8005408:	400a      	ands	r2, r1
 800540a:	00d2      	lsls	r2, r2, #3
 800540c:	4093      	lsls	r3, r2
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4313      	orrs	r3, r2
 8005412:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005414:	4936      	ldr	r1, [pc, #216]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	089b      	lsrs	r3, r3, #2
 800541a:	3318      	adds	r3, #24
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005422:	4b33      	ldr	r3, [pc, #204]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	43da      	mvns	r2, r3
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	4013      	ands	r3, r2
 8005430:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	2380      	movs	r3, #128	@ 0x80
 8005438:	035b      	lsls	r3, r3, #13
 800543a:	4013      	ands	r3, r2
 800543c:	d003      	beq.n	8005446 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005446:	4b2a      	ldr	r3, [pc, #168]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800544c:	4b28      	ldr	r3, [pc, #160]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	43da      	mvns	r2, r3
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	4013      	ands	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	2380      	movs	r3, #128	@ 0x80
 8005462:	039b      	lsls	r3, r3, #14
 8005464:	4013      	ands	r3, r2
 8005466:	d003      	beq.n	8005470 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	4313      	orrs	r3, r2
 800546e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005470:	4b1f      	ldr	r3, [pc, #124]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005476:	4a1e      	ldr	r2, [pc, #120]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 8005478:	2384      	movs	r3, #132	@ 0x84
 800547a:	58d3      	ldr	r3, [r2, r3]
 800547c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	43da      	mvns	r2, r3
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	4013      	ands	r3, r2
 8005486:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685a      	ldr	r2, [r3, #4]
 800548c:	2380      	movs	r3, #128	@ 0x80
 800548e:	029b      	lsls	r3, r3, #10
 8005490:	4013      	ands	r3, r2
 8005492:	d003      	beq.n	800549c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	4313      	orrs	r3, r2
 800549a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800549c:	4914      	ldr	r1, [pc, #80]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 800549e:	2284      	movs	r2, #132	@ 0x84
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80054a4:	4a12      	ldr	r2, [pc, #72]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 80054a6:	2380      	movs	r3, #128	@ 0x80
 80054a8:	58d3      	ldr	r3, [r2, r3]
 80054aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	43da      	mvns	r2, r3
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	4013      	ands	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685a      	ldr	r2, [r3, #4]
 80054ba:	2380      	movs	r3, #128	@ 0x80
 80054bc:	025b      	lsls	r3, r3, #9
 80054be:	4013      	ands	r3, r2
 80054c0:	d003      	beq.n	80054ca <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054ca:	4909      	ldr	r1, [pc, #36]	@ (80054f0 <HAL_GPIO_Init+0x2b8>)
 80054cc:	2280      	movs	r2, #128	@ 0x80
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	3301      	adds	r3, #1
 80054d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	40da      	lsrs	r2, r3
 80054e0:	1e13      	subs	r3, r2, #0
 80054e2:	d000      	beq.n	80054e6 <HAL_GPIO_Init+0x2ae>
 80054e4:	e6b0      	b.n	8005248 <HAL_GPIO_Init+0x10>
  }
}
 80054e6:	46c0      	nop			@ (mov r8, r8)
 80054e8:	46c0      	nop			@ (mov r8, r8)
 80054ea:	46bd      	mov	sp, r7
 80054ec:	b006      	add	sp, #24
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40021800 	.word	0x40021800
 80054f4:	50000400 	.word	0x50000400
 80054f8:	50000800 	.word	0x50000800
 80054fc:	50000c00 	.word	0x50000c00

08005500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	0008      	movs	r0, r1
 800550a:	0011      	movs	r1, r2
 800550c:	1cbb      	adds	r3, r7, #2
 800550e:	1c02      	adds	r2, r0, #0
 8005510:	801a      	strh	r2, [r3, #0]
 8005512:	1c7b      	adds	r3, r7, #1
 8005514:	1c0a      	adds	r2, r1, #0
 8005516:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005518:	1c7b      	adds	r3, r7, #1
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d004      	beq.n	800552a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005520:	1cbb      	adds	r3, r7, #2
 8005522:	881a      	ldrh	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005528:	e003      	b.n	8005532 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800552a:	1cbb      	adds	r3, r7, #2
 800552c:	881a      	ldrh	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005532:	46c0      	nop			@ (mov r8, r8)
 8005534:	46bd      	mov	sp, r7
 8005536:	b002      	add	sp, #8
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005544:	4b19      	ldr	r3, [pc, #100]	@ (80055ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a19      	ldr	r2, [pc, #100]	@ (80055b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800554a:	4013      	ands	r3, r2
 800554c:	0019      	movs	r1, r3
 800554e:	4b17      	ldr	r3, [pc, #92]	@ (80055ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	430a      	orrs	r2, r1
 8005554:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	2380      	movs	r3, #128	@ 0x80
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	429a      	cmp	r2, r3
 800555e:	d11f      	bne.n	80055a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005560:	4b14      	ldr	r3, [pc, #80]	@ (80055b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	0013      	movs	r3, r2
 8005566:	005b      	lsls	r3, r3, #1
 8005568:	189b      	adds	r3, r3, r2
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	4912      	ldr	r1, [pc, #72]	@ (80055b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800556e:	0018      	movs	r0, r3
 8005570:	f7fa fdce 	bl	8000110 <__udivsi3>
 8005574:	0003      	movs	r3, r0
 8005576:	3301      	adds	r3, #1
 8005578:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800557a:	e008      	b.n	800558e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3b01      	subs	r3, #1
 8005586:	60fb      	str	r3, [r7, #12]
 8005588:	e001      	b.n	800558e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e009      	b.n	80055a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800558e:	4b07      	ldr	r3, [pc, #28]	@ (80055ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005590:	695a      	ldr	r2, [r3, #20]
 8005592:	2380      	movs	r3, #128	@ 0x80
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	401a      	ands	r2, r3
 8005598:	2380      	movs	r3, #128	@ 0x80
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	429a      	cmp	r2, r3
 800559e:	d0ed      	beq.n	800557c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	0018      	movs	r0, r3
 80055a4:	46bd      	mov	sp, r7
 80055a6:	b004      	add	sp, #16
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	46c0      	nop			@ (mov r8, r8)
 80055ac:	40007000 	.word	0x40007000
 80055b0:	fffff9ff 	.word	0xfffff9ff
 80055b4:	20000010 	.word	0x20000010
 80055b8:	000f4240 	.word	0x000f4240

080055bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b088      	sub	sp, #32
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e2f3      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2201      	movs	r2, #1
 80055d4:	4013      	ands	r3, r2
 80055d6:	d100      	bne.n	80055da <HAL_RCC_OscConfig+0x1e>
 80055d8:	e07c      	b.n	80056d4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055da:	4bc3      	ldr	r3, [pc, #780]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	2238      	movs	r2, #56	@ 0x38
 80055e0:	4013      	ands	r3, r2
 80055e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055e4:	4bc0      	ldr	r3, [pc, #768]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	2203      	movs	r2, #3
 80055ea:	4013      	ands	r3, r2
 80055ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	2b10      	cmp	r3, #16
 80055f2:	d102      	bne.n	80055fa <HAL_RCC_OscConfig+0x3e>
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	2b03      	cmp	r3, #3
 80055f8:	d002      	beq.n	8005600 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	2b08      	cmp	r3, #8
 80055fe:	d10b      	bne.n	8005618 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005600:	4bb9      	ldr	r3, [pc, #740]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	2380      	movs	r3, #128	@ 0x80
 8005606:	029b      	lsls	r3, r3, #10
 8005608:	4013      	ands	r3, r2
 800560a:	d062      	beq.n	80056d2 <HAL_RCC_OscConfig+0x116>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d15e      	bne.n	80056d2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e2ce      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	2380      	movs	r3, #128	@ 0x80
 800561e:	025b      	lsls	r3, r3, #9
 8005620:	429a      	cmp	r2, r3
 8005622:	d107      	bne.n	8005634 <HAL_RCC_OscConfig+0x78>
 8005624:	4bb0      	ldr	r3, [pc, #704]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	4baf      	ldr	r3, [pc, #700]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800562a:	2180      	movs	r1, #128	@ 0x80
 800562c:	0249      	lsls	r1, r1, #9
 800562e:	430a      	orrs	r2, r1
 8005630:	601a      	str	r2, [r3, #0]
 8005632:	e020      	b.n	8005676 <HAL_RCC_OscConfig+0xba>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	23a0      	movs	r3, #160	@ 0xa0
 800563a:	02db      	lsls	r3, r3, #11
 800563c:	429a      	cmp	r2, r3
 800563e:	d10e      	bne.n	800565e <HAL_RCC_OscConfig+0xa2>
 8005640:	4ba9      	ldr	r3, [pc, #676]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	4ba8      	ldr	r3, [pc, #672]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005646:	2180      	movs	r1, #128	@ 0x80
 8005648:	02c9      	lsls	r1, r1, #11
 800564a:	430a      	orrs	r2, r1
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	4ba6      	ldr	r3, [pc, #664]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	4ba5      	ldr	r3, [pc, #660]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005654:	2180      	movs	r1, #128	@ 0x80
 8005656:	0249      	lsls	r1, r1, #9
 8005658:	430a      	orrs	r2, r1
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	e00b      	b.n	8005676 <HAL_RCC_OscConfig+0xba>
 800565e:	4ba2      	ldr	r3, [pc, #648]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	4ba1      	ldr	r3, [pc, #644]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005664:	49a1      	ldr	r1, [pc, #644]	@ (80058ec <HAL_RCC_OscConfig+0x330>)
 8005666:	400a      	ands	r2, r1
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	4b9f      	ldr	r3, [pc, #636]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	4b9e      	ldr	r3, [pc, #632]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005670:	499f      	ldr	r1, [pc, #636]	@ (80058f0 <HAL_RCC_OscConfig+0x334>)
 8005672:	400a      	ands	r2, r1
 8005674:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d014      	beq.n	80056a8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800567e:	f7fe fcbb 	bl	8003ff8 <HAL_GetTick>
 8005682:	0003      	movs	r3, r0
 8005684:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005686:	e008      	b.n	800569a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005688:	f7fe fcb6 	bl	8003ff8 <HAL_GetTick>
 800568c:	0002      	movs	r2, r0
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	2b64      	cmp	r3, #100	@ 0x64
 8005694:	d901      	bls.n	800569a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e28d      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800569a:	4b93      	ldr	r3, [pc, #588]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	2380      	movs	r3, #128	@ 0x80
 80056a0:	029b      	lsls	r3, r3, #10
 80056a2:	4013      	ands	r3, r2
 80056a4:	d0f0      	beq.n	8005688 <HAL_RCC_OscConfig+0xcc>
 80056a6:	e015      	b.n	80056d4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056a8:	f7fe fca6 	bl	8003ff8 <HAL_GetTick>
 80056ac:	0003      	movs	r3, r0
 80056ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056b2:	f7fe fca1 	bl	8003ff8 <HAL_GetTick>
 80056b6:	0002      	movs	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b64      	cmp	r3, #100	@ 0x64
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e278      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056c4:	4b88      	ldr	r3, [pc, #544]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	2380      	movs	r3, #128	@ 0x80
 80056ca:	029b      	lsls	r3, r3, #10
 80056cc:	4013      	ands	r3, r2
 80056ce:	d1f0      	bne.n	80056b2 <HAL_RCC_OscConfig+0xf6>
 80056d0:	e000      	b.n	80056d4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2202      	movs	r2, #2
 80056da:	4013      	ands	r3, r2
 80056dc:	d100      	bne.n	80056e0 <HAL_RCC_OscConfig+0x124>
 80056de:	e099      	b.n	8005814 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056e0:	4b81      	ldr	r3, [pc, #516]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	2238      	movs	r2, #56	@ 0x38
 80056e6:	4013      	ands	r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056ea:	4b7f      	ldr	r3, [pc, #508]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	2203      	movs	r2, #3
 80056f0:	4013      	ands	r3, r2
 80056f2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	2b10      	cmp	r3, #16
 80056f8:	d102      	bne.n	8005700 <HAL_RCC_OscConfig+0x144>
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d002      	beq.n	8005706 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d135      	bne.n	8005772 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005706:	4b78      	ldr	r3, [pc, #480]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	4013      	ands	r3, r2
 8005710:	d005      	beq.n	800571e <HAL_RCC_OscConfig+0x162>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e24b      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800571e:	4b72      	ldr	r3, [pc, #456]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	4a74      	ldr	r2, [pc, #464]	@ (80058f4 <HAL_RCC_OscConfig+0x338>)
 8005724:	4013      	ands	r3, r2
 8005726:	0019      	movs	r1, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	695b      	ldr	r3, [r3, #20]
 800572c:	021a      	lsls	r2, r3, #8
 800572e:	4b6e      	ldr	r3, [pc, #440]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005730:	430a      	orrs	r2, r1
 8005732:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d112      	bne.n	8005760 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800573a:	4b6b      	ldr	r3, [pc, #428]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a6e      	ldr	r2, [pc, #440]	@ (80058f8 <HAL_RCC_OscConfig+0x33c>)
 8005740:	4013      	ands	r3, r2
 8005742:	0019      	movs	r1, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	691a      	ldr	r2, [r3, #16]
 8005748:	4b67      	ldr	r3, [pc, #412]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800574a:	430a      	orrs	r2, r1
 800574c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800574e:	4b66      	ldr	r3, [pc, #408]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	0adb      	lsrs	r3, r3, #11
 8005754:	2207      	movs	r2, #7
 8005756:	4013      	ands	r3, r2
 8005758:	4a68      	ldr	r2, [pc, #416]	@ (80058fc <HAL_RCC_OscConfig+0x340>)
 800575a:	40da      	lsrs	r2, r3
 800575c:	4b68      	ldr	r3, [pc, #416]	@ (8005900 <HAL_RCC_OscConfig+0x344>)
 800575e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005760:	4b68      	ldr	r3, [pc, #416]	@ (8005904 <HAL_RCC_OscConfig+0x348>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	0018      	movs	r0, r3
 8005766:	f7fe fbeb 	bl	8003f40 <HAL_InitTick>
 800576a:	1e03      	subs	r3, r0, #0
 800576c:	d051      	beq.n	8005812 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e221      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d030      	beq.n	80057dc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800577a:	4b5b      	ldr	r3, [pc, #364]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a5e      	ldr	r2, [pc, #376]	@ (80058f8 <HAL_RCC_OscConfig+0x33c>)
 8005780:	4013      	ands	r3, r2
 8005782:	0019      	movs	r1, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691a      	ldr	r2, [r3, #16]
 8005788:	4b57      	ldr	r3, [pc, #348]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800578a:	430a      	orrs	r2, r1
 800578c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800578e:	4b56      	ldr	r3, [pc, #344]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	4b55      	ldr	r3, [pc, #340]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005794:	2180      	movs	r1, #128	@ 0x80
 8005796:	0049      	lsls	r1, r1, #1
 8005798:	430a      	orrs	r2, r1
 800579a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800579c:	f7fe fc2c 	bl	8003ff8 <HAL_GetTick>
 80057a0:	0003      	movs	r3, r0
 80057a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057a4:	e008      	b.n	80057b8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057a6:	f7fe fc27 	bl	8003ff8 <HAL_GetTick>
 80057aa:	0002      	movs	r2, r0
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d901      	bls.n	80057b8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e1fe      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057b8:	4b4b      	ldr	r3, [pc, #300]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	2380      	movs	r3, #128	@ 0x80
 80057be:	00db      	lsls	r3, r3, #3
 80057c0:	4013      	ands	r3, r2
 80057c2:	d0f0      	beq.n	80057a6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057c4:	4b48      	ldr	r3, [pc, #288]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	4a4a      	ldr	r2, [pc, #296]	@ (80058f4 <HAL_RCC_OscConfig+0x338>)
 80057ca:	4013      	ands	r3, r2
 80057cc:	0019      	movs	r1, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	021a      	lsls	r2, r3, #8
 80057d4:	4b44      	ldr	r3, [pc, #272]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80057d6:	430a      	orrs	r2, r1
 80057d8:	605a      	str	r2, [r3, #4]
 80057da:	e01b      	b.n	8005814 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80057dc:	4b42      	ldr	r3, [pc, #264]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	4b41      	ldr	r3, [pc, #260]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80057e2:	4949      	ldr	r1, [pc, #292]	@ (8005908 <HAL_RCC_OscConfig+0x34c>)
 80057e4:	400a      	ands	r2, r1
 80057e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057e8:	f7fe fc06 	bl	8003ff8 <HAL_GetTick>
 80057ec:	0003      	movs	r3, r0
 80057ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057f0:	e008      	b.n	8005804 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057f2:	f7fe fc01 	bl	8003ff8 <HAL_GetTick>
 80057f6:	0002      	movs	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d901      	bls.n	8005804 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e1d8      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005804:	4b38      	ldr	r3, [pc, #224]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	2380      	movs	r3, #128	@ 0x80
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	4013      	ands	r3, r2
 800580e:	d1f0      	bne.n	80057f2 <HAL_RCC_OscConfig+0x236>
 8005810:	e000      	b.n	8005814 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005812:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2208      	movs	r2, #8
 800581a:	4013      	ands	r3, r2
 800581c:	d047      	beq.n	80058ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800581e:	4b32      	ldr	r3, [pc, #200]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	2238      	movs	r2, #56	@ 0x38
 8005824:	4013      	ands	r3, r2
 8005826:	2b18      	cmp	r3, #24
 8005828:	d10a      	bne.n	8005840 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800582a:	4b2f      	ldr	r3, [pc, #188]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800582c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800582e:	2202      	movs	r2, #2
 8005830:	4013      	ands	r3, r2
 8005832:	d03c      	beq.n	80058ae <HAL_RCC_OscConfig+0x2f2>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d138      	bne.n	80058ae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e1ba      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d019      	beq.n	800587c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005848:	4b27      	ldr	r3, [pc, #156]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800584a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800584c:	4b26      	ldr	r3, [pc, #152]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800584e:	2101      	movs	r1, #1
 8005850:	430a      	orrs	r2, r1
 8005852:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005854:	f7fe fbd0 	bl	8003ff8 <HAL_GetTick>
 8005858:	0003      	movs	r3, r0
 800585a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800585c:	e008      	b.n	8005870 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800585e:	f7fe fbcb 	bl	8003ff8 <HAL_GetTick>
 8005862:	0002      	movs	r2, r0
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	2b02      	cmp	r3, #2
 800586a:	d901      	bls.n	8005870 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e1a2      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005870:	4b1d      	ldr	r3, [pc, #116]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005874:	2202      	movs	r2, #2
 8005876:	4013      	ands	r3, r2
 8005878:	d0f1      	beq.n	800585e <HAL_RCC_OscConfig+0x2a2>
 800587a:	e018      	b.n	80058ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800587c:	4b1a      	ldr	r3, [pc, #104]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 800587e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005880:	4b19      	ldr	r3, [pc, #100]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 8005882:	2101      	movs	r1, #1
 8005884:	438a      	bics	r2, r1
 8005886:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005888:	f7fe fbb6 	bl	8003ff8 <HAL_GetTick>
 800588c:	0003      	movs	r3, r0
 800588e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005890:	e008      	b.n	80058a4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005892:	f7fe fbb1 	bl	8003ff8 <HAL_GetTick>
 8005896:	0002      	movs	r2, r0
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	2b02      	cmp	r3, #2
 800589e:	d901      	bls.n	80058a4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e188      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80058a4:	4b10      	ldr	r3, [pc, #64]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80058a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058a8:	2202      	movs	r2, #2
 80058aa:	4013      	ands	r3, r2
 80058ac:	d1f1      	bne.n	8005892 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2204      	movs	r2, #4
 80058b4:	4013      	ands	r3, r2
 80058b6:	d100      	bne.n	80058ba <HAL_RCC_OscConfig+0x2fe>
 80058b8:	e0c6      	b.n	8005a48 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058ba:	231f      	movs	r3, #31
 80058bc:	18fb      	adds	r3, r7, r3
 80058be:	2200      	movs	r2, #0
 80058c0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80058c2:	4b09      	ldr	r3, [pc, #36]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	2238      	movs	r2, #56	@ 0x38
 80058c8:	4013      	ands	r3, r2
 80058ca:	2b20      	cmp	r3, #32
 80058cc:	d11e      	bne.n	800590c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80058ce:	4b06      	ldr	r3, [pc, #24]	@ (80058e8 <HAL_RCC_OscConfig+0x32c>)
 80058d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058d2:	2202      	movs	r2, #2
 80058d4:	4013      	ands	r3, r2
 80058d6:	d100      	bne.n	80058da <HAL_RCC_OscConfig+0x31e>
 80058d8:	e0b6      	b.n	8005a48 <HAL_RCC_OscConfig+0x48c>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d000      	beq.n	80058e4 <HAL_RCC_OscConfig+0x328>
 80058e2:	e0b1      	b.n	8005a48 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e166      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
 80058e8:	40021000 	.word	0x40021000
 80058ec:	fffeffff 	.word	0xfffeffff
 80058f0:	fffbffff 	.word	0xfffbffff
 80058f4:	ffff80ff 	.word	0xffff80ff
 80058f8:	ffffc7ff 	.word	0xffffc7ff
 80058fc:	00f42400 	.word	0x00f42400
 8005900:	20000010 	.word	0x20000010
 8005904:	20000014 	.word	0x20000014
 8005908:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800590c:	4bac      	ldr	r3, [pc, #688]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 800590e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005910:	2380      	movs	r3, #128	@ 0x80
 8005912:	055b      	lsls	r3, r3, #21
 8005914:	4013      	ands	r3, r2
 8005916:	d101      	bne.n	800591c <HAL_RCC_OscConfig+0x360>
 8005918:	2301      	movs	r3, #1
 800591a:	e000      	b.n	800591e <HAL_RCC_OscConfig+0x362>
 800591c:	2300      	movs	r3, #0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d011      	beq.n	8005946 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005922:	4ba7      	ldr	r3, [pc, #668]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005924:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005926:	4ba6      	ldr	r3, [pc, #664]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005928:	2180      	movs	r1, #128	@ 0x80
 800592a:	0549      	lsls	r1, r1, #21
 800592c:	430a      	orrs	r2, r1
 800592e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005930:	4ba3      	ldr	r3, [pc, #652]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005932:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005934:	2380      	movs	r3, #128	@ 0x80
 8005936:	055b      	lsls	r3, r3, #21
 8005938:	4013      	ands	r3, r2
 800593a:	60fb      	str	r3, [r7, #12]
 800593c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800593e:	231f      	movs	r3, #31
 8005940:	18fb      	adds	r3, r7, r3
 8005942:	2201      	movs	r2, #1
 8005944:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005946:	4b9f      	ldr	r3, [pc, #636]	@ (8005bc4 <HAL_RCC_OscConfig+0x608>)
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	2380      	movs	r3, #128	@ 0x80
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	4013      	ands	r3, r2
 8005950:	d11a      	bne.n	8005988 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005952:	4b9c      	ldr	r3, [pc, #624]	@ (8005bc4 <HAL_RCC_OscConfig+0x608>)
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	4b9b      	ldr	r3, [pc, #620]	@ (8005bc4 <HAL_RCC_OscConfig+0x608>)
 8005958:	2180      	movs	r1, #128	@ 0x80
 800595a:	0049      	lsls	r1, r1, #1
 800595c:	430a      	orrs	r2, r1
 800595e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005960:	f7fe fb4a 	bl	8003ff8 <HAL_GetTick>
 8005964:	0003      	movs	r3, r0
 8005966:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005968:	e008      	b.n	800597c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800596a:	f7fe fb45 	bl	8003ff8 <HAL_GetTick>
 800596e:	0002      	movs	r2, r0
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b02      	cmp	r3, #2
 8005976:	d901      	bls.n	800597c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e11c      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800597c:	4b91      	ldr	r3, [pc, #580]	@ (8005bc4 <HAL_RCC_OscConfig+0x608>)
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	2380      	movs	r3, #128	@ 0x80
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	4013      	ands	r3, r2
 8005986:	d0f0      	beq.n	800596a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d106      	bne.n	800599e <HAL_RCC_OscConfig+0x3e2>
 8005990:	4b8b      	ldr	r3, [pc, #556]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005992:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005994:	4b8a      	ldr	r3, [pc, #552]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005996:	2101      	movs	r1, #1
 8005998:	430a      	orrs	r2, r1
 800599a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800599c:	e01c      	b.n	80059d8 <HAL_RCC_OscConfig+0x41c>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	2b05      	cmp	r3, #5
 80059a4:	d10c      	bne.n	80059c0 <HAL_RCC_OscConfig+0x404>
 80059a6:	4b86      	ldr	r3, [pc, #536]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059a8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80059aa:	4b85      	ldr	r3, [pc, #532]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059ac:	2104      	movs	r1, #4
 80059ae:	430a      	orrs	r2, r1
 80059b0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059b2:	4b83      	ldr	r3, [pc, #524]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80059b6:	4b82      	ldr	r3, [pc, #520]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059b8:	2101      	movs	r1, #1
 80059ba:	430a      	orrs	r2, r1
 80059bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059be:	e00b      	b.n	80059d8 <HAL_RCC_OscConfig+0x41c>
 80059c0:	4b7f      	ldr	r3, [pc, #508]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80059c4:	4b7e      	ldr	r3, [pc, #504]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059c6:	2101      	movs	r1, #1
 80059c8:	438a      	bics	r2, r1
 80059ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059cc:	4b7c      	ldr	r3, [pc, #496]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80059d0:	4b7b      	ldr	r3, [pc, #492]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 80059d2:	2104      	movs	r1, #4
 80059d4:	438a      	bics	r2, r1
 80059d6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d014      	beq.n	8005a0a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e0:	f7fe fb0a 	bl	8003ff8 <HAL_GetTick>
 80059e4:	0003      	movs	r3, r0
 80059e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059e8:	e009      	b.n	80059fe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ea:	f7fe fb05 	bl	8003ff8 <HAL_GetTick>
 80059ee:	0002      	movs	r2, r0
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	4a74      	ldr	r2, [pc, #464]	@ (8005bc8 <HAL_RCC_OscConfig+0x60c>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d901      	bls.n	80059fe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	e0db      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059fe:	4b70      	ldr	r3, [pc, #448]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a02:	2202      	movs	r2, #2
 8005a04:	4013      	ands	r3, r2
 8005a06:	d0f0      	beq.n	80059ea <HAL_RCC_OscConfig+0x42e>
 8005a08:	e013      	b.n	8005a32 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0a:	f7fe faf5 	bl	8003ff8 <HAL_GetTick>
 8005a0e:	0003      	movs	r3, r0
 8005a10:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a12:	e009      	b.n	8005a28 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a14:	f7fe faf0 	bl	8003ff8 <HAL_GetTick>
 8005a18:	0002      	movs	r2, r0
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	4a6a      	ldr	r2, [pc, #424]	@ (8005bc8 <HAL_RCC_OscConfig+0x60c>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d901      	bls.n	8005a28 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e0c6      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a28:	4b65      	ldr	r3, [pc, #404]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a2c:	2202      	movs	r2, #2
 8005a2e:	4013      	ands	r3, r2
 8005a30:	d1f0      	bne.n	8005a14 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005a32:	231f      	movs	r3, #31
 8005a34:	18fb      	adds	r3, r7, r3
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d105      	bne.n	8005a48 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005a3c:	4b60      	ldr	r3, [pc, #384]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a40:	4b5f      	ldr	r3, [pc, #380]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a42:	4962      	ldr	r1, [pc, #392]	@ (8005bcc <HAL_RCC_OscConfig+0x610>)
 8005a44:	400a      	ands	r2, r1
 8005a46:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	69db      	ldr	r3, [r3, #28]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d100      	bne.n	8005a52 <HAL_RCC_OscConfig+0x496>
 8005a50:	e0b0      	b.n	8005bb4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a52:	4b5b      	ldr	r3, [pc, #364]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	2238      	movs	r2, #56	@ 0x38
 8005a58:	4013      	ands	r3, r2
 8005a5a:	2b10      	cmp	r3, #16
 8005a5c:	d100      	bne.n	8005a60 <HAL_RCC_OscConfig+0x4a4>
 8005a5e:	e078      	b.n	8005b52 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d153      	bne.n	8005b10 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a68:	4b55      	ldr	r3, [pc, #340]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	4b54      	ldr	r3, [pc, #336]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a6e:	4958      	ldr	r1, [pc, #352]	@ (8005bd0 <HAL_RCC_OscConfig+0x614>)
 8005a70:	400a      	ands	r2, r1
 8005a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a74:	f7fe fac0 	bl	8003ff8 <HAL_GetTick>
 8005a78:	0003      	movs	r3, r0
 8005a7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a7c:	e008      	b.n	8005a90 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a7e:	f7fe fabb 	bl	8003ff8 <HAL_GetTick>
 8005a82:	0002      	movs	r2, r0
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d901      	bls.n	8005a90 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e092      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a90:	4b4b      	ldr	r3, [pc, #300]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	2380      	movs	r3, #128	@ 0x80
 8005a96:	049b      	lsls	r3, r3, #18
 8005a98:	4013      	ands	r3, r2
 8005a9a:	d1f0      	bne.n	8005a7e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a9c:	4b48      	ldr	r3, [pc, #288]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	4a4c      	ldr	r2, [pc, #304]	@ (8005bd4 <HAL_RCC_OscConfig+0x618>)
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	0019      	movs	r1, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a1a      	ldr	r2, [r3, #32]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab4:	021b      	lsls	r3, r3, #8
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	4b3e      	ldr	r3, [pc, #248]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005aca:	4b3d      	ldr	r3, [pc, #244]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	4b3c      	ldr	r3, [pc, #240]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005ad0:	2180      	movs	r1, #128	@ 0x80
 8005ad2:	0449      	lsls	r1, r1, #17
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005ad8:	4b39      	ldr	r3, [pc, #228]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005ada:	68da      	ldr	r2, [r3, #12]
 8005adc:	4b38      	ldr	r3, [pc, #224]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005ade:	2180      	movs	r1, #128	@ 0x80
 8005ae0:	0549      	lsls	r1, r1, #21
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae6:	f7fe fa87 	bl	8003ff8 <HAL_GetTick>
 8005aea:	0003      	movs	r3, r0
 8005aec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aee:	e008      	b.n	8005b02 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005af0:	f7fe fa82 	bl	8003ff8 <HAL_GetTick>
 8005af4:	0002      	movs	r2, r0
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d901      	bls.n	8005b02 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e059      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b02:	4b2f      	ldr	r3, [pc, #188]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	2380      	movs	r3, #128	@ 0x80
 8005b08:	049b      	lsls	r3, r3, #18
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	d0f0      	beq.n	8005af0 <HAL_RCC_OscConfig+0x534>
 8005b0e:	e051      	b.n	8005bb4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b10:	4b2b      	ldr	r3, [pc, #172]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	4b2a      	ldr	r3, [pc, #168]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005b16:	492e      	ldr	r1, [pc, #184]	@ (8005bd0 <HAL_RCC_OscConfig+0x614>)
 8005b18:	400a      	ands	r2, r1
 8005b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1c:	f7fe fa6c 	bl	8003ff8 <HAL_GetTick>
 8005b20:	0003      	movs	r3, r0
 8005b22:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b24:	e008      	b.n	8005b38 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b26:	f7fe fa67 	bl	8003ff8 <HAL_GetTick>
 8005b2a:	0002      	movs	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e03e      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b38:	4b21      	ldr	r3, [pc, #132]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	2380      	movs	r3, #128	@ 0x80
 8005b3e:	049b      	lsls	r3, r3, #18
 8005b40:	4013      	ands	r3, r2
 8005b42:	d1f0      	bne.n	8005b26 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8005b44:	4b1e      	ldr	r3, [pc, #120]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005b4a:	4923      	ldr	r1, [pc, #140]	@ (8005bd8 <HAL_RCC_OscConfig+0x61c>)
 8005b4c:	400a      	ands	r2, r1
 8005b4e:	60da      	str	r2, [r3, #12]
 8005b50:	e030      	b.n	8005bb4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d101      	bne.n	8005b5e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e02b      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005b5e:	4b18      	ldr	r3, [pc, #96]	@ (8005bc0 <HAL_RCC_OscConfig+0x604>)
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	2203      	movs	r2, #3
 8005b68:	401a      	ands	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d11e      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	2270      	movs	r2, #112	@ 0x70
 8005b76:	401a      	ands	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d117      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	23fe      	movs	r3, #254	@ 0xfe
 8005b84:	01db      	lsls	r3, r3, #7
 8005b86:	401a      	ands	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d10e      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	23f8      	movs	r3, #248	@ 0xf8
 8005b96:	039b      	lsls	r3, r3, #14
 8005b98:	401a      	ands	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d106      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	0f5b      	lsrs	r3, r3, #29
 8005ba6:	075a      	lsls	r2, r3, #29
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d001      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e000      	b.n	8005bb6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	0018      	movs	r0, r3
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	b008      	add	sp, #32
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	46c0      	nop			@ (mov r8, r8)
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	40007000 	.word	0x40007000
 8005bc8:	00001388 	.word	0x00001388
 8005bcc:	efffffff 	.word	0xefffffff
 8005bd0:	feffffff 	.word	0xfeffffff
 8005bd4:	1fc1808c 	.word	0x1fc1808c
 8005bd8:	effefffc 	.word	0xeffefffc

08005bdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d101      	bne.n	8005bf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e0e9      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bf0:	4b76      	ldr	r3, [pc, #472]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2207      	movs	r2, #7
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	683a      	ldr	r2, [r7, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d91e      	bls.n	8005c3c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bfe:	4b73      	ldr	r3, [pc, #460]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2207      	movs	r2, #7
 8005c04:	4393      	bics	r3, r2
 8005c06:	0019      	movs	r1, r3
 8005c08:	4b70      	ldr	r3, [pc, #448]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005c10:	f7fe f9f2 	bl	8003ff8 <HAL_GetTick>
 8005c14:	0003      	movs	r3, r0
 8005c16:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005c18:	e009      	b.n	8005c2e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c1a:	f7fe f9ed 	bl	8003ff8 <HAL_GetTick>
 8005c1e:	0002      	movs	r2, r0
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	4a6a      	ldr	r2, [pc, #424]	@ (8005dd0 <HAL_RCC_ClockConfig+0x1f4>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d901      	bls.n	8005c2e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e0ca      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005c2e:	4b67      	ldr	r3, [pc, #412]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2207      	movs	r2, #7
 8005c34:	4013      	ands	r3, r2
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d1ee      	bne.n	8005c1a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2202      	movs	r2, #2
 8005c42:	4013      	ands	r3, r2
 8005c44:	d015      	beq.n	8005c72 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2204      	movs	r2, #4
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	d006      	beq.n	8005c5e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005c50:	4b60      	ldr	r3, [pc, #384]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005c52:	689a      	ldr	r2, [r3, #8]
 8005c54:	4b5f      	ldr	r3, [pc, #380]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005c56:	21e0      	movs	r1, #224	@ 0xe0
 8005c58:	01c9      	lsls	r1, r1, #7
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	4a5d      	ldr	r2, [pc, #372]	@ (8005dd8 <HAL_RCC_ClockConfig+0x1fc>)
 8005c64:	4013      	ands	r3, r2
 8005c66:	0019      	movs	r1, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	4b59      	ldr	r3, [pc, #356]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2201      	movs	r2, #1
 8005c78:	4013      	ands	r3, r2
 8005c7a:	d057      	beq.n	8005d2c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d107      	bne.n	8005c94 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c84:	4b53      	ldr	r3, [pc, #332]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	2380      	movs	r3, #128	@ 0x80
 8005c8a:	029b      	lsls	r3, r3, #10
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	d12b      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e097      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d107      	bne.n	8005cac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c9c:	4b4d      	ldr	r3, [pc, #308]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	2380      	movs	r3, #128	@ 0x80
 8005ca2:	049b      	lsls	r3, r3, #18
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	d11f      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e08b      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d107      	bne.n	8005cc4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005cb4:	4b47      	ldr	r3, [pc, #284]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	2380      	movs	r3, #128	@ 0x80
 8005cba:	00db      	lsls	r3, r3, #3
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	d113      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e07f      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2b03      	cmp	r3, #3
 8005cca:	d106      	bne.n	8005cda <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ccc:	4b41      	ldr	r3, [pc, #260]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	d108      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e074      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cda:	4b3e      	ldr	r3, [pc, #248]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cde:	2202      	movs	r2, #2
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	d101      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e06d      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ce8:	4b3a      	ldr	r3, [pc, #232]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	2207      	movs	r2, #7
 8005cee:	4393      	bics	r3, r2
 8005cf0:	0019      	movs	r1, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	4b37      	ldr	r3, [pc, #220]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005cf8:	430a      	orrs	r2, r1
 8005cfa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cfc:	f7fe f97c 	bl	8003ff8 <HAL_GetTick>
 8005d00:	0003      	movs	r3, r0
 8005d02:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d04:	e009      	b.n	8005d1a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d06:	f7fe f977 	bl	8003ff8 <HAL_GetTick>
 8005d0a:	0002      	movs	r2, r0
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	4a2f      	ldr	r2, [pc, #188]	@ (8005dd0 <HAL_RCC_ClockConfig+0x1f4>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e054      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	2238      	movs	r2, #56	@ 0x38
 8005d20:	401a      	ands	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d1ec      	bne.n	8005d06 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d2c:	4b27      	ldr	r3, [pc, #156]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2207      	movs	r2, #7
 8005d32:	4013      	ands	r3, r2
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d21e      	bcs.n	8005d78 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d3a:	4b24      	ldr	r3, [pc, #144]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2207      	movs	r2, #7
 8005d40:	4393      	bics	r3, r2
 8005d42:	0019      	movs	r1, r3
 8005d44:	4b21      	ldr	r3, [pc, #132]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d4c:	f7fe f954 	bl	8003ff8 <HAL_GetTick>
 8005d50:	0003      	movs	r3, r0
 8005d52:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d54:	e009      	b.n	8005d6a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d56:	f7fe f94f 	bl	8003ff8 <HAL_GetTick>
 8005d5a:	0002      	movs	r2, r0
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	4a1b      	ldr	r2, [pc, #108]	@ (8005dd0 <HAL_RCC_ClockConfig+0x1f4>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e02c      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d6a:	4b18      	ldr	r3, [pc, #96]	@ (8005dcc <HAL_RCC_ClockConfig+0x1f0>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2207      	movs	r2, #7
 8005d70:	4013      	ands	r3, r2
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d1ee      	bne.n	8005d56 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2204      	movs	r2, #4
 8005d7e:	4013      	ands	r3, r2
 8005d80:	d009      	beq.n	8005d96 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005d82:	4b14      	ldr	r3, [pc, #80]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	4a15      	ldr	r2, [pc, #84]	@ (8005ddc <HAL_RCC_ClockConfig+0x200>)
 8005d88:	4013      	ands	r3, r2
 8005d8a:	0019      	movs	r1, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68da      	ldr	r2, [r3, #12]
 8005d90:	4b10      	ldr	r3, [pc, #64]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005d92:	430a      	orrs	r2, r1
 8005d94:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005d96:	f000 f829 	bl	8005dec <HAL_RCC_GetSysClockFreq>
 8005d9a:	0001      	movs	r1, r0
 8005d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	0a1b      	lsrs	r3, r3, #8
 8005da2:	220f      	movs	r2, #15
 8005da4:	401a      	ands	r2, r3
 8005da6:	4b0e      	ldr	r3, [pc, #56]	@ (8005de0 <HAL_RCC_ClockConfig+0x204>)
 8005da8:	0092      	lsls	r2, r2, #2
 8005daa:	58d3      	ldr	r3, [r2, r3]
 8005dac:	221f      	movs	r2, #31
 8005dae:	4013      	ands	r3, r2
 8005db0:	000a      	movs	r2, r1
 8005db2:	40da      	lsrs	r2, r3
 8005db4:	4b0b      	ldr	r3, [pc, #44]	@ (8005de4 <HAL_RCC_ClockConfig+0x208>)
 8005db6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005db8:	4b0b      	ldr	r3, [pc, #44]	@ (8005de8 <HAL_RCC_ClockConfig+0x20c>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	0018      	movs	r0, r3
 8005dbe:	f7fe f8bf 	bl	8003f40 <HAL_InitTick>
 8005dc2:	0003      	movs	r3, r0
}
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	b004      	add	sp, #16
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	40022000 	.word	0x40022000
 8005dd0:	00001388 	.word	0x00001388
 8005dd4:	40021000 	.word	0x40021000
 8005dd8:	fffff0ff 	.word	0xfffff0ff
 8005ddc:	ffff8fff 	.word	0xffff8fff
 8005de0:	08007814 	.word	0x08007814
 8005de4:	20000010 	.word	0x20000010
 8005de8:	20000014 	.word	0x20000014

08005dec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005df2:	4b3c      	ldr	r3, [pc, #240]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	2238      	movs	r2, #56	@ 0x38
 8005df8:	4013      	ands	r3, r2
 8005dfa:	d10f      	bne.n	8005e1c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005dfc:	4b39      	ldr	r3, [pc, #228]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	0adb      	lsrs	r3, r3, #11
 8005e02:	2207      	movs	r2, #7
 8005e04:	4013      	ands	r3, r2
 8005e06:	2201      	movs	r2, #1
 8005e08:	409a      	lsls	r2, r3
 8005e0a:	0013      	movs	r3, r2
 8005e0c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005e0e:	6839      	ldr	r1, [r7, #0]
 8005e10:	4835      	ldr	r0, [pc, #212]	@ (8005ee8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005e12:	f7fa f97d 	bl	8000110 <__udivsi3>
 8005e16:	0003      	movs	r3, r0
 8005e18:	613b      	str	r3, [r7, #16]
 8005e1a:	e05d      	b.n	8005ed8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e1c:	4b31      	ldr	r3, [pc, #196]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	2238      	movs	r2, #56	@ 0x38
 8005e22:	4013      	ands	r3, r2
 8005e24:	2b08      	cmp	r3, #8
 8005e26:	d102      	bne.n	8005e2e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e28:	4b30      	ldr	r3, [pc, #192]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x100>)
 8005e2a:	613b      	str	r3, [r7, #16]
 8005e2c:	e054      	b.n	8005ed8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e2e:	4b2d      	ldr	r3, [pc, #180]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	2238      	movs	r2, #56	@ 0x38
 8005e34:	4013      	ands	r3, r2
 8005e36:	2b10      	cmp	r3, #16
 8005e38:	d138      	bne.n	8005eac <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005e3a:	4b2a      	ldr	r3, [pc, #168]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	2203      	movs	r2, #3
 8005e40:	4013      	ands	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e44:	4b27      	ldr	r3, [pc, #156]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	091b      	lsrs	r3, r3, #4
 8005e4a:	2207      	movs	r2, #7
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	3301      	adds	r3, #1
 8005e50:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2b03      	cmp	r3, #3
 8005e56:	d10d      	bne.n	8005e74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e58:	68b9      	ldr	r1, [r7, #8]
 8005e5a:	4824      	ldr	r0, [pc, #144]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x100>)
 8005e5c:	f7fa f958 	bl	8000110 <__udivsi3>
 8005e60:	0003      	movs	r3, r0
 8005e62:	0019      	movs	r1, r3
 8005e64:	4b1f      	ldr	r3, [pc, #124]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	0a1b      	lsrs	r3, r3, #8
 8005e6a:	227f      	movs	r2, #127	@ 0x7f
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	434b      	muls	r3, r1
 8005e70:	617b      	str	r3, [r7, #20]
        break;
 8005e72:	e00d      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005e74:	68b9      	ldr	r1, [r7, #8]
 8005e76:	481c      	ldr	r0, [pc, #112]	@ (8005ee8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005e78:	f7fa f94a 	bl	8000110 <__udivsi3>
 8005e7c:	0003      	movs	r3, r0
 8005e7e:	0019      	movs	r1, r3
 8005e80:	4b18      	ldr	r3, [pc, #96]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	0a1b      	lsrs	r3, r3, #8
 8005e86:	227f      	movs	r2, #127	@ 0x7f
 8005e88:	4013      	ands	r3, r2
 8005e8a:	434b      	muls	r3, r1
 8005e8c:	617b      	str	r3, [r7, #20]
        break;
 8005e8e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005e90:	4b14      	ldr	r3, [pc, #80]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	0f5b      	lsrs	r3, r3, #29
 8005e96:	2207      	movs	r2, #7
 8005e98:	4013      	ands	r3, r2
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	6978      	ldr	r0, [r7, #20]
 8005ea2:	f7fa f935 	bl	8000110 <__udivsi3>
 8005ea6:	0003      	movs	r3, r0
 8005ea8:	613b      	str	r3, [r7, #16]
 8005eaa:	e015      	b.n	8005ed8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005eac:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	2238      	movs	r2, #56	@ 0x38
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	2b20      	cmp	r3, #32
 8005eb6:	d103      	bne.n	8005ec0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005eb8:	2380      	movs	r3, #128	@ 0x80
 8005eba:	021b      	lsls	r3, r3, #8
 8005ebc:	613b      	str	r3, [r7, #16]
 8005ebe:	e00b      	b.n	8005ed8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005ec0:	4b08      	ldr	r3, [pc, #32]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	2238      	movs	r2, #56	@ 0x38
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	2b18      	cmp	r3, #24
 8005eca:	d103      	bne.n	8005ed4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005ecc:	23fa      	movs	r3, #250	@ 0xfa
 8005ece:	01db      	lsls	r3, r3, #7
 8005ed0:	613b      	str	r3, [r7, #16]
 8005ed2:	e001      	b.n	8005ed8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005ed8:	693b      	ldr	r3, [r7, #16]
}
 8005eda:	0018      	movs	r0, r3
 8005edc:	46bd      	mov	sp, r7
 8005ede:	b006      	add	sp, #24
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	46c0      	nop			@ (mov r8, r8)
 8005ee4:	40021000 	.word	0x40021000
 8005ee8:	00f42400 	.word	0x00f42400
 8005eec:	007a1200 	.word	0x007a1200

08005ef0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e0a8      	b.n	8006054 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d109      	bne.n	8005f1e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685a      	ldr	r2, [r3, #4]
 8005f0e:	2382      	movs	r3, #130	@ 0x82
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d009      	beq.n	8005f2a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	61da      	str	r2, [r3, #28]
 8005f1c:	e005      	b.n	8005f2a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	225d      	movs	r2, #93	@ 0x5d
 8005f34:	5c9b      	ldrb	r3, [r3, r2]
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d107      	bne.n	8005f4c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	225c      	movs	r2, #92	@ 0x5c
 8005f40:	2100      	movs	r1, #0
 8005f42:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	0018      	movs	r0, r3
 8005f48:	f7fd ff32 	bl	8003db0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	225d      	movs	r2, #93	@ 0x5d
 8005f50:	2102      	movs	r1, #2
 8005f52:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2140      	movs	r1, #64	@ 0x40
 8005f60:	438a      	bics	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68da      	ldr	r2, [r3, #12]
 8005f68:	23e0      	movs	r3, #224	@ 0xe0
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d902      	bls.n	8005f76 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005f70:	2300      	movs	r3, #0
 8005f72:	60fb      	str	r3, [r7, #12]
 8005f74:	e002      	b.n	8005f7c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005f76:	2380      	movs	r3, #128	@ 0x80
 8005f78:	015b      	lsls	r3, r3, #5
 8005f7a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	68da      	ldr	r2, [r3, #12]
 8005f80:	23f0      	movs	r3, #240	@ 0xf0
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d008      	beq.n	8005f9a <HAL_SPI_Init+0xaa>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	23e0      	movs	r3, #224	@ 0xe0
 8005f8e:	00db      	lsls	r3, r3, #3
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d002      	beq.n	8005f9a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	2382      	movs	r3, #130	@ 0x82
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	401a      	ands	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6899      	ldr	r1, [r3, #8]
 8005fa8:	2384      	movs	r3, #132	@ 0x84
 8005faa:	021b      	lsls	r3, r3, #8
 8005fac:	400b      	ands	r3, r1
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2102      	movs	r1, #2
 8005fb6:	400b      	ands	r3, r1
 8005fb8:	431a      	orrs	r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	2101      	movs	r1, #1
 8005fc0:	400b      	ands	r3, r1
 8005fc2:	431a      	orrs	r2, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6999      	ldr	r1, [r3, #24]
 8005fc8:	2380      	movs	r3, #128	@ 0x80
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	400b      	ands	r3, r1
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	69db      	ldr	r3, [r3, #28]
 8005fd4:	2138      	movs	r1, #56	@ 0x38
 8005fd6:	400b      	ands	r3, r1
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	2180      	movs	r1, #128	@ 0x80
 8005fe0:	400b      	ands	r3, r1
 8005fe2:	431a      	orrs	r2, r3
 8005fe4:	0011      	movs	r1, r2
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fea:	2380      	movs	r3, #128	@ 0x80
 8005fec:	019b      	lsls	r3, r3, #6
 8005fee:	401a      	ands	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	430a      	orrs	r2, r1
 8005ff6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	0c1b      	lsrs	r3, r3, #16
 8005ffe:	2204      	movs	r2, #4
 8006000:	401a      	ands	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006006:	2110      	movs	r1, #16
 8006008:	400b      	ands	r3, r1
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006010:	2108      	movs	r1, #8
 8006012:	400b      	ands	r3, r1
 8006014:	431a      	orrs	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68d9      	ldr	r1, [r3, #12]
 800601a:	23f0      	movs	r3, #240	@ 0xf0
 800601c:	011b      	lsls	r3, r3, #4
 800601e:	400b      	ands	r3, r1
 8006020:	431a      	orrs	r2, r3
 8006022:	0011      	movs	r1, r2
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	2380      	movs	r3, #128	@ 0x80
 8006028:	015b      	lsls	r3, r3, #5
 800602a:	401a      	ands	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	69da      	ldr	r2, [r3, #28]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4907      	ldr	r1, [pc, #28]	@ (800605c <HAL_SPI_Init+0x16c>)
 8006040:	400a      	ands	r2, r1
 8006042:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	225d      	movs	r2, #93	@ 0x5d
 800604e:	2101      	movs	r1, #1
 8006050:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	0018      	movs	r0, r3
 8006056:	46bd      	mov	sp, r7
 8006058:	b004      	add	sp, #16
 800605a:	bd80      	pop	{r7, pc}
 800605c:	fffff7ff 	.word	0xfffff7ff

08006060 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b088      	sub	sp, #32
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	603b      	str	r3, [r7, #0]
 800606c:	1dbb      	adds	r3, r7, #6
 800606e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006070:	231f      	movs	r3, #31
 8006072:	18fb      	adds	r3, r7, r3
 8006074:	2200      	movs	r2, #0
 8006076:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	225c      	movs	r2, #92	@ 0x5c
 800607c:	5c9b      	ldrb	r3, [r3, r2]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_SPI_Transmit+0x26>
 8006082:	2302      	movs	r3, #2
 8006084:	e147      	b.n	8006316 <HAL_SPI_Transmit+0x2b6>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	225c      	movs	r2, #92	@ 0x5c
 800608a:	2101      	movs	r1, #1
 800608c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800608e:	f7fd ffb3 	bl	8003ff8 <HAL_GetTick>
 8006092:	0003      	movs	r3, r0
 8006094:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006096:	2316      	movs	r3, #22
 8006098:	18fb      	adds	r3, r7, r3
 800609a:	1dba      	adds	r2, r7, #6
 800609c:	8812      	ldrh	r2, [r2, #0]
 800609e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	225d      	movs	r2, #93	@ 0x5d
 80060a4:	5c9b      	ldrb	r3, [r3, r2]
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d004      	beq.n	80060b6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80060ac:	231f      	movs	r3, #31
 80060ae:	18fb      	adds	r3, r7, r3
 80060b0:	2202      	movs	r2, #2
 80060b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80060b4:	e128      	b.n	8006308 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <HAL_SPI_Transmit+0x64>
 80060bc:	1dbb      	adds	r3, r7, #6
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d104      	bne.n	80060ce <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80060c4:	231f      	movs	r3, #31
 80060c6:	18fb      	adds	r3, r7, r3
 80060c8:	2201      	movs	r2, #1
 80060ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80060cc:	e11c      	b.n	8006308 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	225d      	movs	r2, #93	@ 0x5d
 80060d2:	2103      	movs	r1, #3
 80060d4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	1dba      	adds	r2, r7, #6
 80060e6:	8812      	ldrh	r2, [r2, #0]
 80060e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	1dba      	adds	r2, r7, #6
 80060ee:	8812      	ldrh	r2, [r2, #0]
 80060f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2244      	movs	r2, #68	@ 0x44
 80060fc:	2100      	movs	r1, #0
 80060fe:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2246      	movs	r2, #70	@ 0x46
 8006104:	2100      	movs	r1, #0
 8006106:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2200      	movs	r2, #0
 800610c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	689a      	ldr	r2, [r3, #8]
 8006118:	2380      	movs	r3, #128	@ 0x80
 800611a:	021b      	lsls	r3, r3, #8
 800611c:	429a      	cmp	r2, r3
 800611e:	d110      	bne.n	8006142 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2140      	movs	r1, #64	@ 0x40
 800612c:	438a      	bics	r2, r1
 800612e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2180      	movs	r1, #128	@ 0x80
 800613c:	01c9      	lsls	r1, r1, #7
 800613e:	430a      	orrs	r2, r1
 8006140:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2240      	movs	r2, #64	@ 0x40
 800614a:	4013      	ands	r3, r2
 800614c:	2b40      	cmp	r3, #64	@ 0x40
 800614e:	d007      	beq.n	8006160 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2140      	movs	r1, #64	@ 0x40
 800615c:	430a      	orrs	r2, r1
 800615e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	68da      	ldr	r2, [r3, #12]
 8006164:	23e0      	movs	r3, #224	@ 0xe0
 8006166:	00db      	lsls	r3, r3, #3
 8006168:	429a      	cmp	r2, r3
 800616a:	d952      	bls.n	8006212 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d004      	beq.n	800617e <HAL_SPI_Transmit+0x11e>
 8006174:	2316      	movs	r3, #22
 8006176:	18fb      	adds	r3, r7, r3
 8006178:	881b      	ldrh	r3, [r3, #0]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d143      	bne.n	8006206 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006182:	881a      	ldrh	r2, [r3, #0]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800618e:	1c9a      	adds	r2, r3, #2
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006198:	b29b      	uxth	r3, r3
 800619a:	3b01      	subs	r3, #1
 800619c:	b29a      	uxth	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061a2:	e030      	b.n	8006206 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	2202      	movs	r2, #2
 80061ac:	4013      	ands	r3, r2
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d112      	bne.n	80061d8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b6:	881a      	ldrh	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c2:	1c9a      	adds	r2, r3, #2
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	3b01      	subs	r3, #1
 80061d0:	b29a      	uxth	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061d6:	e016      	b.n	8006206 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061d8:	f7fd ff0e 	bl	8003ff8 <HAL_GetTick>
 80061dc:	0002      	movs	r2, r0
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d802      	bhi.n	80061ee <HAL_SPI_Transmit+0x18e>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	3301      	adds	r3, #1
 80061ec:	d102      	bne.n	80061f4 <HAL_SPI_Transmit+0x194>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d108      	bne.n	8006206 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80061f4:	231f      	movs	r3, #31
 80061f6:	18fb      	adds	r3, r7, r3
 80061f8:	2203      	movs	r2, #3
 80061fa:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	225d      	movs	r2, #93	@ 0x5d
 8006200:	2101      	movs	r1, #1
 8006202:	5499      	strb	r1, [r3, r2]
          goto error;
 8006204:	e080      	b.n	8006308 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800620a:	b29b      	uxth	r3, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1c9      	bne.n	80061a4 <HAL_SPI_Transmit+0x144>
 8006210:	e053      	b.n	80062ba <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d004      	beq.n	8006224 <HAL_SPI_Transmit+0x1c4>
 800621a:	2316      	movs	r3, #22
 800621c:	18fb      	adds	r3, r7, r3
 800621e:	881b      	ldrh	r3, [r3, #0]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d145      	bne.n	80062b0 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	330c      	adds	r3, #12
 800622e:	7812      	ldrb	r2, [r2, #0]
 8006230:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006236:	1c5a      	adds	r2, r3, #1
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006240:	b29b      	uxth	r3, r3
 8006242:	3b01      	subs	r3, #1
 8006244:	b29a      	uxth	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800624a:	e031      	b.n	80062b0 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	2202      	movs	r2, #2
 8006254:	4013      	ands	r3, r2
 8006256:	2b02      	cmp	r3, #2
 8006258:	d113      	bne.n	8006282 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	330c      	adds	r3, #12
 8006264:	7812      	ldrb	r2, [r2, #0]
 8006266:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800626c:	1c5a      	adds	r2, r3, #1
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006280:	e016      	b.n	80062b0 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006282:	f7fd feb9 	bl	8003ff8 <HAL_GetTick>
 8006286:	0002      	movs	r2, r0
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	683a      	ldr	r2, [r7, #0]
 800628e:	429a      	cmp	r2, r3
 8006290:	d802      	bhi.n	8006298 <HAL_SPI_Transmit+0x238>
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	3301      	adds	r3, #1
 8006296:	d102      	bne.n	800629e <HAL_SPI_Transmit+0x23e>
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d108      	bne.n	80062b0 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800629e:	231f      	movs	r3, #31
 80062a0:	18fb      	adds	r3, r7, r3
 80062a2:	2203      	movs	r2, #3
 80062a4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	225d      	movs	r2, #93	@ 0x5d
 80062aa:	2101      	movs	r1, #1
 80062ac:	5499      	strb	r1, [r3, r2]
          goto error;
 80062ae:	e02b      	b.n	8006308 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1c8      	bne.n	800624c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062ba:	69ba      	ldr	r2, [r7, #24]
 80062bc:	6839      	ldr	r1, [r7, #0]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	0018      	movs	r0, r3
 80062c2:	f000 f95d 	bl	8006580 <SPI_EndRxTxTransaction>
 80062c6:	1e03      	subs	r3, r0, #0
 80062c8:	d002      	beq.n	80062d0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2220      	movs	r2, #32
 80062ce:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10a      	bne.n	80062ee <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062d8:	2300      	movs	r3, #0
 80062da:	613b      	str	r3, [r7, #16]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	613b      	str	r3, [r7, #16]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	613b      	str	r3, [r7, #16]
 80062ec:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d004      	beq.n	8006300 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80062f6:	231f      	movs	r3, #31
 80062f8:	18fb      	adds	r3, r7, r3
 80062fa:	2201      	movs	r2, #1
 80062fc:	701a      	strb	r2, [r3, #0]
 80062fe:	e003      	b.n	8006308 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	225d      	movs	r2, #93	@ 0x5d
 8006304:	2101      	movs	r1, #1
 8006306:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	225c      	movs	r2, #92	@ 0x5c
 800630c:	2100      	movs	r1, #0
 800630e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006310:	231f      	movs	r3, #31
 8006312:	18fb      	adds	r3, r7, r3
 8006314:	781b      	ldrb	r3, [r3, #0]
}
 8006316:	0018      	movs	r0, r3
 8006318:	46bd      	mov	sp, r7
 800631a:	b008      	add	sp, #32
 800631c:	bd80      	pop	{r7, pc}
	...

08006320 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b088      	sub	sp, #32
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	603b      	str	r3, [r7, #0]
 800632c:	1dfb      	adds	r3, r7, #7
 800632e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006330:	f7fd fe62 	bl	8003ff8 <HAL_GetTick>
 8006334:	0002      	movs	r2, r0
 8006336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006338:	1a9b      	subs	r3, r3, r2
 800633a:	683a      	ldr	r2, [r7, #0]
 800633c:	18d3      	adds	r3, r2, r3
 800633e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006340:	f7fd fe5a 	bl	8003ff8 <HAL_GetTick>
 8006344:	0003      	movs	r3, r0
 8006346:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006348:	4b3a      	ldr	r3, [pc, #232]	@ (8006434 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	015b      	lsls	r3, r3, #5
 800634e:	0d1b      	lsrs	r3, r3, #20
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	4353      	muls	r3, r2
 8006354:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006356:	e058      	b.n	800640a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	3301      	adds	r3, #1
 800635c:	d055      	beq.n	800640a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800635e:	f7fd fe4b 	bl	8003ff8 <HAL_GetTick>
 8006362:	0002      	movs	r2, r0
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	69fa      	ldr	r2, [r7, #28]
 800636a:	429a      	cmp	r2, r3
 800636c:	d902      	bls.n	8006374 <SPI_WaitFlagStateUntilTimeout+0x54>
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d142      	bne.n	80063fa <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	21e0      	movs	r1, #224	@ 0xe0
 8006380:	438a      	bics	r2, r1
 8006382:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	2382      	movs	r3, #130	@ 0x82
 800638a:	005b      	lsls	r3, r3, #1
 800638c:	429a      	cmp	r2, r3
 800638e:	d113      	bne.n	80063b8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	689a      	ldr	r2, [r3, #8]
 8006394:	2380      	movs	r3, #128	@ 0x80
 8006396:	021b      	lsls	r3, r3, #8
 8006398:	429a      	cmp	r2, r3
 800639a:	d005      	beq.n	80063a8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	689a      	ldr	r2, [r3, #8]
 80063a0:	2380      	movs	r3, #128	@ 0x80
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d107      	bne.n	80063b8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2140      	movs	r1, #64	@ 0x40
 80063b4:	438a      	bics	r2, r1
 80063b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80063bc:	2380      	movs	r3, #128	@ 0x80
 80063be:	019b      	lsls	r3, r3, #6
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d110      	bne.n	80063e6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	491a      	ldr	r1, [pc, #104]	@ (8006438 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80063d0:	400a      	ands	r2, r1
 80063d2:	601a      	str	r2, [r3, #0]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2180      	movs	r1, #128	@ 0x80
 80063e0:	0189      	lsls	r1, r1, #6
 80063e2:	430a      	orrs	r2, r1
 80063e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	225d      	movs	r2, #93	@ 0x5d
 80063ea:	2101      	movs	r1, #1
 80063ec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	225c      	movs	r2, #92	@ 0x5c
 80063f2:	2100      	movs	r1, #0
 80063f4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e017      	b.n	800642a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d101      	bne.n	8006404 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006400:	2300      	movs	r3, #0
 8006402:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	3b01      	subs	r3, #1
 8006408:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	4013      	ands	r3, r2
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	425a      	negs	r2, r3
 800641a:	4153      	adcs	r3, r2
 800641c:	b2db      	uxtb	r3, r3
 800641e:	001a      	movs	r2, r3
 8006420:	1dfb      	adds	r3, r7, #7
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	429a      	cmp	r2, r3
 8006426:	d197      	bne.n	8006358 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	0018      	movs	r0, r3
 800642c:	46bd      	mov	sp, r7
 800642e:	b008      	add	sp, #32
 8006430:	bd80      	pop	{r7, pc}
 8006432:	46c0      	nop			@ (mov r8, r8)
 8006434:	20000010 	.word	0x20000010
 8006438:	ffffdfff 	.word	0xffffdfff

0800643c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b08a      	sub	sp, #40	@ 0x28
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
 8006448:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800644a:	2317      	movs	r3, #23
 800644c:	18fb      	adds	r3, r7, r3
 800644e:	2200      	movs	r2, #0
 8006450:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006452:	f7fd fdd1 	bl	8003ff8 <HAL_GetTick>
 8006456:	0002      	movs	r2, r0
 8006458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645a:	1a9b      	subs	r3, r3, r2
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	18d3      	adds	r3, r2, r3
 8006460:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006462:	f7fd fdc9 	bl	8003ff8 <HAL_GetTick>
 8006466:	0003      	movs	r3, r0
 8006468:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	330c      	adds	r3, #12
 8006470:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006472:	4b41      	ldr	r3, [pc, #260]	@ (8006578 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	0013      	movs	r3, r2
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	189b      	adds	r3, r3, r2
 800647c:	00da      	lsls	r2, r3, #3
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	0d1b      	lsrs	r3, r3, #20
 8006482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006484:	4353      	muls	r3, r2
 8006486:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006488:	e068      	b.n	800655c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	23c0      	movs	r3, #192	@ 0xc0
 800648e:	00db      	lsls	r3, r3, #3
 8006490:	429a      	cmp	r2, r3
 8006492:	d10a      	bne.n	80064aa <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d107      	bne.n	80064aa <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	2117      	movs	r1, #23
 80064a2:	187b      	adds	r3, r7, r1
 80064a4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80064a6:	187b      	adds	r3, r7, r1
 80064a8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	3301      	adds	r3, #1
 80064ae:	d055      	beq.n	800655c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064b0:	f7fd fda2 	bl	8003ff8 <HAL_GetTick>
 80064b4:	0002      	movs	r2, r0
 80064b6:	6a3b      	ldr	r3, [r7, #32]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064bc:	429a      	cmp	r2, r3
 80064be:	d902      	bls.n	80064c6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80064c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d142      	bne.n	800654c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	685a      	ldr	r2, [r3, #4]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	21e0      	movs	r1, #224	@ 0xe0
 80064d2:	438a      	bics	r2, r1
 80064d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	685a      	ldr	r2, [r3, #4]
 80064da:	2382      	movs	r3, #130	@ 0x82
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	429a      	cmp	r2, r3
 80064e0:	d113      	bne.n	800650a <SPI_WaitFifoStateUntilTimeout+0xce>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	689a      	ldr	r2, [r3, #8]
 80064e6:	2380      	movs	r3, #128	@ 0x80
 80064e8:	021b      	lsls	r3, r3, #8
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d005      	beq.n	80064fa <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	689a      	ldr	r2, [r3, #8]
 80064f2:	2380      	movs	r3, #128	@ 0x80
 80064f4:	00db      	lsls	r3, r3, #3
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d107      	bne.n	800650a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2140      	movs	r1, #64	@ 0x40
 8006506:	438a      	bics	r2, r1
 8006508:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800650e:	2380      	movs	r3, #128	@ 0x80
 8006510:	019b      	lsls	r3, r3, #6
 8006512:	429a      	cmp	r2, r3
 8006514:	d110      	bne.n	8006538 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4916      	ldr	r1, [pc, #88]	@ (800657c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006522:	400a      	ands	r2, r1
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2180      	movs	r1, #128	@ 0x80
 8006532:	0189      	lsls	r1, r1, #6
 8006534:	430a      	orrs	r2, r1
 8006536:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	225d      	movs	r2, #93	@ 0x5d
 800653c:	2101      	movs	r1, #1
 800653e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	225c      	movs	r2, #92	@ 0x5c
 8006544:	2100      	movs	r1, #0
 8006546:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e010      	b.n	800656e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006552:	2300      	movs	r3, #0
 8006554:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	3b01      	subs	r3, #1
 800655a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	4013      	ands	r3, r2
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	429a      	cmp	r2, r3
 800656a:	d18e      	bne.n	800648a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800656c:	2300      	movs	r3, #0
}
 800656e:	0018      	movs	r0, r3
 8006570:	46bd      	mov	sp, r7
 8006572:	b00a      	add	sp, #40	@ 0x28
 8006574:	bd80      	pop	{r7, pc}
 8006576:	46c0      	nop			@ (mov r8, r8)
 8006578:	20000010 	.word	0x20000010
 800657c:	ffffdfff 	.word	0xffffdfff

08006580 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b086      	sub	sp, #24
 8006584:	af02      	add	r7, sp, #8
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800658c:	68ba      	ldr	r2, [r7, #8]
 800658e:	23c0      	movs	r3, #192	@ 0xc0
 8006590:	0159      	lsls	r1, r3, #5
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	9300      	str	r3, [sp, #0]
 8006598:	0013      	movs	r3, r2
 800659a:	2200      	movs	r2, #0
 800659c:	f7ff ff4e 	bl	800643c <SPI_WaitFifoStateUntilTimeout>
 80065a0:	1e03      	subs	r3, r0, #0
 80065a2:	d007      	beq.n	80065b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065a8:	2220      	movs	r2, #32
 80065aa:	431a      	orrs	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e027      	b.n	8006604 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	9300      	str	r3, [sp, #0]
 80065bc:	0013      	movs	r3, r2
 80065be:	2200      	movs	r2, #0
 80065c0:	2180      	movs	r1, #128	@ 0x80
 80065c2:	f7ff fead 	bl	8006320 <SPI_WaitFlagStateUntilTimeout>
 80065c6:	1e03      	subs	r3, r0, #0
 80065c8:	d007      	beq.n	80065da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065ce:	2220      	movs	r2, #32
 80065d0:	431a      	orrs	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e014      	b.n	8006604 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065da:	68ba      	ldr	r2, [r7, #8]
 80065dc:	23c0      	movs	r3, #192	@ 0xc0
 80065de:	00d9      	lsls	r1, r3, #3
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	9300      	str	r3, [sp, #0]
 80065e6:	0013      	movs	r3, r2
 80065e8:	2200      	movs	r2, #0
 80065ea:	f7ff ff27 	bl	800643c <SPI_WaitFifoStateUntilTimeout>
 80065ee:	1e03      	subs	r3, r0, #0
 80065f0:	d007      	beq.n	8006602 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065f6:	2220      	movs	r2, #32
 80065f8:	431a      	orrs	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e000      	b.n	8006604 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006602:	2300      	movs	r3, #0
}
 8006604:	0018      	movs	r0, r3
 8006606:	46bd      	mov	sp, r7
 8006608:	b004      	add	sp, #16
 800660a:	bd80      	pop	{r7, pc}

0800660c <memset>:
 800660c:	0003      	movs	r3, r0
 800660e:	1882      	adds	r2, r0, r2
 8006610:	4293      	cmp	r3, r2
 8006612:	d100      	bne.n	8006616 <memset+0xa>
 8006614:	4770      	bx	lr
 8006616:	7019      	strb	r1, [r3, #0]
 8006618:	3301      	adds	r3, #1
 800661a:	e7f9      	b.n	8006610 <memset+0x4>

0800661c <strcat>:
 800661c:	0002      	movs	r2, r0
 800661e:	b510      	push	{r4, lr}
 8006620:	7813      	ldrb	r3, [r2, #0]
 8006622:	0014      	movs	r4, r2
 8006624:	3201      	adds	r2, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1fa      	bne.n	8006620 <strcat+0x4>
 800662a:	5cca      	ldrb	r2, [r1, r3]
 800662c:	54e2      	strb	r2, [r4, r3]
 800662e:	3301      	adds	r3, #1
 8006630:	2a00      	cmp	r2, #0
 8006632:	d1fa      	bne.n	800662a <strcat+0xe>
 8006634:	bd10      	pop	{r4, pc}
	...

08006638 <__errno>:
 8006638:	4b01      	ldr	r3, [pc, #4]	@ (8006640 <__errno+0x8>)
 800663a:	6818      	ldr	r0, [r3, #0]
 800663c:	4770      	bx	lr
 800663e:	46c0      	nop			@ (mov r8, r8)
 8006640:	2000001c 	.word	0x2000001c

08006644 <__libc_init_array>:
 8006644:	b570      	push	{r4, r5, r6, lr}
 8006646:	2600      	movs	r6, #0
 8006648:	4c0c      	ldr	r4, [pc, #48]	@ (800667c <__libc_init_array+0x38>)
 800664a:	4d0d      	ldr	r5, [pc, #52]	@ (8006680 <__libc_init_array+0x3c>)
 800664c:	1b64      	subs	r4, r4, r5
 800664e:	10a4      	asrs	r4, r4, #2
 8006650:	42a6      	cmp	r6, r4
 8006652:	d109      	bne.n	8006668 <__libc_init_array+0x24>
 8006654:	2600      	movs	r6, #0
 8006656:	f000 ff4b 	bl	80074f0 <_init>
 800665a:	4c0a      	ldr	r4, [pc, #40]	@ (8006684 <__libc_init_array+0x40>)
 800665c:	4d0a      	ldr	r5, [pc, #40]	@ (8006688 <__libc_init_array+0x44>)
 800665e:	1b64      	subs	r4, r4, r5
 8006660:	10a4      	asrs	r4, r4, #2
 8006662:	42a6      	cmp	r6, r4
 8006664:	d105      	bne.n	8006672 <__libc_init_array+0x2e>
 8006666:	bd70      	pop	{r4, r5, r6, pc}
 8006668:	00b3      	lsls	r3, r6, #2
 800666a:	58eb      	ldr	r3, [r5, r3]
 800666c:	4798      	blx	r3
 800666e:	3601      	adds	r6, #1
 8006670:	e7ee      	b.n	8006650 <__libc_init_array+0xc>
 8006672:	00b3      	lsls	r3, r6, #2
 8006674:	58eb      	ldr	r3, [r5, r3]
 8006676:	4798      	blx	r3
 8006678:	3601      	adds	r6, #1
 800667a:	e7f2      	b.n	8006662 <__libc_init_array+0x1e>
 800667c:	08007888 	.word	0x08007888
 8006680:	08007888 	.word	0x08007888
 8006684:	0800788c 	.word	0x0800788c
 8006688:	08007888 	.word	0x08007888

0800668c <memcpy>:
 800668c:	2300      	movs	r3, #0
 800668e:	b510      	push	{r4, lr}
 8006690:	429a      	cmp	r2, r3
 8006692:	d100      	bne.n	8006696 <memcpy+0xa>
 8006694:	bd10      	pop	{r4, pc}
 8006696:	5ccc      	ldrb	r4, [r1, r3]
 8006698:	54c4      	strb	r4, [r0, r3]
 800669a:	3301      	adds	r3, #1
 800669c:	e7f8      	b.n	8006690 <memcpy+0x4>
	...

080066a0 <pow>:
 80066a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066a2:	0014      	movs	r4, r2
 80066a4:	001d      	movs	r5, r3
 80066a6:	9000      	str	r0, [sp, #0]
 80066a8:	9101      	str	r1, [sp, #4]
 80066aa:	f000 f86f 	bl	800678c <__ieee754_pow>
 80066ae:	0022      	movs	r2, r4
 80066b0:	0006      	movs	r6, r0
 80066b2:	000f      	movs	r7, r1
 80066b4:	002b      	movs	r3, r5
 80066b6:	0020      	movs	r0, r4
 80066b8:	0029      	movs	r1, r5
 80066ba:	f7fc faaf 	bl	8002c1c <__aeabi_dcmpun>
 80066be:	2800      	cmp	r0, #0
 80066c0:	d13f      	bne.n	8006742 <pow+0xa2>
 80066c2:	9800      	ldr	r0, [sp, #0]
 80066c4:	9901      	ldr	r1, [sp, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	2300      	movs	r3, #0
 80066ca:	f7f9 fea7 	bl	800041c <__aeabi_dcmpeq>
 80066ce:	2800      	cmp	r0, #0
 80066d0:	d019      	beq.n	8006706 <pow+0x66>
 80066d2:	2200      	movs	r2, #0
 80066d4:	2300      	movs	r3, #0
 80066d6:	0020      	movs	r0, r4
 80066d8:	0029      	movs	r1, r5
 80066da:	f7f9 fe9f 	bl	800041c <__aeabi_dcmpeq>
 80066de:	2800      	cmp	r0, #0
 80066e0:	d146      	bne.n	8006770 <pow+0xd0>
 80066e2:	0020      	movs	r0, r4
 80066e4:	0029      	movs	r1, r5
 80066e6:	f000 f849 	bl	800677c <finite>
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d029      	beq.n	8006742 <pow+0xa2>
 80066ee:	2200      	movs	r2, #0
 80066f0:	2300      	movs	r3, #0
 80066f2:	0020      	movs	r0, r4
 80066f4:	0029      	movs	r1, r5
 80066f6:	f7f9 fe97 	bl	8000428 <__aeabi_dcmplt>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	d021      	beq.n	8006742 <pow+0xa2>
 80066fe:	f7ff ff9b 	bl	8006638 <__errno>
 8006702:	2322      	movs	r3, #34	@ 0x22
 8006704:	e01c      	b.n	8006740 <pow+0xa0>
 8006706:	0030      	movs	r0, r6
 8006708:	0039      	movs	r1, r7
 800670a:	f000 f837 	bl	800677c <finite>
 800670e:	2800      	cmp	r0, #0
 8006710:	d11b      	bne.n	800674a <pow+0xaa>
 8006712:	9800      	ldr	r0, [sp, #0]
 8006714:	9901      	ldr	r1, [sp, #4]
 8006716:	f000 f831 	bl	800677c <finite>
 800671a:	2800      	cmp	r0, #0
 800671c:	d015      	beq.n	800674a <pow+0xaa>
 800671e:	0020      	movs	r0, r4
 8006720:	0029      	movs	r1, r5
 8006722:	f000 f82b 	bl	800677c <finite>
 8006726:	2800      	cmp	r0, #0
 8006728:	d00f      	beq.n	800674a <pow+0xaa>
 800672a:	0032      	movs	r2, r6
 800672c:	003b      	movs	r3, r7
 800672e:	0030      	movs	r0, r6
 8006730:	0039      	movs	r1, r7
 8006732:	f7fc fa73 	bl	8002c1c <__aeabi_dcmpun>
 8006736:	2800      	cmp	r0, #0
 8006738:	d0e1      	beq.n	80066fe <pow+0x5e>
 800673a:	f7ff ff7d 	bl	8006638 <__errno>
 800673e:	2321      	movs	r3, #33	@ 0x21
 8006740:	6003      	str	r3, [r0, #0]
 8006742:	0030      	movs	r0, r6
 8006744:	0039      	movs	r1, r7
 8006746:	b003      	add	sp, #12
 8006748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800674a:	2200      	movs	r2, #0
 800674c:	2300      	movs	r3, #0
 800674e:	0030      	movs	r0, r6
 8006750:	0039      	movs	r1, r7
 8006752:	f7f9 fe63 	bl	800041c <__aeabi_dcmpeq>
 8006756:	2800      	cmp	r0, #0
 8006758:	d0f3      	beq.n	8006742 <pow+0xa2>
 800675a:	9800      	ldr	r0, [sp, #0]
 800675c:	9901      	ldr	r1, [sp, #4]
 800675e:	f000 f80d 	bl	800677c <finite>
 8006762:	2800      	cmp	r0, #0
 8006764:	d0ed      	beq.n	8006742 <pow+0xa2>
 8006766:	0020      	movs	r0, r4
 8006768:	0029      	movs	r1, r5
 800676a:	f000 f807 	bl	800677c <finite>
 800676e:	e7c4      	b.n	80066fa <pow+0x5a>
 8006770:	2600      	movs	r6, #0
 8006772:	4f01      	ldr	r7, [pc, #4]	@ (8006778 <pow+0xd8>)
 8006774:	e7e5      	b.n	8006742 <pow+0xa2>
 8006776:	46c0      	nop			@ (mov r8, r8)
 8006778:	3ff00000 	.word	0x3ff00000

0800677c <finite>:
 800677c:	4b02      	ldr	r3, [pc, #8]	@ (8006788 <finite+0xc>)
 800677e:	0048      	lsls	r0, r1, #1
 8006780:	0840      	lsrs	r0, r0, #1
 8006782:	18c0      	adds	r0, r0, r3
 8006784:	0fc0      	lsrs	r0, r0, #31
 8006786:	4770      	bx	lr
 8006788:	80100000 	.word	0x80100000

0800678c <__ieee754_pow>:
 800678c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800678e:	b095      	sub	sp, #84	@ 0x54
 8006790:	9202      	str	r2, [sp, #8]
 8006792:	9303      	str	r3, [sp, #12]
 8006794:	9b03      	ldr	r3, [sp, #12]
 8006796:	9a03      	ldr	r2, [sp, #12]
 8006798:	9306      	str	r3, [sp, #24]
 800679a:	0052      	lsls	r2, r2, #1
 800679c:	9b02      	ldr	r3, [sp, #8]
 800679e:	0852      	lsrs	r2, r2, #1
 80067a0:	9204      	str	r2, [sp, #16]
 80067a2:	001a      	movs	r2, r3
 80067a4:	000f      	movs	r7, r1
 80067a6:	9904      	ldr	r1, [sp, #16]
 80067a8:	0006      	movs	r6, r0
 80067aa:	430a      	orrs	r2, r1
 80067ac:	d119      	bne.n	80067e2 <__ieee754_pow+0x56>
 80067ae:	2180      	movs	r1, #128	@ 0x80
 80067b0:	0309      	lsls	r1, r1, #12
 80067b2:	4079      	eors	r1, r7
 80067b4:	0002      	movs	r2, r0
 80067b6:	000b      	movs	r3, r1
 80067b8:	1892      	adds	r2, r2, r2
 80067ba:	415b      	adcs	r3, r3
 80067bc:	499b      	ldr	r1, [pc, #620]	@ (8006a2c <__ieee754_pow+0x2a0>)
 80067be:	428b      	cmp	r3, r1
 80067c0:	d806      	bhi.n	80067d0 <__ieee754_pow+0x44>
 80067c2:	d001      	beq.n	80067c8 <__ieee754_pow+0x3c>
 80067c4:	f000 fcde 	bl	8007184 <__ieee754_pow+0x9f8>
 80067c8:	2a00      	cmp	r2, #0
 80067ca:	d101      	bne.n	80067d0 <__ieee754_pow+0x44>
 80067cc:	f000 fcda 	bl	8007184 <__ieee754_pow+0x9f8>
 80067d0:	9a02      	ldr	r2, [sp, #8]
 80067d2:	9b03      	ldr	r3, [sp, #12]
 80067d4:	0030      	movs	r0, r6
 80067d6:	0039      	movs	r1, r7
 80067d8:	f7fa fc14 	bl	8001004 <__aeabi_dadd>
 80067dc:	9000      	str	r0, [sp, #0]
 80067de:	9101      	str	r1, [sp, #4]
 80067e0:	e0af      	b.n	8006942 <__ieee754_pow+0x1b6>
 80067e2:	4a93      	ldr	r2, [pc, #588]	@ (8006a30 <__ieee754_pow+0x2a4>)
 80067e4:	007c      	lsls	r4, r7, #1
 80067e6:	9708      	str	r7, [sp, #32]
 80067e8:	900e      	str	r0, [sp, #56]	@ 0x38
 80067ea:	0864      	lsrs	r4, r4, #1
 80067ec:	4294      	cmp	r4, r2
 80067ee:	d809      	bhi.n	8006804 <__ieee754_pow+0x78>
 80067f0:	d101      	bne.n	80067f6 <__ieee754_pow+0x6a>
 80067f2:	2800      	cmp	r0, #0
 80067f4:	d1ec      	bne.n	80067d0 <__ieee754_pow+0x44>
 80067f6:	9904      	ldr	r1, [sp, #16]
 80067f8:	4a8d      	ldr	r2, [pc, #564]	@ (8006a30 <__ieee754_pow+0x2a4>)
 80067fa:	4291      	cmp	r1, r2
 80067fc:	d802      	bhi.n	8006804 <__ieee754_pow+0x78>
 80067fe:	d10c      	bne.n	800681a <__ieee754_pow+0x8e>
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00a      	beq.n	800681a <__ieee754_pow+0x8e>
 8006804:	4b8b      	ldr	r3, [pc, #556]	@ (8006a34 <__ieee754_pow+0x2a8>)
 8006806:	18fb      	adds	r3, r7, r3
 8006808:	4333      	orrs	r3, r6
 800680a:	d1e1      	bne.n	80067d0 <__ieee754_pow+0x44>
 800680c:	2180      	movs	r1, #128	@ 0x80
 800680e:	9803      	ldr	r0, [sp, #12]
 8006810:	0309      	lsls	r1, r1, #12
 8006812:	4048      	eors	r0, r1
 8006814:	0003      	movs	r3, r0
 8006816:	9a02      	ldr	r2, [sp, #8]
 8006818:	e7ce      	b.n	80067b8 <__ieee754_pow+0x2c>
 800681a:	2500      	movs	r5, #0
 800681c:	9a08      	ldr	r2, [sp, #32]
 800681e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006820:	42aa      	cmp	r2, r5
 8006822:	da68      	bge.n	80068f6 <__ieee754_pow+0x16a>
 8006824:	4a84      	ldr	r2, [pc, #528]	@ (8006a38 <__ieee754_pow+0x2ac>)
 8006826:	9904      	ldr	r1, [sp, #16]
 8006828:	4291      	cmp	r1, r2
 800682a:	d863      	bhi.n	80068f4 <__ieee754_pow+0x168>
 800682c:	4a83      	ldr	r2, [pc, #524]	@ (8006a3c <__ieee754_pow+0x2b0>)
 800682e:	4291      	cmp	r1, r2
 8006830:	d910      	bls.n	8006854 <__ieee754_pow+0xc8>
 8006832:	150a      	asrs	r2, r1, #20
 8006834:	4982      	ldr	r1, [pc, #520]	@ (8006a40 <__ieee754_pow+0x2b4>)
 8006836:	1852      	adds	r2, r2, r1
 8006838:	2a14      	cmp	r2, #20
 800683a:	dd3b      	ble.n	80068b4 <__ieee754_pow+0x128>
 800683c:	2134      	movs	r1, #52	@ 0x34
 800683e:	1a89      	subs	r1, r1, r2
 8006840:	9a02      	ldr	r2, [sp, #8]
 8006842:	40ca      	lsrs	r2, r1
 8006844:	0010      	movs	r0, r2
 8006846:	4088      	lsls	r0, r1
 8006848:	4298      	cmp	r0, r3
 800684a:	d103      	bne.n	8006854 <__ieee754_pow+0xc8>
 800684c:	2101      	movs	r1, #1
 800684e:	3502      	adds	r5, #2
 8006850:	400a      	ands	r2, r1
 8006852:	1aad      	subs	r5, r5, r2
 8006854:	2b00      	cmp	r3, #0
 8006856:	d03d      	beq.n	80068d4 <__ieee754_pow+0x148>
 8006858:	0030      	movs	r0, r6
 800685a:	0039      	movs	r1, r7
 800685c:	f000 fcc2 	bl	80071e4 <fabs>
 8006860:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006862:	9000      	str	r0, [sp, #0]
 8006864:	9101      	str	r1, [sp, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d000      	beq.n	800686c <__ieee754_pow+0xe0>
 800686a:	e093      	b.n	8006994 <__ieee754_pow+0x208>
 800686c:	4a75      	ldr	r2, [pc, #468]	@ (8006a44 <__ieee754_pow+0x2b8>)
 800686e:	00bb      	lsls	r3, r7, #2
 8006870:	089b      	lsrs	r3, r3, #2
 8006872:	4293      	cmp	r3, r2
 8006874:	d002      	beq.n	800687c <__ieee754_pow+0xf0>
 8006876:	2c00      	cmp	r4, #0
 8006878:	d000      	beq.n	800687c <__ieee754_pow+0xf0>
 800687a:	e08b      	b.n	8006994 <__ieee754_pow+0x208>
 800687c:	9b06      	ldr	r3, [sp, #24]
 800687e:	2b00      	cmp	r3, #0
 8006880:	da07      	bge.n	8006892 <__ieee754_pow+0x106>
 8006882:	9a00      	ldr	r2, [sp, #0]
 8006884:	9b01      	ldr	r3, [sp, #4]
 8006886:	2000      	movs	r0, #0
 8006888:	496e      	ldr	r1, [pc, #440]	@ (8006a44 <__ieee754_pow+0x2b8>)
 800688a:	f7fa ff1f 	bl	80016cc <__aeabi_ddiv>
 800688e:	9000      	str	r0, [sp, #0]
 8006890:	9101      	str	r1, [sp, #4]
 8006892:	9b08      	ldr	r3, [sp, #32]
 8006894:	2b00      	cmp	r3, #0
 8006896:	da54      	bge.n	8006942 <__ieee754_pow+0x1b6>
 8006898:	4b66      	ldr	r3, [pc, #408]	@ (8006a34 <__ieee754_pow+0x2a8>)
 800689a:	18e4      	adds	r4, r4, r3
 800689c:	432c      	orrs	r4, r5
 800689e:	d000      	beq.n	80068a2 <__ieee754_pow+0x116>
 80068a0:	e06d      	b.n	800697e <__ieee754_pow+0x1f2>
 80068a2:	9a00      	ldr	r2, [sp, #0]
 80068a4:	9b01      	ldr	r3, [sp, #4]
 80068a6:	0010      	movs	r0, r2
 80068a8:	0019      	movs	r1, r3
 80068aa:	f7fb fe1b 	bl	80024e4 <__aeabi_dsub>
 80068ae:	0002      	movs	r2, r0
 80068b0:	000b      	movs	r3, r1
 80068b2:	e01c      	b.n	80068ee <__ieee754_pow+0x162>
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1cf      	bne.n	8006858 <__ieee754_pow+0xcc>
 80068b8:	3314      	adds	r3, #20
 80068ba:	1a9a      	subs	r2, r3, r2
 80068bc:	9b04      	ldr	r3, [sp, #16]
 80068be:	4113      	asrs	r3, r2
 80068c0:	0019      	movs	r1, r3
 80068c2:	4091      	lsls	r1, r2
 80068c4:	000a      	movs	r2, r1
 80068c6:	9904      	ldr	r1, [sp, #16]
 80068c8:	428a      	cmp	r2, r1
 80068ca:	d103      	bne.n	80068d4 <__ieee754_pow+0x148>
 80068cc:	2201      	movs	r2, #1
 80068ce:	2502      	movs	r5, #2
 80068d0:	4013      	ands	r3, r2
 80068d2:	1aed      	subs	r5, r5, r3
 80068d4:	4b5b      	ldr	r3, [pc, #364]	@ (8006a44 <__ieee754_pow+0x2b8>)
 80068d6:	9a04      	ldr	r2, [sp, #16]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d136      	bne.n	800694a <__ieee754_pow+0x1be>
 80068dc:	9b06      	ldr	r3, [sp, #24]
 80068de:	9600      	str	r6, [sp, #0]
 80068e0:	9701      	str	r7, [sp, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	da2d      	bge.n	8006942 <__ieee754_pow+0x1b6>
 80068e6:	0032      	movs	r2, r6
 80068e8:	003b      	movs	r3, r7
 80068ea:	2000      	movs	r0, #0
 80068ec:	4955      	ldr	r1, [pc, #340]	@ (8006a44 <__ieee754_pow+0x2b8>)
 80068ee:	f7fa feed 	bl	80016cc <__aeabi_ddiv>
 80068f2:	e773      	b.n	80067dc <__ieee754_pow+0x50>
 80068f4:	2502      	movs	r5, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1ae      	bne.n	8006858 <__ieee754_pow+0xcc>
 80068fa:	9b04      	ldr	r3, [sp, #16]
 80068fc:	4a4c      	ldr	r2, [pc, #304]	@ (8006a30 <__ieee754_pow+0x2a4>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d1e8      	bne.n	80068d4 <__ieee754_pow+0x148>
 8006902:	4b4c      	ldr	r3, [pc, #304]	@ (8006a34 <__ieee754_pow+0x2a8>)
 8006904:	18e3      	adds	r3, r4, r3
 8006906:	4333      	orrs	r3, r6
 8006908:	d101      	bne.n	800690e <__ieee754_pow+0x182>
 800690a:	f000 fc3b 	bl	8007184 <__ieee754_pow+0x9f8>
 800690e:	4b4b      	ldr	r3, [pc, #300]	@ (8006a3c <__ieee754_pow+0x2b0>)
 8006910:	429c      	cmp	r4, r3
 8006912:	d909      	bls.n	8006928 <__ieee754_pow+0x19c>
 8006914:	9b06      	ldr	r3, [sp, #24]
 8006916:	2b00      	cmp	r3, #0
 8006918:	da01      	bge.n	800691e <__ieee754_pow+0x192>
 800691a:	f000 fc37 	bl	800718c <__ieee754_pow+0xa00>
 800691e:	9b02      	ldr	r3, [sp, #8]
 8006920:	9c03      	ldr	r4, [sp, #12]
 8006922:	9300      	str	r3, [sp, #0]
 8006924:	9401      	str	r4, [sp, #4]
 8006926:	e00c      	b.n	8006942 <__ieee754_pow+0x1b6>
 8006928:	9b06      	ldr	r3, [sp, #24]
 800692a:	2b00      	cmp	r3, #0
 800692c:	db01      	blt.n	8006932 <__ieee754_pow+0x1a6>
 800692e:	f000 fc2d 	bl	800718c <__ieee754_pow+0xa00>
 8006932:	2280      	movs	r2, #128	@ 0x80
 8006934:	0612      	lsls	r2, r2, #24
 8006936:	4694      	mov	ip, r2
 8006938:	9b02      	ldr	r3, [sp, #8]
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	4463      	add	r3, ip
 8006940:	9301      	str	r3, [sp, #4]
 8006942:	9800      	ldr	r0, [sp, #0]
 8006944:	9901      	ldr	r1, [sp, #4]
 8006946:	b015      	add	sp, #84	@ 0x54
 8006948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800694a:	2380      	movs	r3, #128	@ 0x80
 800694c:	9a06      	ldr	r2, [sp, #24]
 800694e:	05db      	lsls	r3, r3, #23
 8006950:	429a      	cmp	r2, r3
 8006952:	d106      	bne.n	8006962 <__ieee754_pow+0x1d6>
 8006954:	0032      	movs	r2, r6
 8006956:	003b      	movs	r3, r7
 8006958:	0030      	movs	r0, r6
 800695a:	0039      	movs	r1, r7
 800695c:	f7fb fafa 	bl	8001f54 <__aeabi_dmul>
 8006960:	e73c      	b.n	80067dc <__ieee754_pow+0x50>
 8006962:	4b39      	ldr	r3, [pc, #228]	@ (8006a48 <__ieee754_pow+0x2bc>)
 8006964:	9a06      	ldr	r2, [sp, #24]
 8006966:	429a      	cmp	r2, r3
 8006968:	d000      	beq.n	800696c <__ieee754_pow+0x1e0>
 800696a:	e775      	b.n	8006858 <__ieee754_pow+0xcc>
 800696c:	9b08      	ldr	r3, [sp, #32]
 800696e:	2b00      	cmp	r3, #0
 8006970:	da00      	bge.n	8006974 <__ieee754_pow+0x1e8>
 8006972:	e771      	b.n	8006858 <__ieee754_pow+0xcc>
 8006974:	0030      	movs	r0, r6
 8006976:	0039      	movs	r1, r7
 8006978:	f000 fcd2 	bl	8007320 <__ieee754_sqrt>
 800697c:	e72e      	b.n	80067dc <__ieee754_pow+0x50>
 800697e:	2d01      	cmp	r5, #1
 8006980:	d1df      	bne.n	8006942 <__ieee754_pow+0x1b6>
 8006982:	9800      	ldr	r0, [sp, #0]
 8006984:	2180      	movs	r1, #128	@ 0x80
 8006986:	0002      	movs	r2, r0
 8006988:	9801      	ldr	r0, [sp, #4]
 800698a:	0609      	lsls	r1, r1, #24
 800698c:	1843      	adds	r3, r0, r1
 800698e:	9200      	str	r2, [sp, #0]
 8006990:	9301      	str	r3, [sp, #4]
 8006992:	e7d6      	b.n	8006942 <__ieee754_pow+0x1b6>
 8006994:	0ffb      	lsrs	r3, r7, #31
 8006996:	3b01      	subs	r3, #1
 8006998:	001a      	movs	r2, r3
 800699a:	432a      	orrs	r2, r5
 800699c:	d104      	bne.n	80069a8 <__ieee754_pow+0x21c>
 800699e:	0032      	movs	r2, r6
 80069a0:	003b      	movs	r3, r7
 80069a2:	0030      	movs	r0, r6
 80069a4:	0039      	movs	r1, r7
 80069a6:	e780      	b.n	80068aa <__ieee754_pow+0x11e>
 80069a8:	3d01      	subs	r5, #1
 80069aa:	2200      	movs	r2, #0
 80069ac:	431d      	orrs	r5, r3
 80069ae:	d015      	beq.n	80069dc <__ieee754_pow+0x250>
 80069b0:	4b24      	ldr	r3, [pc, #144]	@ (8006a44 <__ieee754_pow+0x2b8>)
 80069b2:	9208      	str	r2, [sp, #32]
 80069b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069b6:	2384      	movs	r3, #132	@ 0x84
 80069b8:	9a04      	ldr	r2, [sp, #16]
 80069ba:	05db      	lsls	r3, r3, #23
 80069bc:	429a      	cmp	r2, r3
 80069be:	d800      	bhi.n	80069c2 <__ieee754_pow+0x236>
 80069c0:	e102      	b.n	8006bc8 <__ieee754_pow+0x43c>
 80069c2:	4b22      	ldr	r3, [pc, #136]	@ (8006a4c <__ieee754_pow+0x2c0>)
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d912      	bls.n	80069ee <__ieee754_pow+0x262>
 80069c8:	4b1c      	ldr	r3, [pc, #112]	@ (8006a3c <__ieee754_pow+0x2b0>)
 80069ca:	429c      	cmp	r4, r3
 80069cc:	d808      	bhi.n	80069e0 <__ieee754_pow+0x254>
 80069ce:	9b06      	ldr	r3, [sp, #24]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	da08      	bge.n	80069e6 <__ieee754_pow+0x25a>
 80069d4:	2000      	movs	r0, #0
 80069d6:	f000 fc9b 	bl	8007310 <__math_oflow>
 80069da:	e6ff      	b.n	80067dc <__ieee754_pow+0x50>
 80069dc:	4b1c      	ldr	r3, [pc, #112]	@ (8006a50 <__ieee754_pow+0x2c4>)
 80069de:	e7e8      	b.n	80069b2 <__ieee754_pow+0x226>
 80069e0:	9b06      	ldr	r3, [sp, #24]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	dcf6      	bgt.n	80069d4 <__ieee754_pow+0x248>
 80069e6:	2000      	movs	r0, #0
 80069e8:	f000 fc8b 	bl	8007302 <__math_uflow>
 80069ec:	e6f6      	b.n	80067dc <__ieee754_pow+0x50>
 80069ee:	4b19      	ldr	r3, [pc, #100]	@ (8006a54 <__ieee754_pow+0x2c8>)
 80069f0:	429c      	cmp	r4, r3
 80069f2:	d80b      	bhi.n	8006a0c <__ieee754_pow+0x280>
 80069f4:	9808      	ldr	r0, [sp, #32]
 80069f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069f8:	2300      	movs	r3, #0
 80069fa:	2200      	movs	r2, #0
 80069fc:	f7f9 fd14 	bl	8000428 <__aeabi_dcmplt>
 8006a00:	1e43      	subs	r3, r0, #1
 8006a02:	4198      	sbcs	r0, r3
 8006a04:	9b06      	ldr	r3, [sp, #24]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	daee      	bge.n	80069e8 <__ieee754_pow+0x25c>
 8006a0a:	e7e4      	b.n	80069d6 <__ieee754_pow+0x24a>
 8006a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8006a44 <__ieee754_pow+0x2b8>)
 8006a0e:	2200      	movs	r2, #0
 8006a10:	429c      	cmp	r4, r3
 8006a12:	d921      	bls.n	8006a58 <__ieee754_pow+0x2cc>
 8006a14:	9808      	ldr	r0, [sp, #32]
 8006a16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a18:	2300      	movs	r3, #0
 8006a1a:	f7f9 fd05 	bl	8000428 <__aeabi_dcmplt>
 8006a1e:	1e43      	subs	r3, r0, #1
 8006a20:	4198      	sbcs	r0, r3
 8006a22:	9b06      	ldr	r3, [sp, #24]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	dcd6      	bgt.n	80069d6 <__ieee754_pow+0x24a>
 8006a28:	e7de      	b.n	80069e8 <__ieee754_pow+0x25c>
 8006a2a:	46c0      	nop			@ (mov r8, r8)
 8006a2c:	fff00000 	.word	0xfff00000
 8006a30:	7ff00000 	.word	0x7ff00000
 8006a34:	c0100000 	.word	0xc0100000
 8006a38:	433fffff 	.word	0x433fffff
 8006a3c:	3fefffff 	.word	0x3fefffff
 8006a40:	fffffc01 	.word	0xfffffc01
 8006a44:	3ff00000 	.word	0x3ff00000
 8006a48:	3fe00000 	.word	0x3fe00000
 8006a4c:	43f00000 	.word	0x43f00000
 8006a50:	bff00000 	.word	0xbff00000
 8006a54:	3feffffe 	.word	0x3feffffe
 8006a58:	9800      	ldr	r0, [sp, #0]
 8006a5a:	9901      	ldr	r1, [sp, #4]
 8006a5c:	4b4f      	ldr	r3, [pc, #316]	@ (8006b9c <__ieee754_pow+0x410>)
 8006a5e:	f7fb fd41 	bl	80024e4 <__aeabi_dsub>
 8006a62:	22c0      	movs	r2, #192	@ 0xc0
 8006a64:	4b4e      	ldr	r3, [pc, #312]	@ (8006ba0 <__ieee754_pow+0x414>)
 8006a66:	05d2      	lsls	r2, r2, #23
 8006a68:	0006      	movs	r6, r0
 8006a6a:	000f      	movs	r7, r1
 8006a6c:	f7fb fa72 	bl	8001f54 <__aeabi_dmul>
 8006a70:	4a4c      	ldr	r2, [pc, #304]	@ (8006ba4 <__ieee754_pow+0x418>)
 8006a72:	9004      	str	r0, [sp, #16]
 8006a74:	9105      	str	r1, [sp, #20]
 8006a76:	4b4c      	ldr	r3, [pc, #304]	@ (8006ba8 <__ieee754_pow+0x41c>)
 8006a78:	0030      	movs	r0, r6
 8006a7a:	0039      	movs	r1, r7
 8006a7c:	f7fb fa6a 	bl	8001f54 <__aeabi_dmul>
 8006a80:	2200      	movs	r2, #0
 8006a82:	9000      	str	r0, [sp, #0]
 8006a84:	9101      	str	r1, [sp, #4]
 8006a86:	4b49      	ldr	r3, [pc, #292]	@ (8006bac <__ieee754_pow+0x420>)
 8006a88:	0030      	movs	r0, r6
 8006a8a:	0039      	movs	r1, r7
 8006a8c:	f7fb fa62 	bl	8001f54 <__aeabi_dmul>
 8006a90:	0002      	movs	r2, r0
 8006a92:	000b      	movs	r3, r1
 8006a94:	4846      	ldr	r0, [pc, #280]	@ (8006bb0 <__ieee754_pow+0x424>)
 8006a96:	4947      	ldr	r1, [pc, #284]	@ (8006bb4 <__ieee754_pow+0x428>)
 8006a98:	f7fb fd24 	bl	80024e4 <__aeabi_dsub>
 8006a9c:	0032      	movs	r2, r6
 8006a9e:	003b      	movs	r3, r7
 8006aa0:	f7fb fa58 	bl	8001f54 <__aeabi_dmul>
 8006aa4:	0002      	movs	r2, r0
 8006aa6:	000b      	movs	r3, r1
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	4943      	ldr	r1, [pc, #268]	@ (8006bb8 <__ieee754_pow+0x42c>)
 8006aac:	f7fb fd1a 	bl	80024e4 <__aeabi_dsub>
 8006ab0:	0032      	movs	r2, r6
 8006ab2:	0004      	movs	r4, r0
 8006ab4:	000d      	movs	r5, r1
 8006ab6:	003b      	movs	r3, r7
 8006ab8:	0030      	movs	r0, r6
 8006aba:	0039      	movs	r1, r7
 8006abc:	f7fb fa4a 	bl	8001f54 <__aeabi_dmul>
 8006ac0:	0002      	movs	r2, r0
 8006ac2:	000b      	movs	r3, r1
 8006ac4:	0020      	movs	r0, r4
 8006ac6:	0029      	movs	r1, r5
 8006ac8:	f7fb fa44 	bl	8001f54 <__aeabi_dmul>
 8006acc:	4a3b      	ldr	r2, [pc, #236]	@ (8006bbc <__ieee754_pow+0x430>)
 8006ace:	4b34      	ldr	r3, [pc, #208]	@ (8006ba0 <__ieee754_pow+0x414>)
 8006ad0:	f7fb fa40 	bl	8001f54 <__aeabi_dmul>
 8006ad4:	0002      	movs	r2, r0
 8006ad6:	000b      	movs	r3, r1
 8006ad8:	9800      	ldr	r0, [sp, #0]
 8006ada:	9901      	ldr	r1, [sp, #4]
 8006adc:	f7fb fd02 	bl	80024e4 <__aeabi_dsub>
 8006ae0:	0002      	movs	r2, r0
 8006ae2:	000b      	movs	r3, r1
 8006ae4:	0004      	movs	r4, r0
 8006ae6:	000d      	movs	r5, r1
 8006ae8:	9804      	ldr	r0, [sp, #16]
 8006aea:	9905      	ldr	r1, [sp, #20]
 8006aec:	f7fa fa8a 	bl	8001004 <__aeabi_dadd>
 8006af0:	9a04      	ldr	r2, [sp, #16]
 8006af2:	9b05      	ldr	r3, [sp, #20]
 8006af4:	2000      	movs	r0, #0
 8006af6:	9000      	str	r0, [sp, #0]
 8006af8:	9101      	str	r1, [sp, #4]
 8006afa:	f7fb fcf3 	bl	80024e4 <__aeabi_dsub>
 8006afe:	0002      	movs	r2, r0
 8006b00:	000b      	movs	r3, r1
 8006b02:	0020      	movs	r0, r4
 8006b04:	0029      	movs	r1, r5
 8006b06:	f7fb fced 	bl	80024e4 <__aeabi_dsub>
 8006b0a:	9b02      	ldr	r3, [sp, #8]
 8006b0c:	9c03      	ldr	r4, [sp, #12]
 8006b0e:	9304      	str	r3, [sp, #16]
 8006b10:	9405      	str	r4, [sp, #20]
 8006b12:	2300      	movs	r3, #0
 8006b14:	9304      	str	r3, [sp, #16]
 8006b16:	9c04      	ldr	r4, [sp, #16]
 8006b18:	9d05      	ldr	r5, [sp, #20]
 8006b1a:	0006      	movs	r6, r0
 8006b1c:	000f      	movs	r7, r1
 8006b1e:	9802      	ldr	r0, [sp, #8]
 8006b20:	9903      	ldr	r1, [sp, #12]
 8006b22:	0022      	movs	r2, r4
 8006b24:	002b      	movs	r3, r5
 8006b26:	f7fb fcdd 	bl	80024e4 <__aeabi_dsub>
 8006b2a:	9a00      	ldr	r2, [sp, #0]
 8006b2c:	9b01      	ldr	r3, [sp, #4]
 8006b2e:	f7fb fa11 	bl	8001f54 <__aeabi_dmul>
 8006b32:	9a02      	ldr	r2, [sp, #8]
 8006b34:	9b03      	ldr	r3, [sp, #12]
 8006b36:	9006      	str	r0, [sp, #24]
 8006b38:	9107      	str	r1, [sp, #28]
 8006b3a:	0030      	movs	r0, r6
 8006b3c:	0039      	movs	r1, r7
 8006b3e:	f7fb fa09 	bl	8001f54 <__aeabi_dmul>
 8006b42:	0002      	movs	r2, r0
 8006b44:	000b      	movs	r3, r1
 8006b46:	9806      	ldr	r0, [sp, #24]
 8006b48:	9907      	ldr	r1, [sp, #28]
 8006b4a:	f7fa fa5b 	bl	8001004 <__aeabi_dadd>
 8006b4e:	0022      	movs	r2, r4
 8006b50:	002b      	movs	r3, r5
 8006b52:	9002      	str	r0, [sp, #8]
 8006b54:	9103      	str	r1, [sp, #12]
 8006b56:	9800      	ldr	r0, [sp, #0]
 8006b58:	9901      	ldr	r1, [sp, #4]
 8006b5a:	f7fb f9fb 	bl	8001f54 <__aeabi_dmul>
 8006b5e:	000b      	movs	r3, r1
 8006b60:	0002      	movs	r2, r0
 8006b62:	0006      	movs	r6, r0
 8006b64:	000f      	movs	r7, r1
 8006b66:	9802      	ldr	r0, [sp, #8]
 8006b68:	9903      	ldr	r1, [sp, #12]
 8006b6a:	f7fa fa4b 	bl	8001004 <__aeabi_dadd>
 8006b6e:	9000      	str	r0, [sp, #0]
 8006b70:	9101      	str	r1, [sp, #4]
 8006b72:	9c01      	ldr	r4, [sp, #4]
 8006b74:	4b12      	ldr	r3, [pc, #72]	@ (8006bc0 <__ieee754_pow+0x434>)
 8006b76:	9406      	str	r4, [sp, #24]
 8006b78:	429c      	cmp	r4, r3
 8006b7a:	dc00      	bgt.n	8006b7e <__ieee754_pow+0x3f2>
 8006b7c:	e222      	b.n	8006fc4 <__ieee754_pow+0x838>
 8006b7e:	4a11      	ldr	r2, [pc, #68]	@ (8006bc4 <__ieee754_pow+0x438>)
 8006b80:	18a3      	adds	r3, r4, r2
 8006b82:	9a00      	ldr	r2, [sp, #0]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	d100      	bne.n	8006b8a <__ieee754_pow+0x3fe>
 8006b88:	e1a0      	b.n	8006ecc <__ieee754_pow+0x740>
 8006b8a:	9808      	ldr	r0, [sp, #32]
 8006b8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b8e:	2300      	movs	r3, #0
 8006b90:	2200      	movs	r2, #0
 8006b92:	f7f9 fc49 	bl	8000428 <__aeabi_dcmplt>
 8006b96:	1e43      	subs	r3, r0, #1
 8006b98:	4198      	sbcs	r0, r3
 8006b9a:	e71c      	b.n	80069d6 <__ieee754_pow+0x24a>
 8006b9c:	3ff00000 	.word	0x3ff00000
 8006ba0:	3ff71547 	.word	0x3ff71547
 8006ba4:	f85ddf44 	.word	0xf85ddf44
 8006ba8:	3e54ae0b 	.word	0x3e54ae0b
 8006bac:	3fd00000 	.word	0x3fd00000
 8006bb0:	55555555 	.word	0x55555555
 8006bb4:	3fd55555 	.word	0x3fd55555
 8006bb8:	3fe00000 	.word	0x3fe00000
 8006bbc:	652b82fe 	.word	0x652b82fe
 8006bc0:	408fffff 	.word	0x408fffff
 8006bc4:	bf700000 	.word	0xbf700000
 8006bc8:	4be0      	ldr	r3, [pc, #896]	@ (8006f4c <__ieee754_pow+0x7c0>)
 8006bca:	2200      	movs	r2, #0
 8006bcc:	423b      	tst	r3, r7
 8006bce:	d10b      	bne.n	8006be8 <__ieee754_pow+0x45c>
 8006bd0:	9800      	ldr	r0, [sp, #0]
 8006bd2:	9901      	ldr	r1, [sp, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	4bde      	ldr	r3, [pc, #888]	@ (8006f50 <__ieee754_pow+0x7c4>)
 8006bd8:	f7fb f9bc 	bl	8001f54 <__aeabi_dmul>
 8006bdc:	2235      	movs	r2, #53	@ 0x35
 8006bde:	9000      	str	r0, [sp, #0]
 8006be0:	9101      	str	r1, [sp, #4]
 8006be2:	9b01      	ldr	r3, [sp, #4]
 8006be4:	4252      	negs	r2, r2
 8006be6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006be8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bea:	49da      	ldr	r1, [pc, #872]	@ (8006f54 <__ieee754_pow+0x7c8>)
 8006bec:	151b      	asrs	r3, r3, #20
 8006bee:	185b      	adds	r3, r3, r1
 8006bf0:	189b      	adds	r3, r3, r2
 8006bf2:	930e      	str	r3, [sp, #56]	@ 0x38
 8006bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bf6:	4dd8      	ldr	r5, [pc, #864]	@ (8006f58 <__ieee754_pow+0x7cc>)
 8006bf8:	031b      	lsls	r3, r3, #12
 8006bfa:	4ad8      	ldr	r2, [pc, #864]	@ (8006f5c <__ieee754_pow+0x7d0>)
 8006bfc:	0b1b      	lsrs	r3, r3, #12
 8006bfe:	2600      	movs	r6, #0
 8006c00:	431d      	orrs	r5, r3
 8006c02:	4293      	cmp	r3, r2
 8006c04:	dd09      	ble.n	8006c1a <__ieee754_pow+0x48e>
 8006c06:	4ad6      	ldr	r2, [pc, #856]	@ (8006f60 <__ieee754_pow+0x7d4>)
 8006c08:	3601      	adds	r6, #1
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	dd05      	ble.n	8006c1a <__ieee754_pow+0x48e>
 8006c0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c10:	199b      	adds	r3, r3, r6
 8006c12:	2600      	movs	r6, #0
 8006c14:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c16:	4bd3      	ldr	r3, [pc, #844]	@ (8006f64 <__ieee754_pow+0x7d8>)
 8006c18:	18ed      	adds	r5, r5, r3
 8006c1a:	9800      	ldr	r0, [sp, #0]
 8006c1c:	9901      	ldr	r1, [sp, #4]
 8006c1e:	0029      	movs	r1, r5
 8006c20:	4bd1      	ldr	r3, [pc, #836]	@ (8006f68 <__ieee754_pow+0x7dc>)
 8006c22:	00f2      	lsls	r2, r6, #3
 8006c24:	189b      	adds	r3, r3, r2
 8006c26:	685c      	ldr	r4, [r3, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006c2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c2e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006c30:	001a      	movs	r2, r3
 8006c32:	0023      	movs	r3, r4
 8006c34:	900c      	str	r0, [sp, #48]	@ 0x30
 8006c36:	910d      	str	r1, [sp, #52]	@ 0x34
 8006c38:	f7fb fc54 	bl	80024e4 <__aeabi_dsub>
 8006c3c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006c3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c40:	9010      	str	r0, [sp, #64]	@ 0x40
 8006c42:	9111      	str	r1, [sp, #68]	@ 0x44
 8006c44:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006c46:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c48:	f7fa f9dc 	bl	8001004 <__aeabi_dadd>
 8006c4c:	0002      	movs	r2, r0
 8006c4e:	000b      	movs	r3, r1
 8006c50:	2000      	movs	r0, #0
 8006c52:	49c1      	ldr	r1, [pc, #772]	@ (8006f58 <__ieee754_pow+0x7cc>)
 8006c54:	f7fa fd3a 	bl	80016cc <__aeabi_ddiv>
 8006c58:	0002      	movs	r2, r0
 8006c5a:	000b      	movs	r3, r1
 8006c5c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006c5e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006c60:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006c62:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006c64:	f7fb f976 	bl	8001f54 <__aeabi_dmul>
 8006c68:	9006      	str	r0, [sp, #24]
 8006c6a:	9107      	str	r1, [sp, #28]
 8006c6c:	9b06      	ldr	r3, [sp, #24]
 8006c6e:	9c07      	ldr	r4, [sp, #28]
 8006c70:	2180      	movs	r1, #128	@ 0x80
 8006c72:	9304      	str	r3, [sp, #16]
 8006c74:	9405      	str	r4, [sp, #20]
 8006c76:	2080      	movs	r0, #128	@ 0x80
 8006c78:	2300      	movs	r3, #0
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	106d      	asrs	r5, r5, #1
 8006c7e:	0589      	lsls	r1, r1, #22
 8006c80:	9304      	str	r3, [sp, #16]
 8006c82:	4329      	orrs	r1, r5
 8006c84:	0300      	lsls	r0, r0, #12
 8006c86:	9b04      	ldr	r3, [sp, #16]
 8006c88:	9c05      	ldr	r4, [sp, #20]
 8006c8a:	1809      	adds	r1, r1, r0
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	9401      	str	r4, [sp, #4]
 8006c90:	04b6      	lsls	r6, r6, #18
 8006c92:	198b      	adds	r3, r1, r6
 8006c94:	9800      	ldr	r0, [sp, #0]
 8006c96:	9901      	ldr	r1, [sp, #4]
 8006c98:	0014      	movs	r4, r2
 8006c9a:	001d      	movs	r5, r3
 8006c9c:	f7fb f95a 	bl	8001f54 <__aeabi_dmul>
 8006ca0:	0002      	movs	r2, r0
 8006ca2:	000b      	movs	r3, r1
 8006ca4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006ca6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006ca8:	f7fb fc1c 	bl	80024e4 <__aeabi_dsub>
 8006cac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006cae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cb0:	0006      	movs	r6, r0
 8006cb2:	000f      	movs	r7, r1
 8006cb4:	0020      	movs	r0, r4
 8006cb6:	0029      	movs	r1, r5
 8006cb8:	f7fb fc14 	bl	80024e4 <__aeabi_dsub>
 8006cbc:	0002      	movs	r2, r0
 8006cbe:	000b      	movs	r3, r1
 8006cc0:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006cc2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006cc4:	f7fb fc0e 	bl	80024e4 <__aeabi_dsub>
 8006cc8:	9a00      	ldr	r2, [sp, #0]
 8006cca:	9b01      	ldr	r3, [sp, #4]
 8006ccc:	f7fb f942 	bl	8001f54 <__aeabi_dmul>
 8006cd0:	0002      	movs	r2, r0
 8006cd2:	000b      	movs	r3, r1
 8006cd4:	0030      	movs	r0, r6
 8006cd6:	0039      	movs	r1, r7
 8006cd8:	f7fb fc04 	bl	80024e4 <__aeabi_dsub>
 8006cdc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006cde:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ce0:	f7fb f938 	bl	8001f54 <__aeabi_dmul>
 8006ce4:	9a06      	ldr	r2, [sp, #24]
 8006ce6:	9b07      	ldr	r3, [sp, #28]
 8006ce8:	900a      	str	r0, [sp, #40]	@ 0x28
 8006cea:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006cec:	0010      	movs	r0, r2
 8006cee:	0019      	movs	r1, r3
 8006cf0:	f7fb f930 	bl	8001f54 <__aeabi_dmul>
 8006cf4:	0006      	movs	r6, r0
 8006cf6:	000f      	movs	r7, r1
 8006cf8:	4a9c      	ldr	r2, [pc, #624]	@ (8006f6c <__ieee754_pow+0x7e0>)
 8006cfa:	4b9d      	ldr	r3, [pc, #628]	@ (8006f70 <__ieee754_pow+0x7e4>)
 8006cfc:	f7fb f92a 	bl	8001f54 <__aeabi_dmul>
 8006d00:	4a9c      	ldr	r2, [pc, #624]	@ (8006f74 <__ieee754_pow+0x7e8>)
 8006d02:	4b9d      	ldr	r3, [pc, #628]	@ (8006f78 <__ieee754_pow+0x7ec>)
 8006d04:	f7fa f97e 	bl	8001004 <__aeabi_dadd>
 8006d08:	0032      	movs	r2, r6
 8006d0a:	003b      	movs	r3, r7
 8006d0c:	f7fb f922 	bl	8001f54 <__aeabi_dmul>
 8006d10:	4a9a      	ldr	r2, [pc, #616]	@ (8006f7c <__ieee754_pow+0x7f0>)
 8006d12:	4b9b      	ldr	r3, [pc, #620]	@ (8006f80 <__ieee754_pow+0x7f4>)
 8006d14:	f7fa f976 	bl	8001004 <__aeabi_dadd>
 8006d18:	0032      	movs	r2, r6
 8006d1a:	003b      	movs	r3, r7
 8006d1c:	f7fb f91a 	bl	8001f54 <__aeabi_dmul>
 8006d20:	4a98      	ldr	r2, [pc, #608]	@ (8006f84 <__ieee754_pow+0x7f8>)
 8006d22:	4b99      	ldr	r3, [pc, #612]	@ (8006f88 <__ieee754_pow+0x7fc>)
 8006d24:	f7fa f96e 	bl	8001004 <__aeabi_dadd>
 8006d28:	0032      	movs	r2, r6
 8006d2a:	003b      	movs	r3, r7
 8006d2c:	f7fb f912 	bl	8001f54 <__aeabi_dmul>
 8006d30:	4a96      	ldr	r2, [pc, #600]	@ (8006f8c <__ieee754_pow+0x800>)
 8006d32:	4b97      	ldr	r3, [pc, #604]	@ (8006f90 <__ieee754_pow+0x804>)
 8006d34:	f7fa f966 	bl	8001004 <__aeabi_dadd>
 8006d38:	0032      	movs	r2, r6
 8006d3a:	003b      	movs	r3, r7
 8006d3c:	f7fb f90a 	bl	8001f54 <__aeabi_dmul>
 8006d40:	4a94      	ldr	r2, [pc, #592]	@ (8006f94 <__ieee754_pow+0x808>)
 8006d42:	4b95      	ldr	r3, [pc, #596]	@ (8006f98 <__ieee754_pow+0x80c>)
 8006d44:	f7fa f95e 	bl	8001004 <__aeabi_dadd>
 8006d48:	0032      	movs	r2, r6
 8006d4a:	0004      	movs	r4, r0
 8006d4c:	000d      	movs	r5, r1
 8006d4e:	003b      	movs	r3, r7
 8006d50:	0030      	movs	r0, r6
 8006d52:	0039      	movs	r1, r7
 8006d54:	f7fb f8fe 	bl	8001f54 <__aeabi_dmul>
 8006d58:	0002      	movs	r2, r0
 8006d5a:	000b      	movs	r3, r1
 8006d5c:	0020      	movs	r0, r4
 8006d5e:	0029      	movs	r1, r5
 8006d60:	f7fb f8f8 	bl	8001f54 <__aeabi_dmul>
 8006d64:	9a00      	ldr	r2, [sp, #0]
 8006d66:	9b01      	ldr	r3, [sp, #4]
 8006d68:	0004      	movs	r4, r0
 8006d6a:	000d      	movs	r5, r1
 8006d6c:	9806      	ldr	r0, [sp, #24]
 8006d6e:	9907      	ldr	r1, [sp, #28]
 8006d70:	f7fa f948 	bl	8001004 <__aeabi_dadd>
 8006d74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d78:	f7fb f8ec 	bl	8001f54 <__aeabi_dmul>
 8006d7c:	0022      	movs	r2, r4
 8006d7e:	002b      	movs	r3, r5
 8006d80:	f7fa f940 	bl	8001004 <__aeabi_dadd>
 8006d84:	9a00      	ldr	r2, [sp, #0]
 8006d86:	9b01      	ldr	r3, [sp, #4]
 8006d88:	900c      	str	r0, [sp, #48]	@ 0x30
 8006d8a:	910d      	str	r1, [sp, #52]	@ 0x34
 8006d8c:	0010      	movs	r0, r2
 8006d8e:	0019      	movs	r1, r3
 8006d90:	f7fb f8e0 	bl	8001f54 <__aeabi_dmul>
 8006d94:	2200      	movs	r2, #0
 8006d96:	4b81      	ldr	r3, [pc, #516]	@ (8006f9c <__ieee754_pow+0x810>)
 8006d98:	0004      	movs	r4, r0
 8006d9a:	000d      	movs	r5, r1
 8006d9c:	f7fa f932 	bl	8001004 <__aeabi_dadd>
 8006da0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006da2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006da4:	f7fa f92e 	bl	8001004 <__aeabi_dadd>
 8006da8:	2000      	movs	r0, #0
 8006daa:	000f      	movs	r7, r1
 8006dac:	0006      	movs	r6, r0
 8006dae:	0002      	movs	r2, r0
 8006db0:	000b      	movs	r3, r1
 8006db2:	9800      	ldr	r0, [sp, #0]
 8006db4:	9901      	ldr	r1, [sp, #4]
 8006db6:	f7fb f8cd 	bl	8001f54 <__aeabi_dmul>
 8006dba:	2200      	movs	r2, #0
 8006dbc:	9000      	str	r0, [sp, #0]
 8006dbe:	9101      	str	r1, [sp, #4]
 8006dc0:	4b76      	ldr	r3, [pc, #472]	@ (8006f9c <__ieee754_pow+0x810>)
 8006dc2:	0030      	movs	r0, r6
 8006dc4:	0039      	movs	r1, r7
 8006dc6:	f7fb fb8d 	bl	80024e4 <__aeabi_dsub>
 8006dca:	0022      	movs	r2, r4
 8006dcc:	002b      	movs	r3, r5
 8006dce:	f7fb fb89 	bl	80024e4 <__aeabi_dsub>
 8006dd2:	0002      	movs	r2, r0
 8006dd4:	000b      	movs	r3, r1
 8006dd6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006dd8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006dda:	f7fb fb83 	bl	80024e4 <__aeabi_dsub>
 8006dde:	9a06      	ldr	r2, [sp, #24]
 8006de0:	9b07      	ldr	r3, [sp, #28]
 8006de2:	f7fb f8b7 	bl	8001f54 <__aeabi_dmul>
 8006de6:	0032      	movs	r2, r6
 8006de8:	0004      	movs	r4, r0
 8006dea:	000d      	movs	r5, r1
 8006dec:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006dee:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006df0:	003b      	movs	r3, r7
 8006df2:	f7fb f8af 	bl	8001f54 <__aeabi_dmul>
 8006df6:	0002      	movs	r2, r0
 8006df8:	000b      	movs	r3, r1
 8006dfa:	0020      	movs	r0, r4
 8006dfc:	0029      	movs	r1, r5
 8006dfe:	f7fa f901 	bl	8001004 <__aeabi_dadd>
 8006e02:	0004      	movs	r4, r0
 8006e04:	000d      	movs	r5, r1
 8006e06:	0002      	movs	r2, r0
 8006e08:	000b      	movs	r3, r1
 8006e0a:	9800      	ldr	r0, [sp, #0]
 8006e0c:	9901      	ldr	r1, [sp, #4]
 8006e0e:	f7fa f8f9 	bl	8001004 <__aeabi_dadd>
 8006e12:	22e0      	movs	r2, #224	@ 0xe0
 8006e14:	2000      	movs	r0, #0
 8006e16:	4b62      	ldr	r3, [pc, #392]	@ (8006fa0 <__ieee754_pow+0x814>)
 8006e18:	0612      	lsls	r2, r2, #24
 8006e1a:	0006      	movs	r6, r0
 8006e1c:	000f      	movs	r7, r1
 8006e1e:	f7fb f899 	bl	8001f54 <__aeabi_dmul>
 8006e22:	9006      	str	r0, [sp, #24]
 8006e24:	9107      	str	r1, [sp, #28]
 8006e26:	9a00      	ldr	r2, [sp, #0]
 8006e28:	9b01      	ldr	r3, [sp, #4]
 8006e2a:	0030      	movs	r0, r6
 8006e2c:	0039      	movs	r1, r7
 8006e2e:	f7fb fb59 	bl	80024e4 <__aeabi_dsub>
 8006e32:	0002      	movs	r2, r0
 8006e34:	000b      	movs	r3, r1
 8006e36:	0020      	movs	r0, r4
 8006e38:	0029      	movs	r1, r5
 8006e3a:	f7fb fb53 	bl	80024e4 <__aeabi_dsub>
 8006e3e:	4a59      	ldr	r2, [pc, #356]	@ (8006fa4 <__ieee754_pow+0x818>)
 8006e40:	4b57      	ldr	r3, [pc, #348]	@ (8006fa0 <__ieee754_pow+0x814>)
 8006e42:	f7fb f887 	bl	8001f54 <__aeabi_dmul>
 8006e46:	4a58      	ldr	r2, [pc, #352]	@ (8006fa8 <__ieee754_pow+0x81c>)
 8006e48:	0004      	movs	r4, r0
 8006e4a:	000d      	movs	r5, r1
 8006e4c:	0030      	movs	r0, r6
 8006e4e:	0039      	movs	r1, r7
 8006e50:	4b56      	ldr	r3, [pc, #344]	@ (8006fac <__ieee754_pow+0x820>)
 8006e52:	f7fb f87f 	bl	8001f54 <__aeabi_dmul>
 8006e56:	0002      	movs	r2, r0
 8006e58:	000b      	movs	r3, r1
 8006e5a:	0020      	movs	r0, r4
 8006e5c:	0029      	movs	r1, r5
 8006e5e:	f7fa f8d1 	bl	8001004 <__aeabi_dadd>
 8006e62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006e64:	4b52      	ldr	r3, [pc, #328]	@ (8006fb0 <__ieee754_pow+0x824>)
 8006e66:	189b      	adds	r3, r3, r2
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f7fa f8ca 	bl	8001004 <__aeabi_dadd>
 8006e70:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e72:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006e74:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8006e76:	f7fb fef3 	bl	8002c60 <__aeabi_i2d>
 8006e7a:	0004      	movs	r4, r0
 8006e7c:	000d      	movs	r5, r1
 8006e7e:	9806      	ldr	r0, [sp, #24]
 8006e80:	9907      	ldr	r1, [sp, #28]
 8006e82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006e84:	4b4b      	ldr	r3, [pc, #300]	@ (8006fb4 <__ieee754_pow+0x828>)
 8006e86:	189b      	adds	r3, r3, r2
 8006e88:	681e      	ldr	r6, [r3, #0]
 8006e8a:	685f      	ldr	r7, [r3, #4]
 8006e8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e90:	f7fa f8b8 	bl	8001004 <__aeabi_dadd>
 8006e94:	0032      	movs	r2, r6
 8006e96:	003b      	movs	r3, r7
 8006e98:	f7fa f8b4 	bl	8001004 <__aeabi_dadd>
 8006e9c:	0022      	movs	r2, r4
 8006e9e:	002b      	movs	r3, r5
 8006ea0:	f7fa f8b0 	bl	8001004 <__aeabi_dadd>
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	0022      	movs	r2, r4
 8006ea8:	002b      	movs	r3, r5
 8006eaa:	9000      	str	r0, [sp, #0]
 8006eac:	9101      	str	r1, [sp, #4]
 8006eae:	f7fb fb19 	bl	80024e4 <__aeabi_dsub>
 8006eb2:	0032      	movs	r2, r6
 8006eb4:	003b      	movs	r3, r7
 8006eb6:	f7fb fb15 	bl	80024e4 <__aeabi_dsub>
 8006eba:	9a06      	ldr	r2, [sp, #24]
 8006ebc:	9b07      	ldr	r3, [sp, #28]
 8006ebe:	f7fb fb11 	bl	80024e4 <__aeabi_dsub>
 8006ec2:	0002      	movs	r2, r0
 8006ec4:	000b      	movs	r3, r1
 8006ec6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006ec8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006eca:	e61c      	b.n	8006b06 <__ieee754_pow+0x37a>
 8006ecc:	4a3a      	ldr	r2, [pc, #232]	@ (8006fb8 <__ieee754_pow+0x82c>)
 8006ece:	4b3b      	ldr	r3, [pc, #236]	@ (8006fbc <__ieee754_pow+0x830>)
 8006ed0:	9802      	ldr	r0, [sp, #8]
 8006ed2:	9903      	ldr	r1, [sp, #12]
 8006ed4:	f7fa f896 	bl	8001004 <__aeabi_dadd>
 8006ed8:	0032      	movs	r2, r6
 8006eda:	003b      	movs	r3, r7
 8006edc:	9004      	str	r0, [sp, #16]
 8006ede:	9105      	str	r1, [sp, #20]
 8006ee0:	9800      	ldr	r0, [sp, #0]
 8006ee2:	9901      	ldr	r1, [sp, #4]
 8006ee4:	f7fb fafe 	bl	80024e4 <__aeabi_dsub>
 8006ee8:	0002      	movs	r2, r0
 8006eea:	000b      	movs	r3, r1
 8006eec:	9804      	ldr	r0, [sp, #16]
 8006eee:	9905      	ldr	r1, [sp, #20]
 8006ef0:	f7f9 faae 	bl	8000450 <__aeabi_dcmpgt>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d000      	beq.n	8006efa <__ieee754_pow+0x76e>
 8006ef8:	e647      	b.n	8006b8a <__ieee754_pow+0x3fe>
 8006efa:	2580      	movs	r5, #128	@ 0x80
 8006efc:	4b30      	ldr	r3, [pc, #192]	@ (8006fc0 <__ieee754_pow+0x834>)
 8006efe:	036d      	lsls	r5, r5, #13
 8006f00:	1524      	asrs	r4, r4, #20
 8006f02:	18e4      	adds	r4, r4, r3
 8006f04:	002b      	movs	r3, r5
 8006f06:	4123      	asrs	r3, r4
 8006f08:	9a06      	ldr	r2, [sp, #24]
 8006f0a:	4912      	ldr	r1, [pc, #72]	@ (8006f54 <__ieee754_pow+0x7c8>)
 8006f0c:	189b      	adds	r3, r3, r2
 8006f0e:	005a      	lsls	r2, r3, #1
 8006f10:	4c14      	ldr	r4, [pc, #80]	@ (8006f64 <__ieee754_pow+0x7d8>)
 8006f12:	0d52      	lsrs	r2, r2, #21
 8006f14:	1852      	adds	r2, r2, r1
 8006f16:	4114      	asrs	r4, r2
 8006f18:	401c      	ands	r4, r3
 8006f1a:	0021      	movs	r1, r4
 8006f1c:	2414      	movs	r4, #20
 8006f1e:	031b      	lsls	r3, r3, #12
 8006f20:	0b1b      	lsrs	r3, r3, #12
 8006f22:	432b      	orrs	r3, r5
 8006f24:	1aa2      	subs	r2, r4, r2
 8006f26:	4113      	asrs	r3, r2
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	9b06      	ldr	r3, [sp, #24]
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	da02      	bge.n	8006f38 <__ieee754_pow+0x7ac>
 8006f32:	9b00      	ldr	r3, [sp, #0]
 8006f34:	425b      	negs	r3, r3
 8006f36:	9300      	str	r3, [sp, #0]
 8006f38:	0002      	movs	r2, r0
 8006f3a:	000b      	movs	r3, r1
 8006f3c:	0030      	movs	r0, r6
 8006f3e:	0039      	movs	r1, r7
 8006f40:	f7fb fad0 	bl	80024e4 <__aeabi_dsub>
 8006f44:	0006      	movs	r6, r0
 8006f46:	000f      	movs	r7, r1
 8006f48:	e065      	b.n	8007016 <__ieee754_pow+0x88a>
 8006f4a:	46c0      	nop			@ (mov r8, r8)
 8006f4c:	7ff00000 	.word	0x7ff00000
 8006f50:	43400000 	.word	0x43400000
 8006f54:	fffffc01 	.word	0xfffffc01
 8006f58:	3ff00000 	.word	0x3ff00000
 8006f5c:	0003988e 	.word	0x0003988e
 8006f60:	000bb679 	.word	0x000bb679
 8006f64:	fff00000 	.word	0xfff00000
 8006f68:	08007878 	.word	0x08007878
 8006f6c:	4a454eef 	.word	0x4a454eef
 8006f70:	3fca7e28 	.word	0x3fca7e28
 8006f74:	93c9db65 	.word	0x93c9db65
 8006f78:	3fcd864a 	.word	0x3fcd864a
 8006f7c:	a91d4101 	.word	0xa91d4101
 8006f80:	3fd17460 	.word	0x3fd17460
 8006f84:	518f264d 	.word	0x518f264d
 8006f88:	3fd55555 	.word	0x3fd55555
 8006f8c:	db6fabff 	.word	0xdb6fabff
 8006f90:	3fdb6db6 	.word	0x3fdb6db6
 8006f94:	33333303 	.word	0x33333303
 8006f98:	3fe33333 	.word	0x3fe33333
 8006f9c:	40080000 	.word	0x40080000
 8006fa0:	3feec709 	.word	0x3feec709
 8006fa4:	dc3a03fd 	.word	0xdc3a03fd
 8006fa8:	145b01f5 	.word	0x145b01f5
 8006fac:	be3e2fe0 	.word	0xbe3e2fe0
 8006fb0:	08007858 	.word	0x08007858
 8006fb4:	08007868 	.word	0x08007868
 8006fb8:	652b82fe 	.word	0x652b82fe
 8006fbc:	3c971547 	.word	0x3c971547
 8006fc0:	fffffc02 	.word	0xfffffc02
 8006fc4:	9b01      	ldr	r3, [sp, #4]
 8006fc6:	005c      	lsls	r4, r3, #1
 8006fc8:	4b72      	ldr	r3, [pc, #456]	@ (8007194 <__ieee754_pow+0xa08>)
 8006fca:	0864      	lsrs	r4, r4, #1
 8006fcc:	429c      	cmp	r4, r3
 8006fce:	d91c      	bls.n	800700a <__ieee754_pow+0x87e>
 8006fd0:	4a71      	ldr	r2, [pc, #452]	@ (8007198 <__ieee754_pow+0xa0c>)
 8006fd2:	9b01      	ldr	r3, [sp, #4]
 8006fd4:	189b      	adds	r3, r3, r2
 8006fd6:	9a00      	ldr	r2, [sp, #0]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	d008      	beq.n	8006fee <__ieee754_pow+0x862>
 8006fdc:	9808      	ldr	r0, [sp, #32]
 8006fde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f7f9 fa20 	bl	8000428 <__aeabi_dcmplt>
 8006fe8:	1e43      	subs	r3, r0, #1
 8006fea:	4198      	sbcs	r0, r3
 8006fec:	e4fc      	b.n	80069e8 <__ieee754_pow+0x25c>
 8006fee:	0032      	movs	r2, r6
 8006ff0:	9800      	ldr	r0, [sp, #0]
 8006ff2:	9901      	ldr	r1, [sp, #4]
 8006ff4:	003b      	movs	r3, r7
 8006ff6:	f7fb fa75 	bl	80024e4 <__aeabi_dsub>
 8006ffa:	9a02      	ldr	r2, [sp, #8]
 8006ffc:	9b03      	ldr	r3, [sp, #12]
 8006ffe:	f7f9 fa31 	bl	8000464 <__aeabi_dcmpge>
 8007002:	2800      	cmp	r0, #0
 8007004:	d1ea      	bne.n	8006fdc <__ieee754_pow+0x850>
 8007006:	4c65      	ldr	r4, [pc, #404]	@ (800719c <__ieee754_pow+0xa10>)
 8007008:	e777      	b.n	8006efa <__ieee754_pow+0x76e>
 800700a:	9a04      	ldr	r2, [sp, #16]
 800700c:	4b64      	ldr	r3, [pc, #400]	@ (80071a0 <__ieee754_pow+0xa14>)
 800700e:	9200      	str	r2, [sp, #0]
 8007010:	429c      	cmp	r4, r3
 8007012:	d900      	bls.n	8007016 <__ieee754_pow+0x88a>
 8007014:	e771      	b.n	8006efa <__ieee754_pow+0x76e>
 8007016:	9a02      	ldr	r2, [sp, #8]
 8007018:	9b03      	ldr	r3, [sp, #12]
 800701a:	0030      	movs	r0, r6
 800701c:	0039      	movs	r1, r7
 800701e:	f7f9 fff1 	bl	8001004 <__aeabi_dadd>
 8007022:	2000      	movs	r0, #0
 8007024:	2200      	movs	r2, #0
 8007026:	4b5f      	ldr	r3, [pc, #380]	@ (80071a4 <__ieee754_pow+0xa18>)
 8007028:	9004      	str	r0, [sp, #16]
 800702a:	9105      	str	r1, [sp, #20]
 800702c:	f7fa ff92 	bl	8001f54 <__aeabi_dmul>
 8007030:	0032      	movs	r2, r6
 8007032:	003b      	movs	r3, r7
 8007034:	9006      	str	r0, [sp, #24]
 8007036:	9107      	str	r1, [sp, #28]
 8007038:	9804      	ldr	r0, [sp, #16]
 800703a:	9905      	ldr	r1, [sp, #20]
 800703c:	f7fb fa52 	bl	80024e4 <__aeabi_dsub>
 8007040:	0002      	movs	r2, r0
 8007042:	000b      	movs	r3, r1
 8007044:	9802      	ldr	r0, [sp, #8]
 8007046:	9903      	ldr	r1, [sp, #12]
 8007048:	f7fb fa4c 	bl	80024e4 <__aeabi_dsub>
 800704c:	4a56      	ldr	r2, [pc, #344]	@ (80071a8 <__ieee754_pow+0xa1c>)
 800704e:	4b57      	ldr	r3, [pc, #348]	@ (80071ac <__ieee754_pow+0xa20>)
 8007050:	f7fa ff80 	bl	8001f54 <__aeabi_dmul>
 8007054:	4a56      	ldr	r2, [pc, #344]	@ (80071b0 <__ieee754_pow+0xa24>)
 8007056:	0004      	movs	r4, r0
 8007058:	000d      	movs	r5, r1
 800705a:	9804      	ldr	r0, [sp, #16]
 800705c:	9905      	ldr	r1, [sp, #20]
 800705e:	4b55      	ldr	r3, [pc, #340]	@ (80071b4 <__ieee754_pow+0xa28>)
 8007060:	f7fa ff78 	bl	8001f54 <__aeabi_dmul>
 8007064:	0002      	movs	r2, r0
 8007066:	000b      	movs	r3, r1
 8007068:	0020      	movs	r0, r4
 800706a:	0029      	movs	r1, r5
 800706c:	f7f9 ffca 	bl	8001004 <__aeabi_dadd>
 8007070:	0004      	movs	r4, r0
 8007072:	000d      	movs	r5, r1
 8007074:	0002      	movs	r2, r0
 8007076:	000b      	movs	r3, r1
 8007078:	9806      	ldr	r0, [sp, #24]
 800707a:	9907      	ldr	r1, [sp, #28]
 800707c:	f7f9 ffc2 	bl	8001004 <__aeabi_dadd>
 8007080:	9a06      	ldr	r2, [sp, #24]
 8007082:	9b07      	ldr	r3, [sp, #28]
 8007084:	0006      	movs	r6, r0
 8007086:	000f      	movs	r7, r1
 8007088:	f7fb fa2c 	bl	80024e4 <__aeabi_dsub>
 800708c:	0002      	movs	r2, r0
 800708e:	000b      	movs	r3, r1
 8007090:	0020      	movs	r0, r4
 8007092:	0029      	movs	r1, r5
 8007094:	f7fb fa26 	bl	80024e4 <__aeabi_dsub>
 8007098:	0032      	movs	r2, r6
 800709a:	9002      	str	r0, [sp, #8]
 800709c:	9103      	str	r1, [sp, #12]
 800709e:	003b      	movs	r3, r7
 80070a0:	0030      	movs	r0, r6
 80070a2:	0039      	movs	r1, r7
 80070a4:	f7fa ff56 	bl	8001f54 <__aeabi_dmul>
 80070a8:	0004      	movs	r4, r0
 80070aa:	000d      	movs	r5, r1
 80070ac:	4a42      	ldr	r2, [pc, #264]	@ (80071b8 <__ieee754_pow+0xa2c>)
 80070ae:	4b43      	ldr	r3, [pc, #268]	@ (80071bc <__ieee754_pow+0xa30>)
 80070b0:	f7fa ff50 	bl	8001f54 <__aeabi_dmul>
 80070b4:	4a42      	ldr	r2, [pc, #264]	@ (80071c0 <__ieee754_pow+0xa34>)
 80070b6:	4b43      	ldr	r3, [pc, #268]	@ (80071c4 <__ieee754_pow+0xa38>)
 80070b8:	f7fb fa14 	bl	80024e4 <__aeabi_dsub>
 80070bc:	0022      	movs	r2, r4
 80070be:	002b      	movs	r3, r5
 80070c0:	f7fa ff48 	bl	8001f54 <__aeabi_dmul>
 80070c4:	4a40      	ldr	r2, [pc, #256]	@ (80071c8 <__ieee754_pow+0xa3c>)
 80070c6:	4b41      	ldr	r3, [pc, #260]	@ (80071cc <__ieee754_pow+0xa40>)
 80070c8:	f7f9 ff9c 	bl	8001004 <__aeabi_dadd>
 80070cc:	0022      	movs	r2, r4
 80070ce:	002b      	movs	r3, r5
 80070d0:	f7fa ff40 	bl	8001f54 <__aeabi_dmul>
 80070d4:	4a3e      	ldr	r2, [pc, #248]	@ (80071d0 <__ieee754_pow+0xa44>)
 80070d6:	4b3f      	ldr	r3, [pc, #252]	@ (80071d4 <__ieee754_pow+0xa48>)
 80070d8:	f7fb fa04 	bl	80024e4 <__aeabi_dsub>
 80070dc:	0022      	movs	r2, r4
 80070de:	002b      	movs	r3, r5
 80070e0:	f7fa ff38 	bl	8001f54 <__aeabi_dmul>
 80070e4:	4a3c      	ldr	r2, [pc, #240]	@ (80071d8 <__ieee754_pow+0xa4c>)
 80070e6:	4b3d      	ldr	r3, [pc, #244]	@ (80071dc <__ieee754_pow+0xa50>)
 80070e8:	f7f9 ff8c 	bl	8001004 <__aeabi_dadd>
 80070ec:	0022      	movs	r2, r4
 80070ee:	002b      	movs	r3, r5
 80070f0:	f7fa ff30 	bl	8001f54 <__aeabi_dmul>
 80070f4:	0002      	movs	r2, r0
 80070f6:	000b      	movs	r3, r1
 80070f8:	0030      	movs	r0, r6
 80070fa:	0039      	movs	r1, r7
 80070fc:	f7fb f9f2 	bl	80024e4 <__aeabi_dsub>
 8007100:	0004      	movs	r4, r0
 8007102:	000d      	movs	r5, r1
 8007104:	0002      	movs	r2, r0
 8007106:	000b      	movs	r3, r1
 8007108:	0030      	movs	r0, r6
 800710a:	0039      	movs	r1, r7
 800710c:	f7fa ff22 	bl	8001f54 <__aeabi_dmul>
 8007110:	2380      	movs	r3, #128	@ 0x80
 8007112:	9004      	str	r0, [sp, #16]
 8007114:	9105      	str	r1, [sp, #20]
 8007116:	2200      	movs	r2, #0
 8007118:	0020      	movs	r0, r4
 800711a:	0029      	movs	r1, r5
 800711c:	05db      	lsls	r3, r3, #23
 800711e:	f7fb f9e1 	bl	80024e4 <__aeabi_dsub>
 8007122:	0002      	movs	r2, r0
 8007124:	000b      	movs	r3, r1
 8007126:	9804      	ldr	r0, [sp, #16]
 8007128:	9905      	ldr	r1, [sp, #20]
 800712a:	f7fa facf 	bl	80016cc <__aeabi_ddiv>
 800712e:	9a02      	ldr	r2, [sp, #8]
 8007130:	9b03      	ldr	r3, [sp, #12]
 8007132:	0004      	movs	r4, r0
 8007134:	000d      	movs	r5, r1
 8007136:	0030      	movs	r0, r6
 8007138:	0039      	movs	r1, r7
 800713a:	f7fa ff0b 	bl	8001f54 <__aeabi_dmul>
 800713e:	9a02      	ldr	r2, [sp, #8]
 8007140:	9b03      	ldr	r3, [sp, #12]
 8007142:	f7f9 ff5f 	bl	8001004 <__aeabi_dadd>
 8007146:	0002      	movs	r2, r0
 8007148:	000b      	movs	r3, r1
 800714a:	0020      	movs	r0, r4
 800714c:	0029      	movs	r1, r5
 800714e:	f7fb f9c9 	bl	80024e4 <__aeabi_dsub>
 8007152:	0032      	movs	r2, r6
 8007154:	003b      	movs	r3, r7
 8007156:	f7fb f9c5 	bl	80024e4 <__aeabi_dsub>
 800715a:	0002      	movs	r2, r0
 800715c:	000b      	movs	r3, r1
 800715e:	2000      	movs	r0, #0
 8007160:	491f      	ldr	r1, [pc, #124]	@ (80071e0 <__ieee754_pow+0xa54>)
 8007162:	f7fb f9bf 	bl	80024e4 <__aeabi_dsub>
 8007166:	9b00      	ldr	r3, [sp, #0]
 8007168:	051b      	lsls	r3, r3, #20
 800716a:	185b      	adds	r3, r3, r1
 800716c:	151a      	asrs	r2, r3, #20
 800716e:	2a00      	cmp	r2, #0
 8007170:	dc06      	bgt.n	8007180 <__ieee754_pow+0x9f4>
 8007172:	9a00      	ldr	r2, [sp, #0]
 8007174:	f000 f83a 	bl	80071ec <scalbn>
 8007178:	9a08      	ldr	r2, [sp, #32]
 800717a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800717c:	f7ff fbee 	bl	800695c <__ieee754_pow+0x1d0>
 8007180:	0019      	movs	r1, r3
 8007182:	e7f9      	b.n	8007178 <__ieee754_pow+0x9ec>
 8007184:	2300      	movs	r3, #0
 8007186:	4c16      	ldr	r4, [pc, #88]	@ (80071e0 <__ieee754_pow+0xa54>)
 8007188:	f7ff fbcb 	bl	8006922 <__ieee754_pow+0x196>
 800718c:	2300      	movs	r3, #0
 800718e:	2400      	movs	r4, #0
 8007190:	f7ff fbc7 	bl	8006922 <__ieee754_pow+0x196>
 8007194:	4090cbff 	.word	0x4090cbff
 8007198:	3f6f3400 	.word	0x3f6f3400
 800719c:	4090cc00 	.word	0x4090cc00
 80071a0:	3fe00000 	.word	0x3fe00000
 80071a4:	3fe62e43 	.word	0x3fe62e43
 80071a8:	fefa39ef 	.word	0xfefa39ef
 80071ac:	3fe62e42 	.word	0x3fe62e42
 80071b0:	0ca86c39 	.word	0x0ca86c39
 80071b4:	be205c61 	.word	0xbe205c61
 80071b8:	72bea4d0 	.word	0x72bea4d0
 80071bc:	3e663769 	.word	0x3e663769
 80071c0:	c5d26bf1 	.word	0xc5d26bf1
 80071c4:	3ebbbd41 	.word	0x3ebbbd41
 80071c8:	af25de2c 	.word	0xaf25de2c
 80071cc:	3f11566a 	.word	0x3f11566a
 80071d0:	16bebd93 	.word	0x16bebd93
 80071d4:	3f66c16c 	.word	0x3f66c16c
 80071d8:	5555553e 	.word	0x5555553e
 80071dc:	3fc55555 	.word	0x3fc55555
 80071e0:	3ff00000 	.word	0x3ff00000

080071e4 <fabs>:
 80071e4:	0049      	lsls	r1, r1, #1
 80071e6:	084b      	lsrs	r3, r1, #1
 80071e8:	0019      	movs	r1, r3
 80071ea:	4770      	bx	lr

080071ec <scalbn>:
 80071ec:	004b      	lsls	r3, r1, #1
 80071ee:	b570      	push	{r4, r5, r6, lr}
 80071f0:	0d5b      	lsrs	r3, r3, #21
 80071f2:	0014      	movs	r4, r2
 80071f4:	000d      	movs	r5, r1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10f      	bne.n	800721a <scalbn+0x2e>
 80071fa:	004b      	lsls	r3, r1, #1
 80071fc:	085b      	lsrs	r3, r3, #1
 80071fe:	4303      	orrs	r3, r0
 8007200:	d012      	beq.n	8007228 <scalbn+0x3c>
 8007202:	4b23      	ldr	r3, [pc, #140]	@ (8007290 <scalbn+0xa4>)
 8007204:	2200      	movs	r2, #0
 8007206:	f7fa fea5 	bl	8001f54 <__aeabi_dmul>
 800720a:	4b22      	ldr	r3, [pc, #136]	@ (8007294 <scalbn+0xa8>)
 800720c:	429c      	cmp	r4, r3
 800720e:	da0c      	bge.n	800722a <scalbn+0x3e>
 8007210:	4a21      	ldr	r2, [pc, #132]	@ (8007298 <scalbn+0xac>)
 8007212:	4b22      	ldr	r3, [pc, #136]	@ (800729c <scalbn+0xb0>)
 8007214:	f7fa fe9e 	bl	8001f54 <__aeabi_dmul>
 8007218:	e006      	b.n	8007228 <scalbn+0x3c>
 800721a:	4a21      	ldr	r2, [pc, #132]	@ (80072a0 <scalbn+0xb4>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d108      	bne.n	8007232 <scalbn+0x46>
 8007220:	0002      	movs	r2, r0
 8007222:	000b      	movs	r3, r1
 8007224:	f7f9 feee 	bl	8001004 <__aeabi_dadd>
 8007228:	bd70      	pop	{r4, r5, r6, pc}
 800722a:	000d      	movs	r5, r1
 800722c:	004b      	lsls	r3, r1, #1
 800722e:	0d5b      	lsrs	r3, r3, #21
 8007230:	3b36      	subs	r3, #54	@ 0x36
 8007232:	4a1c      	ldr	r2, [pc, #112]	@ (80072a4 <scalbn+0xb8>)
 8007234:	4294      	cmp	r4, r2
 8007236:	dd0a      	ble.n	800724e <scalbn+0x62>
 8007238:	4c1b      	ldr	r4, [pc, #108]	@ (80072a8 <scalbn+0xbc>)
 800723a:	4d1c      	ldr	r5, [pc, #112]	@ (80072ac <scalbn+0xc0>)
 800723c:	2900      	cmp	r1, #0
 800723e:	da01      	bge.n	8007244 <scalbn+0x58>
 8007240:	4c19      	ldr	r4, [pc, #100]	@ (80072a8 <scalbn+0xbc>)
 8007242:	4d1b      	ldr	r5, [pc, #108]	@ (80072b0 <scalbn+0xc4>)
 8007244:	4a18      	ldr	r2, [pc, #96]	@ (80072a8 <scalbn+0xbc>)
 8007246:	4b19      	ldr	r3, [pc, #100]	@ (80072ac <scalbn+0xc0>)
 8007248:	0020      	movs	r0, r4
 800724a:	0029      	movs	r1, r5
 800724c:	e7e2      	b.n	8007214 <scalbn+0x28>
 800724e:	18e2      	adds	r2, r4, r3
 8007250:	4b18      	ldr	r3, [pc, #96]	@ (80072b4 <scalbn+0xc8>)
 8007252:	429a      	cmp	r2, r3
 8007254:	dcf0      	bgt.n	8007238 <scalbn+0x4c>
 8007256:	2a00      	cmp	r2, #0
 8007258:	dd05      	ble.n	8007266 <scalbn+0x7a>
 800725a:	4b17      	ldr	r3, [pc, #92]	@ (80072b8 <scalbn+0xcc>)
 800725c:	0512      	lsls	r2, r2, #20
 800725e:	402b      	ands	r3, r5
 8007260:	431a      	orrs	r2, r3
 8007262:	0011      	movs	r1, r2
 8007264:	e7e0      	b.n	8007228 <scalbn+0x3c>
 8007266:	0013      	movs	r3, r2
 8007268:	3335      	adds	r3, #53	@ 0x35
 800726a:	da08      	bge.n	800727e <scalbn+0x92>
 800726c:	4c0a      	ldr	r4, [pc, #40]	@ (8007298 <scalbn+0xac>)
 800726e:	4d0b      	ldr	r5, [pc, #44]	@ (800729c <scalbn+0xb0>)
 8007270:	2900      	cmp	r1, #0
 8007272:	da01      	bge.n	8007278 <scalbn+0x8c>
 8007274:	4c08      	ldr	r4, [pc, #32]	@ (8007298 <scalbn+0xac>)
 8007276:	4d11      	ldr	r5, [pc, #68]	@ (80072bc <scalbn+0xd0>)
 8007278:	4a07      	ldr	r2, [pc, #28]	@ (8007298 <scalbn+0xac>)
 800727a:	4b08      	ldr	r3, [pc, #32]	@ (800729c <scalbn+0xb0>)
 800727c:	e7e4      	b.n	8007248 <scalbn+0x5c>
 800727e:	4b0e      	ldr	r3, [pc, #56]	@ (80072b8 <scalbn+0xcc>)
 8007280:	3236      	adds	r2, #54	@ 0x36
 8007282:	401d      	ands	r5, r3
 8007284:	0512      	lsls	r2, r2, #20
 8007286:	432a      	orrs	r2, r5
 8007288:	0011      	movs	r1, r2
 800728a:	4b0d      	ldr	r3, [pc, #52]	@ (80072c0 <scalbn+0xd4>)
 800728c:	2200      	movs	r2, #0
 800728e:	e7c1      	b.n	8007214 <scalbn+0x28>
 8007290:	43500000 	.word	0x43500000
 8007294:	ffff3cb0 	.word	0xffff3cb0
 8007298:	c2f8f359 	.word	0xc2f8f359
 800729c:	01a56e1f 	.word	0x01a56e1f
 80072a0:	000007ff 	.word	0x000007ff
 80072a4:	0000c350 	.word	0x0000c350
 80072a8:	8800759c 	.word	0x8800759c
 80072ac:	7e37e43c 	.word	0x7e37e43c
 80072b0:	fe37e43c 	.word	0xfe37e43c
 80072b4:	000007fe 	.word	0x000007fe
 80072b8:	800fffff 	.word	0x800fffff
 80072bc:	81a56e1f 	.word	0x81a56e1f
 80072c0:	3c900000 	.word	0x3c900000

080072c4 <with_errno>:
 80072c4:	b570      	push	{r4, r5, r6, lr}
 80072c6:	000d      	movs	r5, r1
 80072c8:	0016      	movs	r6, r2
 80072ca:	0004      	movs	r4, r0
 80072cc:	f7ff f9b4 	bl	8006638 <__errno>
 80072d0:	0029      	movs	r1, r5
 80072d2:	6006      	str	r6, [r0, #0]
 80072d4:	0020      	movs	r0, r4
 80072d6:	bd70      	pop	{r4, r5, r6, pc}

080072d8 <xflow>:
 80072d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072da:	0014      	movs	r4, r2
 80072dc:	001d      	movs	r5, r3
 80072de:	2800      	cmp	r0, #0
 80072e0:	d002      	beq.n	80072e8 <xflow+0x10>
 80072e2:	2180      	movs	r1, #128	@ 0x80
 80072e4:	0609      	lsls	r1, r1, #24
 80072e6:	185b      	adds	r3, r3, r1
 80072e8:	9200      	str	r2, [sp, #0]
 80072ea:	9301      	str	r3, [sp, #4]
 80072ec:	9a00      	ldr	r2, [sp, #0]
 80072ee:	9b01      	ldr	r3, [sp, #4]
 80072f0:	0020      	movs	r0, r4
 80072f2:	0029      	movs	r1, r5
 80072f4:	f7fa fe2e 	bl	8001f54 <__aeabi_dmul>
 80072f8:	2222      	movs	r2, #34	@ 0x22
 80072fa:	f7ff ffe3 	bl	80072c4 <with_errno>
 80072fe:	b003      	add	sp, #12
 8007300:	bd30      	pop	{r4, r5, pc}

08007302 <__math_uflow>:
 8007302:	2380      	movs	r3, #128	@ 0x80
 8007304:	b510      	push	{r4, lr}
 8007306:	2200      	movs	r2, #0
 8007308:	055b      	lsls	r3, r3, #21
 800730a:	f7ff ffe5 	bl	80072d8 <xflow>
 800730e:	bd10      	pop	{r4, pc}

08007310 <__math_oflow>:
 8007310:	23e0      	movs	r3, #224	@ 0xe0
 8007312:	b510      	push	{r4, lr}
 8007314:	2200      	movs	r2, #0
 8007316:	05db      	lsls	r3, r3, #23
 8007318:	f7ff ffde 	bl	80072d8 <xflow>
 800731c:	bd10      	pop	{r4, pc}
	...

08007320 <__ieee754_sqrt>:
 8007320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007322:	000a      	movs	r2, r1
 8007324:	000d      	movs	r5, r1
 8007326:	496d      	ldr	r1, [pc, #436]	@ (80074dc <__ieee754_sqrt+0x1bc>)
 8007328:	0004      	movs	r4, r0
 800732a:	0003      	movs	r3, r0
 800732c:	0008      	movs	r0, r1
 800732e:	b087      	sub	sp, #28
 8007330:	4028      	ands	r0, r5
 8007332:	4288      	cmp	r0, r1
 8007334:	d111      	bne.n	800735a <__ieee754_sqrt+0x3a>
 8007336:	0022      	movs	r2, r4
 8007338:	002b      	movs	r3, r5
 800733a:	0020      	movs	r0, r4
 800733c:	0029      	movs	r1, r5
 800733e:	f7fa fe09 	bl	8001f54 <__aeabi_dmul>
 8007342:	0002      	movs	r2, r0
 8007344:	000b      	movs	r3, r1
 8007346:	0020      	movs	r0, r4
 8007348:	0029      	movs	r1, r5
 800734a:	f7f9 fe5b 	bl	8001004 <__aeabi_dadd>
 800734e:	0004      	movs	r4, r0
 8007350:	000d      	movs	r5, r1
 8007352:	0020      	movs	r0, r4
 8007354:	0029      	movs	r1, r5
 8007356:	b007      	add	sp, #28
 8007358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800735a:	2d00      	cmp	r5, #0
 800735c:	dc11      	bgt.n	8007382 <__ieee754_sqrt+0x62>
 800735e:	0069      	lsls	r1, r5, #1
 8007360:	0849      	lsrs	r1, r1, #1
 8007362:	4321      	orrs	r1, r4
 8007364:	d0f5      	beq.n	8007352 <__ieee754_sqrt+0x32>
 8007366:	2000      	movs	r0, #0
 8007368:	4285      	cmp	r5, r0
 800736a:	d010      	beq.n	800738e <__ieee754_sqrt+0x6e>
 800736c:	0022      	movs	r2, r4
 800736e:	002b      	movs	r3, r5
 8007370:	0020      	movs	r0, r4
 8007372:	0029      	movs	r1, r5
 8007374:	f7fb f8b6 	bl	80024e4 <__aeabi_dsub>
 8007378:	0002      	movs	r2, r0
 800737a:	000b      	movs	r3, r1
 800737c:	f7fa f9a6 	bl	80016cc <__aeabi_ddiv>
 8007380:	e7e5      	b.n	800734e <__ieee754_sqrt+0x2e>
 8007382:	1528      	asrs	r0, r5, #20
 8007384:	d115      	bne.n	80073b2 <__ieee754_sqrt+0x92>
 8007386:	2480      	movs	r4, #128	@ 0x80
 8007388:	2100      	movs	r1, #0
 800738a:	0364      	lsls	r4, r4, #13
 800738c:	e007      	b.n	800739e <__ieee754_sqrt+0x7e>
 800738e:	0ada      	lsrs	r2, r3, #11
 8007390:	3815      	subs	r0, #21
 8007392:	055b      	lsls	r3, r3, #21
 8007394:	2a00      	cmp	r2, #0
 8007396:	d0fa      	beq.n	800738e <__ieee754_sqrt+0x6e>
 8007398:	e7f5      	b.n	8007386 <__ieee754_sqrt+0x66>
 800739a:	0052      	lsls	r2, r2, #1
 800739c:	3101      	adds	r1, #1
 800739e:	4222      	tst	r2, r4
 80073a0:	d0fb      	beq.n	800739a <__ieee754_sqrt+0x7a>
 80073a2:	1e4c      	subs	r4, r1, #1
 80073a4:	1b00      	subs	r0, r0, r4
 80073a6:	2420      	movs	r4, #32
 80073a8:	001d      	movs	r5, r3
 80073aa:	1a64      	subs	r4, r4, r1
 80073ac:	40e5      	lsrs	r5, r4
 80073ae:	408b      	lsls	r3, r1
 80073b0:	432a      	orrs	r2, r5
 80073b2:	494b      	ldr	r1, [pc, #300]	@ (80074e0 <__ieee754_sqrt+0x1c0>)
 80073b4:	0312      	lsls	r2, r2, #12
 80073b6:	1844      	adds	r4, r0, r1
 80073b8:	2180      	movs	r1, #128	@ 0x80
 80073ba:	0b12      	lsrs	r2, r2, #12
 80073bc:	0349      	lsls	r1, r1, #13
 80073be:	4311      	orrs	r1, r2
 80073c0:	07c0      	lsls	r0, r0, #31
 80073c2:	d403      	bmi.n	80073cc <__ieee754_sqrt+0xac>
 80073c4:	0fda      	lsrs	r2, r3, #31
 80073c6:	0049      	lsls	r1, r1, #1
 80073c8:	1851      	adds	r1, r2, r1
 80073ca:	005b      	lsls	r3, r3, #1
 80073cc:	2500      	movs	r5, #0
 80073ce:	1062      	asrs	r2, r4, #1
 80073d0:	0049      	lsls	r1, r1, #1
 80073d2:	2480      	movs	r4, #128	@ 0x80
 80073d4:	9205      	str	r2, [sp, #20]
 80073d6:	0fda      	lsrs	r2, r3, #31
 80073d8:	1852      	adds	r2, r2, r1
 80073da:	2016      	movs	r0, #22
 80073dc:	0029      	movs	r1, r5
 80073de:	005b      	lsls	r3, r3, #1
 80073e0:	03a4      	lsls	r4, r4, #14
 80073e2:	190e      	adds	r6, r1, r4
 80073e4:	4296      	cmp	r6, r2
 80073e6:	dc02      	bgt.n	80073ee <__ieee754_sqrt+0xce>
 80073e8:	1931      	adds	r1, r6, r4
 80073ea:	1b92      	subs	r2, r2, r6
 80073ec:	192d      	adds	r5, r5, r4
 80073ee:	0fde      	lsrs	r6, r3, #31
 80073f0:	0052      	lsls	r2, r2, #1
 80073f2:	3801      	subs	r0, #1
 80073f4:	1992      	adds	r2, r2, r6
 80073f6:	005b      	lsls	r3, r3, #1
 80073f8:	0864      	lsrs	r4, r4, #1
 80073fa:	2800      	cmp	r0, #0
 80073fc:	d1f1      	bne.n	80073e2 <__ieee754_sqrt+0xc2>
 80073fe:	2620      	movs	r6, #32
 8007400:	2780      	movs	r7, #128	@ 0x80
 8007402:	0004      	movs	r4, r0
 8007404:	9604      	str	r6, [sp, #16]
 8007406:	063f      	lsls	r7, r7, #24
 8007408:	19c6      	adds	r6, r0, r7
 800740a:	46b4      	mov	ip, r6
 800740c:	4291      	cmp	r1, r2
 800740e:	db02      	blt.n	8007416 <__ieee754_sqrt+0xf6>
 8007410:	d114      	bne.n	800743c <__ieee754_sqrt+0x11c>
 8007412:	429e      	cmp	r6, r3
 8007414:	d812      	bhi.n	800743c <__ieee754_sqrt+0x11c>
 8007416:	4660      	mov	r0, ip
 8007418:	4666      	mov	r6, ip
 800741a:	19c0      	adds	r0, r0, r7
 800741c:	9100      	str	r1, [sp, #0]
 800741e:	2e00      	cmp	r6, #0
 8007420:	da03      	bge.n	800742a <__ieee754_sqrt+0x10a>
 8007422:	43c6      	mvns	r6, r0
 8007424:	0ff6      	lsrs	r6, r6, #31
 8007426:	198e      	adds	r6, r1, r6
 8007428:	9600      	str	r6, [sp, #0]
 800742a:	1a52      	subs	r2, r2, r1
 800742c:	4563      	cmp	r3, ip
 800742e:	4189      	sbcs	r1, r1
 8007430:	4249      	negs	r1, r1
 8007432:	1a52      	subs	r2, r2, r1
 8007434:	4661      	mov	r1, ip
 8007436:	1a5b      	subs	r3, r3, r1
 8007438:	9900      	ldr	r1, [sp, #0]
 800743a:	19e4      	adds	r4, r4, r7
 800743c:	0fde      	lsrs	r6, r3, #31
 800743e:	0052      	lsls	r2, r2, #1
 8007440:	1992      	adds	r2, r2, r6
 8007442:	9e04      	ldr	r6, [sp, #16]
 8007444:	005b      	lsls	r3, r3, #1
 8007446:	3e01      	subs	r6, #1
 8007448:	087f      	lsrs	r7, r7, #1
 800744a:	9604      	str	r6, [sp, #16]
 800744c:	2e00      	cmp	r6, #0
 800744e:	d1db      	bne.n	8007408 <__ieee754_sqrt+0xe8>
 8007450:	431a      	orrs	r2, r3
 8007452:	d01f      	beq.n	8007494 <__ieee754_sqrt+0x174>
 8007454:	4e23      	ldr	r6, [pc, #140]	@ (80074e4 <__ieee754_sqrt+0x1c4>)
 8007456:	4f24      	ldr	r7, [pc, #144]	@ (80074e8 <__ieee754_sqrt+0x1c8>)
 8007458:	6830      	ldr	r0, [r6, #0]
 800745a:	6871      	ldr	r1, [r6, #4]
 800745c:	683a      	ldr	r2, [r7, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	9200      	str	r2, [sp, #0]
 8007462:	9301      	str	r3, [sp, #4]
 8007464:	6832      	ldr	r2, [r6, #0]
 8007466:	6873      	ldr	r3, [r6, #4]
 8007468:	9202      	str	r2, [sp, #8]
 800746a:	9303      	str	r3, [sp, #12]
 800746c:	9a00      	ldr	r2, [sp, #0]
 800746e:	9b01      	ldr	r3, [sp, #4]
 8007470:	f7fb f838 	bl	80024e4 <__aeabi_dsub>
 8007474:	0002      	movs	r2, r0
 8007476:	000b      	movs	r3, r1
 8007478:	9802      	ldr	r0, [sp, #8]
 800747a:	9903      	ldr	r1, [sp, #12]
 800747c:	f7f8 ffde 	bl	800043c <__aeabi_dcmple>
 8007480:	2800      	cmp	r0, #0
 8007482:	d007      	beq.n	8007494 <__ieee754_sqrt+0x174>
 8007484:	6830      	ldr	r0, [r6, #0]
 8007486:	6871      	ldr	r1, [r6, #4]
 8007488:	683a      	ldr	r2, [r7, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	1c67      	adds	r7, r4, #1
 800748e:	d10f      	bne.n	80074b0 <__ieee754_sqrt+0x190>
 8007490:	9c04      	ldr	r4, [sp, #16]
 8007492:	3501      	adds	r5, #1
 8007494:	4b15      	ldr	r3, [pc, #84]	@ (80074ec <__ieee754_sqrt+0x1cc>)
 8007496:	106a      	asrs	r2, r5, #1
 8007498:	18d2      	adds	r2, r2, r3
 800749a:	0863      	lsrs	r3, r4, #1
 800749c:	07ed      	lsls	r5, r5, #31
 800749e:	d502      	bpl.n	80074a6 <__ieee754_sqrt+0x186>
 80074a0:	2180      	movs	r1, #128	@ 0x80
 80074a2:	0609      	lsls	r1, r1, #24
 80074a4:	430b      	orrs	r3, r1
 80074a6:	9905      	ldr	r1, [sp, #20]
 80074a8:	001c      	movs	r4, r3
 80074aa:	0509      	lsls	r1, r1, #20
 80074ac:	188d      	adds	r5, r1, r2
 80074ae:	e750      	b.n	8007352 <__ieee754_sqrt+0x32>
 80074b0:	f7f9 fda8 	bl	8001004 <__aeabi_dadd>
 80074b4:	6877      	ldr	r7, [r6, #4]
 80074b6:	6836      	ldr	r6, [r6, #0]
 80074b8:	0002      	movs	r2, r0
 80074ba:	000b      	movs	r3, r1
 80074bc:	0030      	movs	r0, r6
 80074be:	0039      	movs	r1, r7
 80074c0:	f7f8 ffb2 	bl	8000428 <__aeabi_dcmplt>
 80074c4:	2800      	cmp	r0, #0
 80074c6:	d004      	beq.n	80074d2 <__ieee754_sqrt+0x1b2>
 80074c8:	3402      	adds	r4, #2
 80074ca:	4263      	negs	r3, r4
 80074cc:	4163      	adcs	r3, r4
 80074ce:	18ed      	adds	r5, r5, r3
 80074d0:	e7e0      	b.n	8007494 <__ieee754_sqrt+0x174>
 80074d2:	2301      	movs	r3, #1
 80074d4:	3401      	adds	r4, #1
 80074d6:	439c      	bics	r4, r3
 80074d8:	e7dc      	b.n	8007494 <__ieee754_sqrt+0x174>
 80074da:	46c0      	nop			@ (mov r8, r8)
 80074dc:	7ff00000 	.word	0x7ff00000
 80074e0:	fffffc01 	.word	0xfffffc01
 80074e4:	20000078 	.word	0x20000078
 80074e8:	20000070 	.word	0x20000070
 80074ec:	3fe00000 	.word	0x3fe00000

080074f0 <_init>:
 80074f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074f2:	46c0      	nop			@ (mov r8, r8)
 80074f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074f6:	bc08      	pop	{r3}
 80074f8:	469e      	mov	lr, r3
 80074fa:	4770      	bx	lr

080074fc <_fini>:
 80074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fe:	46c0      	nop			@ (mov r8, r8)
 8007500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007502:	bc08      	pop	{r3}
 8007504:	469e      	mov	lr, r3
 8007506:	4770      	bx	lr
