#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun  7 10:13:22 2022
# Process ID: 15444
# Current directory: C:/Users/User/Desktop/Anstek Training/LAB2/Basys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4472 C:\Users\User\Desktop\Anstek Training\LAB2\Basys\Basys.xpr
# Log file: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/vivado.log
# Journal file: C:/Users/User/Desktop/Anstek Training/LAB2/Basys\vivado.jou
# Running On: DESKTOP-3V7T5K9, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 2, Host memory: 16550 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 1550.656 ; gain = 0.000
update_compile_order -fileset sources_1
open_run synth_19 -name synth_19
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1697.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1812.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.312 ; gain = 368.656
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_19' is stale and will not be used when launching 'impl_1'
[Tue Jun  7 11:14:56 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 11:14:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31562A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4054.113 ; gain = 1638.000
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 11:25:42 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 11:25:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 11:37:26 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 11:37:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 11:44:25 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 11:44:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 13:04:30 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 13:04:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 13:09:14 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 13:09:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 13:18:38 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 13:18:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 13:25:42 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 13:25:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 13:34:44 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 13:34:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_19
INFO: [Project 1-1160] Copying file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/seg_led.dcp to C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19 and adding it to utils fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}}
file delete -force {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/utils_1/imports/synth_19/seg_led.dcp}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  7 13:43:28 2022] Launched synth_19...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/synth_19/runme.log
[Tue Jun  7 13:43:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 13:51:33 2022...
