
---------- Begin Simulation Statistics ----------
simSeconds                                   0.172418                       # Number of seconds simulated (Second)
simTicks                                 172418155000                       # Number of ticks simulated (Tick)
finalTick                                172418155000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    241.79                       # Real time elapsed on the host (Second)
hostTickRate                                713099706                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     726288                       # Number of bytes of host memory used (Byte)
simInsts                                     75731904                       # Number of instructions simulated (Count)
simOps                                      129740275                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   313218                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     536589                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        172418156                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.276691                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.439234                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       175202052                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  3652597                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      149671791                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 418738                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             49114368                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         133878498                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             2055001                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           172393464                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.868199                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.410932                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 111255659     64.54%     64.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  15964226      9.26%     73.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  18942894     10.99%     84.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  16221568      9.41%     94.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   6434609      3.73%     97.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1661111      0.96%     98.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    688076      0.40%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    817942      0.47%     99.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    407379      0.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             172393464                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   11821      2.17%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.00%      2.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      2.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 531773     97.75%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   411      0.08%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               11      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          853      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     106750962     71.32%     71.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       574454      0.38%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         28867      0.02%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          328      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1608      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1814      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3230      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     71.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     27558865     18.41%     90.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     14749686      9.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          932      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          192      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      149671791                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.868074                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              544030                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003635                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                472681285                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               228596791                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       149127537                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     18529                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     9370                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             9218                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   150205701                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         9267                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    279112                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             623                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           24692                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       35668510                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      20757266                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     31793877                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     16577577                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                14866401                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          14318138                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             13946                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             13451630                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1991                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                13451080                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999959                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   63595                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1339                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1106                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              233                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          246                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      9270998                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       522570                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      8950773                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         1834                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          325                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       827571                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        12102                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          506                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           40                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          417                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         2269                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          443                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        33314                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       502292                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        40500                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4      2691157                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        58852                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       173210                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7      2312214                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8      1163630                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9       428867                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10       594873                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11       408122                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12       558184                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       393135                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       168809                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2      1155480                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3      1565767                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4      2387097                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       112703                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       286932                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7      1277150                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8       335906                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9       448608                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10       289367                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11       544261                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        49112255                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         1597596                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             13506                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    165915878                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.781964                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.590158                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       118919370     71.67%     71.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        14515033      8.75%     80.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        11356858      6.84%     87.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        10530483      6.35%     93.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          139841      0.08%     93.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         6930776      4.18%     97.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1239062      0.75%     98.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            3179      0.00%     98.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2281276      1.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    165915878                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                     1597596                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 62190                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          629      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     90033764     69.40%     69.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       572619      0.44%     69.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        28623      0.02%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          328      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         1602      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1814      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3230      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     25117869     19.36%     89.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     13978715     10.77%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    129740275                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2281276                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             75731904                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              129740275                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       75731904                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        129740275                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.276691                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.439234                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           39097666                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               9194                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         128130416                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         25118791                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        13978875                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          629      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     90033764     69.40%     69.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       572619      0.44%     69.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        28623      0.02%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          328      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1602      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1814      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3230      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     25117869     19.36%     89.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     13978715     10.77%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          922      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    129740275                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     10326925                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10263716                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        63209                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      9793568                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       533357                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        62190                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        62185                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       21247598                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21247598                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21247598                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21247598                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       610811                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          610811                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       610811                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         610811                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  59207373999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  59207373999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  59207373999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  59207373999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21858409                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21858409                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21858409                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21858409                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.027944                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.027944                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.027944                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.027944                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 96932.396435                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 96932.396435                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 96932.396435                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 96932.396435                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          354                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            1                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      39.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            1                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         7454                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              7454                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        26465                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         26465                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        26465                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        26465                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       584346                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       584346                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       584346                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       584346                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  57654447000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  57654447000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  57654447000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  57654447000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026733                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026733                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98664.912569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98664.912569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98664.912569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98664.912569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 275947                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data  16598825000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total  16598825000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data       572572                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total       572572                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data  29774319000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total  29774319000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 52001.004241                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 52001.004241                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      7843522                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7843522                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       608544                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        608544                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  58986706000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  58986706000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      8452066                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8452066                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.071999                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.071999                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 96930.880922                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 96930.880922                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        26463                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        26463                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       582081                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       582081                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  57438483000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  57438483000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.068868                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.068868                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 98677.818036                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 98677.818036                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     13404076                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       13404076                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2267                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2267                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    220667999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    220667999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13406343                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13406343                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000169                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000169                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 97339.214380                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 97339.214380                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2265                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2265                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    215964000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    215964000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000169                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000169                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 95348.344371                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 95348.344371                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           966.155783                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             22139319                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             584346                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              37.887346                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   966.155783                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.943512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.943512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          876                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           45446308                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          45446308                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  9025366                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             137289841                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12678387                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12809427                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 590443                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             12177514                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   500                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              184247058                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1813                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           149392679                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         11156340                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        27491227                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       14568115                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.866456                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       57681388                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      51763107                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          16962                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          8102                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     156499091                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    111565359                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          42059342                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     68858007                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           13515781                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     159470434                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1181794                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           110                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  12278741                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5563                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          172393464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.177265                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.540852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                134892994     78.25%     78.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   334707      0.19%     78.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  7721320      4.48%     82.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  6350310      3.68%     86.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1775878      1.03%     87.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1420177      0.82%     88.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2544195      1.48%     89.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   176135      0.10%     90.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 17177748      9.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            172393464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             114780015                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.665707                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           14866401                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.086223                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     12331963                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       12276524                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12276524                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12276524                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12276524                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2217                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2217                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2217                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2217                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    110600000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    110600000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    110600000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    110600000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12278741                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12278741                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12278741                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12278741                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000181                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000181                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000181                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000181                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 49887.235002                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 49887.235002                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 49887.235002                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 49887.235002                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          305                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      76.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          186                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           186                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          186                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          186                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2031                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2031                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2031                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2031                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     92901000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     92901000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     92901000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     92901000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 45741.506647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 45741.506647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 45741.506647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 45741.506647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1777                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12276524                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12276524                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2217                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2217                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    110600000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    110600000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12278741                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12278741                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 49887.235002                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 49887.235002                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          186                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          186                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2031                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2031                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     92901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     92901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 45741.506647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 45741.506647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           250.879697                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             12278554                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2030                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6048.548768                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   250.879697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.979999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          253                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          199                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           24559512                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          24559512                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    590443                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   38037042                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1089880                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              178854649                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1220                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 35668510                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                20757266                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    25                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    562748                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      646                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         637155                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11902                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1906                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                13808                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                149387465                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               149136755                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 113511316                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 138352073                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.864971                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.820453                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    19039086                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                10549719                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  377                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              637155                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                6778391                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      8                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           25118791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.642817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            15.897338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               24518877     97.61%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                13942      0.06%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                13483      0.05%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   86      0.00%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   98      0.00%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    7      0.00%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                44075      0.18%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.00%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               344502      1.37%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 12      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             170167      0.68%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 76      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 85      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 40      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 55      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 58      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                125      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 72      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 49      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 65      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                192      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 73      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                172      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                410      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                312      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                441      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                265      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                137      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1190      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             9717      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             25118791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                27491207                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                14568156                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        66                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        52                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                12278764                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        69                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 590443                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 12231017                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                43232093                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       74905469                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  21623853                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              19810589                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              179943335                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    97                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               16637033                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  87515                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 370377                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           316922665                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   586180086                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                202901351                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     17054                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             225662131                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 91260514                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 1028772                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  49543749                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        342486443                       # The number of ROB reads (Count)
system.cpu.rob.writes                       364182973                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 75731904                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  129740275                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    51                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               584111                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           7457                       # Transaction distribution (Count)
system.l2bus.transDist::WriteClean                256                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             270275                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2265                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2265                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          584112                       # Transaction distribution (Count)
system.l2bus.transDist::CleanInvalidReq        572572                       # Transaction distribution (Count)
system.l2bus.transDist::CleanInvalidResp       572572                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5838                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      2589898                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  2595736                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       129920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     37882560                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  38012480                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               149                       # Total snoops (Count)
system.l2bus.snoopTraffic                        9216                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1159098                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000126                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.011222                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1158952     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       146      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1159098                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1451926000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             6090000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          2325610000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1436673                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       585099                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               145                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst              1465                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              9485                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                10950                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst             1465                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             9485                       # number of overall hits (Count)
system.l2cache.overallHits::total               10950                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             566                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          574861                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             575427                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            566                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         574861                       # number of overall misses (Count)
system.l2cache.overallMisses::total            575427                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     56031000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  55702129000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   55758160000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     56031000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  55702129000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  55758160000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2031                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        584346                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           586377                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2031                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       584346                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          586377                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.278680                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.983768                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.981326                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.278680                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.983768                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.981326                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 98994.699647                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 96896.691548                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 96898.755185                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 98994.699647                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 96896.691548                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 96898.755185                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks               3                       # number of writebacks (Count)
system.l2cache.writebacks::total                    3                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          566                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       574861                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         575427                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          566                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       574861                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        575427                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     44731000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  44204909000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  44249640000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     44731000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  44204909000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  44249640000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.278680                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.983768                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.981326                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.278680                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.983768                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.981326                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79030.035336                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 76896.691548                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 76898.789942                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79030.035336                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 76896.691548                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 76898.789942                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         8                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanInvalidReq.missLatency::cpu.data  28056603000                       # number of CleanInvalidReq miss ticks (Tick)
system.l2cache.CleanInvalidReq.missLatency::total  28056603000                       # number of CleanInvalidReq miss ticks (Tick)
system.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l2cache.CleanInvalidReq.mshrMisses::cpu.data       572572                       # number of CleanInvalidReq MSHR misses (Count)
system.l2cache.CleanInvalidReq.mshrMisses::total       572572                       # number of CleanInvalidReq MSHR misses (Count)
system.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data  16605163000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l2cache.CleanInvalidReq.mshrMissLatency::total  16605163000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 29001.004241                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l2cache.CleanInvalidReq.avgMshrMissLatency::total 29001.004241                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data            86                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               86                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         2179                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           2179                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    207362000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    207362000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         2265                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2265                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.962031                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.962031                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 95163.836622                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 95163.836622                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         2179                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         2179                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    163782000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    163782000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.962031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.962031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 75163.836622                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 75163.836622                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst         1465                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         9399                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        10864                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          566                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       572682                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       573248                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     56031000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  55494767000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  55550798000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         2031                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       582081                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       584112                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.278680                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.983853                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.981401                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 98994.699647                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 96903.284895                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 96905.349866                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          566                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       572682                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       573248                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     44731000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  44041127000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  44085858000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.278680                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.983853                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.981401                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79030.035336                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76903.284895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76905.384755                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WriteClean.hits::writebacks          115                       # number of WriteClean hits (Count)
system.l2cache.WriteClean.hits::total             115                       # number of WriteClean hits (Count)
system.l2cache.WriteClean.accesses::writebacks          115                       # number of WriteClean accesses(hits+misses) (Count)
system.l2cache.WriteClean.accesses::total          115                       # number of WriteClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         7454                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         7454                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         7454                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         7454                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2645.581571                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1436784                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                575426                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.496905                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   525.851007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2119.730564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.128382                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.517512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.645894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2846                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              61                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             246                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            2539                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.694824                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              12069722                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             12069722                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       259.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       566.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    530817.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000006368500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            13                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            13                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1107287                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 221                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       575427                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         259                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     575427                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       259                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   44044                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       21.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 575427                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   259                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   530967                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      340                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       58                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      210.230769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     757.997818                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             12     92.31%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2688-2815            1      7.69%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                13    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             13                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  2818816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 36827328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 16576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               213593098.70819581                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               96138.36779543                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   172418090000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      299500.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        36224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     33972288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        14976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 210093.884834807570                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 197034285.629607856274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 86858.602564213739                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          566                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       574861                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          259                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15755500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  15150409750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks    544333750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27836.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26354.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2101674.71                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        36224                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     36791104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        36827328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        36224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        36224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        16576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        16576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           566                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        574861                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           575427                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          259                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             259                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          210094                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       213383005                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          213593099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       210094                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         210094                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks        96138                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total             96138                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks        96138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         210094                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      213383005                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         213689237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                531383                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  234                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         32247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         32199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         32207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         32176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         32160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         32175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         66299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         14199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         32205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         32217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        32264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        32240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        32185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        32213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        32187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        32210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               5202734000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2656915000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         15166165250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9790.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28540.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               347199                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 216                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             65.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       184195                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   184.707554                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   159.329477                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   118.803920                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        26786     14.54%     14.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       101914     55.33%     69.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        50227     27.27%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          744      0.40%     97.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          758      0.41%     97.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          660      0.36%     98.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2988      1.62%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            9      0.00%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          109      0.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       184195                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               34008512                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten               14976                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               197.244380                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.086859                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                65.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        641143440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        340760640                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1953946680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         553320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 13609973520.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  55337339070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  19608707040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    91492423710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    530.642633                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  50529885000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   5757180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 116131090000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        674058840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        358259385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1840127940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         668160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 13609973520.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  43231900230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  29802760800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    89517748875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    519.189808                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  77117724000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   5757180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  89543251000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              573247                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             3                       # Transaction distribution (Count)
system.membus.transDist::WriteClean               256                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2179                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2179                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         573248                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq       572572                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      1723687                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      1723687                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1723687                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     36843840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total     36843840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 36843840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1147999                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1147999    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1147999                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 172418155000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1149297000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         3054317250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1148005                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       572578                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
