Analysis & Synthesis report for proj
Mon Dec 04 10:32:30 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |proj|control:u0|current_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated
 18. Source assignments for control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated
 19. Source assignments for control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated
 20. Source assignments for control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated
 21. Source assignments for control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated
 22. Source assignments for control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated
 23. Source assignments for control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated
 24. Source assignments for control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated
 25. Source assignments for control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated
 26. Source assignments for control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated
 27. Source assignments for control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated
 28. Source assignments for control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated
 29. Source assignments for control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated
 30. Source assignments for control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated
 31. Source assignments for control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated
 32. Source assignments for control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated
 33. Source assignments for control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated
 34. Source assignments for control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated
 35. Source assignments for control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA
 37. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 39. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 41. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 42. Parameter Settings for User Entity Instance: control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component
 60. Parameter Settings for Inferred Entity Instance: control:u0|draw_chessboard:comb_29|lpm_divide:Div0
 61. Parameter Settings for Inferred Entity Instance: control:u0|draw_chessboard:comb_29|lpm_divide:Mod0
 62. Parameter Settings for Inferred Entity Instance: control:u0|draw_frame:d0|lpm_divide:Div0
 63. Parameter Settings for Inferred Entity Instance: control:u0|draw_frame:d0|lpm_divide:Mod0
 64. Parameter Settings for Inferred Entity Instance: control:u0|draw_image:u1|lpm_divide:Div0
 65. Parameter Settings for Inferred Entity Instance: control:u0|draw_image:u1|lpm_divide:Mod0
 66. altsyncram Parameter Settings by Entity Instance
 67. altpll Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|peach:seven"
 69. Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|kiwi:six"
 70. Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|coconut:five"
 71. Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|pear:four"
 72. Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|avocado:one"
 73. Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3"
 74. Port Connectivity Checks: "control:u0|colour:lfsr|grid:m2"
 75. Port Connectivity Checks: "control:u0|colour:lfsr|Image:mo"
 76. Port Connectivity Checks: "control:u0|colour:lfsr"
 77. Port Connectivity Checks: "control:u0|equal:t4|image_table:comb_4"
 78. Port Connectivity Checks: "control:u0|equal:t4|image_table:comb_3"
 79. Port Connectivity Checks: "control:u0|draw_image:u1|peach:seven"
 80. Port Connectivity Checks: "control:u0|draw_image:u1|coconut:five"
 81. Port Connectivity Checks: "control:u0|draw_image:u1|pear:four"
 82. Port Connectivity Checks: "control:u0|draw_image:u1|avocado:one"
 83. Port Connectivity Checks: "control:u0|draw_chessboard:comb_29|chessboard:c1"
 84. Port Connectivity Checks: "control:u0"
 85. Post-Synthesis Netlist Statistics for Top Partition
 86. Elapsed Time Per Partition
 87. Analysis & Synthesis Messages
 88. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 04 10:32:30 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; proj                                        ;
; Top-level Entity Name           ; proj                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 179                                         ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 508,928                                     ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; proj               ; proj               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; kuang.mif                          ; yes             ; User Memory Initialization File        ; D:/ece241/proj/kuang.mif                                                  ;         ;
; background.mif                     ; yes             ; User Memory Initialization File        ; D:/ece241/proj/background.mif                                             ;         ;
; vga_pll.v                          ; yes             ; User Wizard-Generated File             ; D:/ece241/proj/vga_pll.v                                                  ;         ;
; vga_controller.v                   ; yes             ; User Verilog HDL File                  ; D:/ece241/proj/vga_controller.v                                           ;         ;
; vga_address_translator.v           ; yes             ; User Verilog HDL File                  ; D:/ece241/proj/vga_address_translator.v                                   ;         ;
; vga_adapter.v                      ; yes             ; User Verilog HDL File                  ; D:/ece241/proj/vga_adapter.v                                              ;         ;
; kuang.v                            ; yes             ; User Wizard-Generated File             ; D:/ece241/proj/kuang.v                                                    ;         ;
; proj.v                             ; yes             ; User Verilog HDL File                  ; D:/ece241/proj/proj.v                                                     ;         ;
; chessboard.v                       ; yes             ; User Wizard-Generated File             ; D:/ece241/proj/chessboard.v                                               ;         ;
; apple.v                            ; yes             ; User Wizard-Generated File             ; D:/ece241/proj/apple.v                                                    ;         ;
; lemon.v                            ; yes             ; User Wizard-Generated File             ; D:/ece241/proj/lemon.v                                                    ;         ;
; watermelon.v                       ; yes             ; User Wizard-Generated File             ; D:/ece241/proj/watermelon.v                                               ;         ;
; kiwi.v                             ; yes             ; User Wizard-Generated File             ; D:/ece241/proj/kiwi.v                                                     ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_fom1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_fom1.tdf                                     ;         ;
; db/decode_nma.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/decode_nma.tdf                                          ;         ;
; db/decode_g2a.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/decode_g2a.tdf                                          ;         ;
; db/mux_2hb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/mux_2hb.tdf                                             ;         ;
; altpll.tdf                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altpll_80u.tdf                                          ;         ;
; db/altsyncram_j3p1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_j3p1.tdf                                     ;         ;
; db/altsyncram_f4g1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_f4g1.tdf                                     ;         ;
; avocado.v                          ; yes             ; Auto-Found Wizard-Generated File       ; D:/ece241/proj/avocado.v                                                  ;         ;
; db/altsyncram_k0q1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_k0q1.tdf                                     ;         ;
; db/altsyncram_9bi1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_9bi1.tdf                                     ;         ;
; /project/linear/mif/apple.mif      ; yes             ; Auto-Found Memory Initialization File  ; /project/linear/mif/apple.mif                                             ;         ;
; db/altsyncram_hsi1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_hsi1.tdf                                     ;         ;
; /project/linear/mif/watermalon.mif ; yes             ; Auto-Found Memory Initialization File  ; /project/linear/mif/watermalon.mif                                        ;         ;
; pear.v                             ; yes             ; Auto-Found Wizard-Generated File       ; D:/ece241/proj/pear.v                                                     ;         ;
; db/altsyncram_nmp1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_nmp1.tdf                                     ;         ;
; /project/mif/pear.mif              ; yes             ; Auto-Found Memory Initialization File  ; /project/mif/pear.mif                                                     ;         ;
; coconut.v                          ; yes             ; Auto-Found Wizard-Generated File       ; D:/ece241/proj/coconut.v                                                  ;         ;
; db/altsyncram_i1q1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_i1q1.tdf                                     ;         ;
; /project/mif/coconut.mif           ; yes             ; Auto-Found Memory Initialization File  ; /project/mif/coconut.mif                                                  ;         ;
; db/altsyncram_b8i1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_b8i1.tdf                                     ;         ;
; /project/linear/mif/kiwi.mif       ; yes             ; Auto-Found Memory Initialization File  ; /project/linear/mif/kiwi.mif                                              ;         ;
; peach.v                            ; yes             ; Auto-Found Wizard-Generated File       ; D:/ece241/proj/peach.v                                                    ;         ;
; db/altsyncram_opp1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_opp1.tdf                                     ;         ;
; /project/mif/peach.mif             ; yes             ; Auto-Found Memory Initialization File  ; /project/mif/peach.mif                                                    ;         ;
; db/altsyncram_ibi1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/altsyncram_ibi1.tdf                                     ;         ;
; /project/linear/mif/lemon.mif      ; yes             ; Auto-Found Memory Initialization File  ; /project/linear/mif/lemon.mif                                             ;         ;
; colour.v                           ; yes             ; Auto-Found Verilog HDL File            ; D:/ece241/proj/colour.v                                                   ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_qbm.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/lpm_divide_qbm.tdf                                      ;         ;
; db/sign_div_unsign_0mh.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/sign_div_unsign_0mh.tdf                                 ;         ;
; db/alt_u_div_60f.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/alt_u_div_60f.tdf                                       ;         ;
; db/lpm_divide_t3m.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/lpm_divide_t3m.tdf                                      ;         ;
; db/lpm_divide_hbm.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/lpm_divide_hbm.tdf                                      ;         ;
; db/sign_div_unsign_nlh.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/sign_div_unsign_nlh.tdf                                 ;         ;
; db/alt_u_div_kve.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/alt_u_div_kve.tdf                                       ;         ;
; db/lpm_divide_k3m.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/ece241/proj/db/lpm_divide_k3m.tdf                                      ;         ;
+------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 603            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1115           ;
;     -- 7 input functions                    ; 19             ;
;     -- 6 input functions                    ; 69             ;
;     -- 5 input functions                    ; 62             ;
;     -- 4 input functions                    ; 181            ;
;     -- <=3 input functions                  ; 784            ;
;                                             ;                ;
; Dedicated logic registers                   ; 179            ;
;                                             ;                ;
; I/O pins                                    ; 68             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 508928         ;
;                                             ;                ;
; Total DSP Blocks                            ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 227            ;
; Total fan-out                               ; 5920           ;
; Average fan-out                             ; 3.89           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |proj                                                   ; 1115 (1)          ; 179 (0)      ; 508928            ; 6          ; 68   ; 0            ; |proj                                                                                                                                        ; proj                   ; work         ;
;    |control:u0|                                         ; 1026 (104)        ; 145 (19)     ; 278528            ; 6          ; 0    ; 0            ; |proj|control:u0                                                                                                                             ; control                ; work         ;
;       |colour:lfsr|                                     ; 45 (0)            ; 37 (0)       ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|colour:lfsr                                                                                                                 ; colour                 ; work         ;
;          |Image:mo|                                     ; 26 (26)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|colour:lfsr|Image:mo                                                                                                        ; Image                  ; work         ;
;          |assignImage:m3|                               ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|colour:lfsr|assignImage:m3                                                                                                  ; assignImage            ; work         ;
;          |grid:m2|                                      ; 4 (4)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|colour:lfsr|grid:m2                                                                                                         ; grid                   ; work         ;
;          |lfsr:m0|                                      ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|colour:lfsr|lfsr:m0                                                                                                         ; lfsr                   ; work         ;
;       |draw_black:comb_30|                              ; 43 (43)           ; 28 (28)      ; 0                 ; 2          ; 0    ; 0            ; |proj|control:u0|draw_black:comb_30                                                                                                          ; draw_black             ; work         ;
;       |draw_chessboard:comb_29|                         ; 422 (19)          ; 21 (17)      ; 230400            ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29                                                                                                     ; draw_chessboard        ; work         ;
;          |chessboard:c1|                                ; 11 (0)            ; 4 (0)        ; 230400            ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|chessboard:c1                                                                                       ; chessboard             ; work         ;
;             |altsyncram:altsyncram_component|           ; 11 (0)            ; 4 (0)        ; 230400            ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;                |altsyncram_j3p1:auto_generated|         ; 11 (0)            ; 4 (4)        ; 230400            ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated                        ; altsyncram_j3p1        ; work         ;
;                   |decode_g2a:rden_decode|              ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated|decode_g2a:rden_decode ; decode_g2a             ; work         ;
;                   |mux_2hb:mux2|                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated|mux_2hb:mux2           ; mux_2hb                ; work         ;
;          |lpm_divide:Div0|                              ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Div0                                                                                     ; lpm_divide             ; work         ;
;             |lpm_divide_qbm:auto_generated|             ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Div0|lpm_divide_qbm:auto_generated                                                       ; lpm_divide_qbm         ; work         ;
;                |sign_div_unsign_0mh:divider|            ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Div0|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider                           ; sign_div_unsign_0mh    ; work         ;
;                   |alt_u_div_60f:divider|               ; 196 (196)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Div0|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider     ; alt_u_div_60f          ; work         ;
;          |lpm_divide:Mod0|                              ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Mod0                                                                                     ; lpm_divide             ; work         ;
;             |lpm_divide_t3m:auto_generated|             ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Mod0|lpm_divide_t3m:auto_generated                                                       ; lpm_divide_t3m         ; work         ;
;                |sign_div_unsign_0mh:divider|            ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_0mh:divider                           ; sign_div_unsign_0mh    ; work         ;
;                   |alt_u_div_60f:divider|               ; 196 (196)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_chessboard:comb_29|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider     ; alt_u_div_60f          ; work         ;
;       |draw_frame:d0|                                   ; 207 (39)          ; 11 (11)      ; 2048              ; 2          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0                                                                                                               ; draw_frame             ; work         ;
;          |kuang:frame1|                                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|kuang:frame1                                                                                                  ; kuang                  ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;                |altsyncram_f4g1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated                                   ; altsyncram_f4g1        ; work         ;
;          |lpm_divide:Div0|                              ; 81 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Div0                                                                                               ; lpm_divide             ; work         ;
;             |lpm_divide_hbm:auto_generated|             ; 81 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                                 ; lpm_divide_hbm         ; work         ;
;                |sign_div_unsign_nlh:divider|            ; 81 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                     ; sign_div_unsign_nlh    ; work         ;
;                   |alt_u_div_kve:divider|               ; 81 (81)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider               ; alt_u_div_kve          ; work         ;
;          |lpm_divide:Mod0|                              ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Mod0                                                                                               ; lpm_divide             ; work         ;
;             |lpm_divide_k3m:auto_generated|             ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Mod0|lpm_divide_k3m:auto_generated                                                                 ; lpm_divide_k3m         ; work         ;
;                |sign_div_unsign_nlh:divider|            ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                     ; sign_div_unsign_nlh    ; work         ;
;                   |alt_u_div_kve:divider|               ; 87 (87)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_frame:d0|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider               ; alt_u_div_kve          ; work         ;
;       |draw_image:u1|                                   ; 201 (33)          ; 17 (17)      ; 46080             ; 2          ; 0    ; 0            ; |proj|control:u0|draw_image:u1                                                                                                               ; draw_image             ; work         ;
;          |apple:two|                                    ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|apple:two                                                                                                     ; apple                  ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component                                                                     ; altsyncram             ; work         ;
;                |altsyncram_9bi1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated                                      ; altsyncram_9bi1        ; work         ;
;          |avocado:one|                                  ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|avocado:one                                                                                                   ; avocado                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;                |altsyncram_k0q1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated                                    ; altsyncram_k0q1        ; work         ;
;          |coconut:five|                                 ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|coconut:five                                                                                                  ; coconut                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;                |altsyncram_i1q1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated                                   ; altsyncram_i1q1        ; work         ;
;          |kiwi:six|                                     ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|kiwi:six                                                                                                      ; kiwi                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component                                                                      ; altsyncram             ; work         ;
;                |altsyncram_b8i1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated                                       ; altsyncram_b8i1        ; work         ;
;          |lemon:eight|                                  ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lemon:eight                                                                                                   ; lemon                  ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;                |altsyncram_ibi1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated                                    ; altsyncram_ibi1        ; work         ;
;          |lpm_divide:Div0|                              ; 81 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Div0                                                                                               ; lpm_divide             ; work         ;
;             |lpm_divide_hbm:auto_generated|             ; 81 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                                 ; lpm_divide_hbm         ; work         ;
;                |sign_div_unsign_nlh:divider|            ; 81 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                     ; sign_div_unsign_nlh    ; work         ;
;                   |alt_u_div_kve:divider|               ; 81 (81)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider               ; alt_u_div_kve          ; work         ;
;          |lpm_divide:Mod0|                              ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Mod0                                                                                               ; lpm_divide             ; work         ;
;             |lpm_divide_k3m:auto_generated|             ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Mod0|lpm_divide_k3m:auto_generated                                                                 ; lpm_divide_k3m         ; work         ;
;                |sign_div_unsign_nlh:divider|            ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                     ; sign_div_unsign_nlh    ; work         ;
;                   |alt_u_div_kve:divider|               ; 87 (87)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|lpm_divide:Mod0|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider               ; alt_u_div_kve          ; work         ;
;          |peach:seven|                                  ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|peach:seven                                                                                                   ; peach                  ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;                |altsyncram_opp1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated                                    ; altsyncram_opp1        ; work         ;
;          |pear:four|                                    ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|pear:four                                                                                                     ; pear                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component                                                                     ; altsyncram             ; work         ;
;                |altsyncram_nmp1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated                                      ; altsyncram_nmp1        ; work         ;
;          |watermelon:three|                             ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|watermelon:three                                                                                              ; watermelon             ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component                                                              ; altsyncram             ; work         ;
;                |altsyncram_hsi1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |proj|control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated                               ; altsyncram_hsi1        ; work         ;
;       |grid_reg:g0|                                     ; 4 (4)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|grid_reg:g0                                                                                                                 ; grid_reg               ; work         ;
;       |reg_image_1:t2|                                  ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |proj|control:u0|reg_image_1:t2                                                                                                              ; reg_image_1            ; work         ;
;    |vga_adapter:VGA|                                    ; 88 (2)            ; 34 (0)       ; 230400            ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA                                                                                                                        ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 32 (0)            ; 8 (0)        ; 230400            ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                 ; altsyncram             ; work         ;
;          |altsyncram_fom1:auto_generated|               ; 32 (0)            ; 8 (8)        ; 230400            ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated                                                                  ; altsyncram_fom1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_g2a:rden_decode_b                                         ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_nma:decode2                                               ; decode_nma             ; work         ;
;             |mux_2hb:mux3|                              ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|mux_2hb:mux3                                                     ; mux_2hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                           ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|vga_controller:controller                                                                                              ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                 ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|vga_pll:mypll                                                                                                          ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                  ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |proj|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                        ; altpll_80u             ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                        ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ../background.mif                          ;
; control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM              ; 2048         ; 1            ; --           ; --           ; 2048   ; kuang.mif                                  ;
; control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 2048         ; 3            ; --           ; --           ; 6144   ; ../../../Project/linear/mif/apple.mif      ;
; control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None                                       ;
; control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; ../../Project/mif/coconut.mif              ;
; control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM                ; AUTO ; ROM              ; 2048         ; 3            ; --           ; --           ; 6144   ; ../../../Project/linear/mif/kiwi.mif       ;
; control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 2048         ; 3            ; --           ; --           ; 6144   ; ../../../Project/linear/mif/lemon.mif      ;
; control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; ../../Project/mif/peach.mif                ;
; control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192   ; ../../Project/mif/pear.mif                 ;
; control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 2048         ; 3            ; --           ; --           ; 6144   ; ../../../Project/linear/mif/watermalon.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; background.mif                             ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|draw_chessboard:comb_29|chessboard:c1       ; chessboard.v    ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|colour:lfsr|assignImage:m3|lemon:eight      ; lemon.v         ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|colour:lfsr|assignImage:m3|kiwi:six         ; kiwi.v          ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|colour:lfsr|assignImage:m3|watermelon:three ; watermelon.v    ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|colour:lfsr|assignImage:m3|apple:two        ; apple.v         ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|draw_image:u1|lemon:eight                   ; lemon.v         ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|draw_image:u1|kiwi:six                      ; kiwi.v          ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|draw_image:u1|watermelon:three              ; watermelon.v    ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |proj|control:u0|draw_image:u1|apple:two                     ; apple.v         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |proj|control:u0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------+--------------------------+-------------------------------+------------------------------+-----------------------------------+-----------------------------+--------------------------+------------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------+----------------------------+----------------------+---------------------------+------------------------------+----------------------------+---------------------------------+--------------------------+-----------------------+
; Name                              ; current_state.S_printall ; current_state.S_erase_image_1 ; current_state.S_draw_image_2 ; current_state.S_flap_back_or_keep ; current_state.S_select_rest ; current_state.S_select_1 ; current_state.S_select_which ; current_state.S_select_wait ; current_state.S_draw_frame ; current_state.S_rest_frame ; current_state.S_erase_frame ; current_state.S_right ; current_state.S_right_wait ; current_state.S_left ; current_state.S_left_wait ; current_state.S_wait_for_key ; current_state.S_draw_first ; current_state.S_draw_chessboard ; current_state.S_memorize ; current_state.S_reset ;
+-----------------------------------+--------------------------+-------------------------------+------------------------------+-----------------------------------+-----------------------------+--------------------------+------------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------+----------------------------+----------------------+---------------------------+------------------------------+----------------------------+---------------------------------+--------------------------+-----------------------+
; current_state.S_reset             ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 0                     ;
; current_state.S_memorize          ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 1                        ; 1                     ;
; current_state.S_draw_chessboard   ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 1                               ; 0                        ; 1                     ;
; current_state.S_draw_first        ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 1                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_wait_for_key      ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 1                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_left_wait         ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 1                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_left              ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 1                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_right_wait        ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 1                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_right             ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 1                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_erase_frame       ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 1                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_rest_frame        ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 1                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_draw_frame        ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 1                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_select_wait       ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 1                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_select_which      ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 1                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_select_1          ; 0                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 1                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_select_rest       ; 0                        ; 0                             ; 0                            ; 0                                 ; 1                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_flap_back_or_keep ; 0                        ; 0                             ; 0                            ; 1                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_draw_image_2      ; 0                        ; 0                             ; 1                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_erase_image_1     ; 0                        ; 1                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
; current_state.S_printall          ; 1                        ; 0                             ; 0                            ; 0                                 ; 0                           ; 0                        ; 0                            ; 0                           ; 0                          ; 0                          ; 0                           ; 0                     ; 0                          ; 0                    ; 0                         ; 0                            ; 0                          ; 0                               ; 0                        ; 1                     ;
+-----------------------------------+--------------------------+-------------------------------+------------------------------+-----------------------------------+-----------------------------+--------------------------+------------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------+----------------------------+----------------------+---------------------------+------------------------------+----------------------------+---------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                 ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------+------------------------+
; control:u0|enable_select_1                         ; control:u0|current_state.S_printall ; yes                    ;
; control:u0|addSub                                  ; control:u0|WideOr32                 ; yes                    ;
; control:u0|selected1                               ; control:u0|WideOr20                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                                     ;                        ;
+----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                          ;
+-------------------------------------------------+-------------------------------------------------------------+
; control:u0|colour:lfsr|grid:m2|enable_draw      ; Stuck at VCC due to stuck port data_in                      ;
; control:u0|ratediv_3to1:un2|tick[0,1]           ; Stuck at VCC due to stuck port data_in                      ;
; control:u0|ratediv_50Mto1:nbjb|tick[0..25]      ; Lost fanout                                                 ;
; control:u0|draw_image:u1|image_counter[10]      ; Merged with control:u0|draw_black:comb_30|black_counter[10] ;
; control:u0|draw_image:u1|image_counter[9]       ; Merged with control:u0|draw_black:comb_30|black_counter[9]  ;
; control:u0|draw_image:u1|image_counter[8]       ; Merged with control:u0|draw_black:comb_30|black_counter[8]  ;
; control:u0|draw_image:u1|image_counter[7]       ; Merged with control:u0|draw_black:comb_30|black_counter[7]  ;
; control:u0|draw_image:u1|image_counter[6]       ; Merged with control:u0|draw_black:comb_30|black_counter[6]  ;
; control:u0|draw_image:u1|image_counter[5]       ; Merged with control:u0|draw_black:comb_30|black_counter[5]  ;
; control:u0|draw_image:u1|image_counter[4]       ; Merged with control:u0|draw_black:comb_30|black_counter[4]  ;
; control:u0|draw_image:u1|image_counter[3]       ; Merged with control:u0|draw_black:comb_30|black_counter[3]  ;
; control:u0|draw_image:u1|image_counter[2]       ; Merged with control:u0|draw_black:comb_30|black_counter[2]  ;
; control:u0|draw_image:u1|image_counter[1]       ; Merged with control:u0|draw_black:comb_30|black_counter[1]  ;
; control:u0|draw_image:u1|image_counter[0]       ; Merged with control:u0|draw_black:comb_30|black_counter[0]  ;
; control:u0|colour:lfsr|grid:m2|grid_index[0..3] ; Lost fanout                                                 ;
; control:u0|current_state~2                      ; Lost fanout                                                 ;
; control:u0|current_state~3                      ; Lost fanout                                                 ;
; control:u0|current_state~4                      ; Lost fanout                                                 ;
; control:u0|current_state~5                      ; Lost fanout                                                 ;
; control:u0|current_state~6                      ; Lost fanout                                                 ;
; control:u0|current_state.S_draw_image_2         ; Stuck at GND due to stuck port data_in                      ;
; Total Number of Removed Registers = 50          ;                                                             ;
+-------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+--------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+--------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; control:u0|ratediv_3to1:un2|tick[0]        ; Stuck at VCC              ; control:u0|ratediv_50Mto1:nbjb|tick[25], control:u0|ratediv_50Mto1:nbjb|tick[24], ;
;                                            ; due to stuck port data_in ; control:u0|ratediv_50Mto1:nbjb|tick[23], control:u0|ratediv_50Mto1:nbjb|tick[22], ;
;                                            ;                           ; control:u0|ratediv_50Mto1:nbjb|tick[21], control:u0|ratediv_50Mto1:nbjb|tick[20], ;
;                                            ;                           ; control:u0|ratediv_50Mto1:nbjb|tick[19], control:u0|ratediv_50Mto1:nbjb|tick[18]  ;
; control:u0|colour:lfsr|grid:m2|enable_draw ; Stuck at VCC              ; control:u0|colour:lfsr|grid:m2|grid_index[3],                                     ;
;                                            ; due to stuck port data_in ; control:u0|colour:lfsr|grid:m2|grid_index[2],                                     ;
;                                            ;                           ; control:u0|colour:lfsr|grid:m2|grid_index[1],                                     ;
;                                            ;                           ; control:u0|colour:lfsr|grid:m2|grid_index[0]                                      ;
+--------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 179   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 105   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |proj|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |proj|control:u0|colour:lfsr|assignImage:m3|count[3]                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |proj|control:u0|draw_frame:d0|frame_counter[9]                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |proj|control:u0|draw_black:comb_30|black_counter[8]                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |proj|control:u0|draw_chessboard:comb_29|chessboard_counter[12]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |proj|control:u0|Selector37                                                                                   ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |proj|control:u0|Selector27                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|mux_2hb:mux3|l4_w1_n0_mux_dataout ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |proj|control:u0|Selector32                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------------+-------------------+
; Parameter Name          ; Value          ; Type              ;
+-------------------------+----------------+-------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer    ;
; MONOCHROME              ; FALSE          ; String            ;
; RESOLUTION              ; 320x240        ; String            ;
; BACKGROUND_IMAGE        ; background.mif ; String            ;
+-------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_fom1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ../background.mif    ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_j3p1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 1                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; kuang.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_f4g1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                         ;
+------------------------------------+-------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                      ;
; WIDTH_A                            ; 8                             ; Signed Integer                               ;
; WIDTHAD_A                          ; 11                            ; Signed Integer                               ;
; NUMWORDS_A                         ; 2048                          ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                      ;
; WIDTH_B                            ; 1                             ; Untyped                                      ;
; WIDTHAD_B                          ; 1                             ; Untyped                                      ;
; NUMWORDS_B                         ; 1                             ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                      ;
; BYTE_SIZE                          ; 8                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                      ;
; INIT_FILE                          ; ../../Project/mif/avocado.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_k0q1               ; Untyped                                      ;
+------------------------------------+-------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                 ; Type                               ;
+------------------------------------+---------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                            ;
; WIDTH_A                            ; 3                                     ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                            ;
; WIDTH_B                            ; 1                                     ; Untyped                            ;
; WIDTHAD_B                          ; 1                                     ; Untyped                            ;
; NUMWORDS_B                         ; 1                                     ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                            ;
; INIT_FILE                          ; ../../../Project/linear/mif/apple.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_9bi1                       ; Untyped                            ;
+------------------------------------+---------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                 ;
+------------------------------------+--------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                              ;
; WIDTH_A                            ; 3                                          ; Signed Integer                       ;
; WIDTHAD_A                          ; 11                                         ; Signed Integer                       ;
; NUMWORDS_A                         ; 2048                                       ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                              ;
; WIDTH_B                            ; 1                                          ; Untyped                              ;
; WIDTHAD_B                          ; 1                                          ; Untyped                              ;
; NUMWORDS_B                         ; 1                                          ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                              ;
; BYTE_SIZE                          ; 8                                          ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                              ;
; INIT_FILE                          ; ../../../Project/linear/mif/watermalon.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_hsi1                            ; Untyped                              ;
+------------------------------------+--------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                          ;
+------------------------------------+----------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                       ;
; WIDTH_A                            ; 8                          ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                       ;
; WIDTH_B                            ; 1                          ; Untyped                                       ;
; WIDTHAD_B                          ; 1                          ; Untyped                                       ;
; NUMWORDS_B                         ; 1                          ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                       ;
; BYTE_SIZE                          ; 8                          ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                       ;
; INIT_FILE                          ; ../../Project/mif/pear.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_nmp1            ; Untyped                                       ;
+------------------------------------+----------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                          ;
+------------------------------------+-------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                       ;
; WIDTH_A                            ; 8                             ; Signed Integer                                ;
; WIDTHAD_A                          ; 11                            ; Signed Integer                                ;
; NUMWORDS_A                         ; 2048                          ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                       ;
; WIDTH_B                            ; 1                             ; Untyped                                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                       ;
; INIT_FILE                          ; ../../Project/mif/coconut.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_i1q1               ; Untyped                                       ;
+------------------------------------+-------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                ; Type                               ;
+------------------------------------+--------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                            ;
; WIDTH_A                            ; 3                                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                            ;
; WIDTH_B                            ; 1                                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                            ;
; INIT_FILE                          ; ../../../Project/linear/mif/kiwi.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_b8i1                      ; Untyped                            ;
+------------------------------------+--------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                           ;
+------------------------------------+-----------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                        ;
; WIDTH_A                            ; 8                           ; Signed Integer                                 ;
; WIDTHAD_A                          ; 11                          ; Signed Integer                                 ;
; NUMWORDS_A                         ; 2048                        ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                        ;
; WIDTH_B                            ; 1                           ; Untyped                                        ;
; WIDTHAD_B                          ; 1                           ; Untyped                                        ;
; NUMWORDS_B                         ; 1                           ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                        ;
; BYTE_SIZE                          ; 8                           ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                        ;
; INIT_FILE                          ; ../../Project/mif/peach.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_opp1             ; Untyped                                        ;
+------------------------------------+-----------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                 ;
+------------------------------------+---------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                              ;
; WIDTH_A                            ; 3                                     ; Signed Integer                       ;
; WIDTHAD_A                          ; 11                                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 2048                                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                              ;
; WIDTH_B                            ; 1                                     ; Untyped                              ;
; WIDTHAD_B                          ; 1                                     ; Untyped                              ;
; NUMWORDS_B                         ; 1                                     ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                              ;
; BYTE_SIZE                          ; 8                                     ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                              ;
; INIT_FILE                          ; ../../../Project/linear/mif/lemon.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_ibi1                       ; Untyped                              ;
+------------------------------------+---------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                      ;
+------------------------------------+-------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                   ;
; WIDTH_A                            ; 8                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 11                            ; Signed Integer                                            ;
; NUMWORDS_A                         ; 2048                          ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                   ;
; WIDTH_B                            ; 1                             ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                   ;
; INIT_FILE                          ; ../../Project/mif/avocado.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_k0q1               ; Untyped                                                   ;
+------------------------------------+-------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                            ;
+------------------------------------+---------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                         ;
; WIDTH_A                            ; 3                                     ; Signed Integer                                  ;
; WIDTHAD_A                          ; 11                                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 2048                                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                         ;
; WIDTH_B                            ; 1                                     ; Untyped                                         ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                         ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                         ;
; INIT_FILE                          ; ../../../Project/linear/mif/apple.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_9bi1                       ; Untyped                                         ;
+------------------------------------+---------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                              ;
+------------------------------------+--------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                           ;
; WIDTH_A                            ; 3                                          ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                                         ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                                       ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                           ;
; WIDTH_B                            ; 1                                          ; Untyped                                           ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                           ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                           ;
; INIT_FILE                          ; ../../../Project/linear/mif/watermalon.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_hsi1                            ; Untyped                                           ;
+------------------------------------+--------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                       ;
+------------------------------------+----------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                                    ;
; WIDTH_A                            ; 8                          ; Signed Integer                                             ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                             ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                    ;
; WIDTH_B                            ; 1                          ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                    ;
; INIT_FILE                          ; ../../Project/mif/pear.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nmp1            ; Untyped                                                    ;
+------------------------------------+----------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                       ;
+------------------------------------+-------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                    ;
; WIDTH_A                            ; 8                             ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                            ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                          ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                    ;
; WIDTH_B                            ; 1                             ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                    ;
; INIT_FILE                          ; ../../Project/mif/coconut.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_i1q1               ; Untyped                                                    ;
+------------------------------------+-------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                            ;
+------------------------------------+--------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                         ;
; WIDTH_A                            ; 3                                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 11                                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 2048                                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                         ;
; WIDTH_B                            ; 1                                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                         ;
; INIT_FILE                          ; ../../../Project/linear/mif/kiwi.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_b8i1                      ; Untyped                                         ;
+------------------------------------+--------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                        ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                     ;
; WIDTH_A                            ; 8                           ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                          ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                        ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; WIDTH_B                            ; 1                           ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                     ;
; INIT_FILE                          ; ../../Project/mif/peach.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_opp1             ; Untyped                                                     ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                              ;
+------------------------------------+---------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                           ;
; WIDTH_A                            ; 3                                     ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                           ;
; WIDTH_B                            ; 1                                     ; Untyped                                           ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                           ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                           ;
; INIT_FILE                          ; ../../../Project/linear/mif/lemon.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_ibi1                       ; Untyped                                           ;
+------------------------------------+---------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:u0|draw_chessboard:comb_29|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                   ;
; LPM_WIDTHD             ; 9              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_qbm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:u0|draw_chessboard:comb_29|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                   ;
; LPM_WIDTHD             ; 9              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_t3m ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:u0|draw_frame:d0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:u0|draw_frame:d0|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:u0|draw_image:u1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:u0|draw_image:u1|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 19                                                                                     ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 76800                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 3                                                                                      ;
;     -- NUMWORDS_B                         ; 76800                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 76800                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 1                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|peach:seven"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                         ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|kiwi:six"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|coconut:five"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[7..1]" have no fanouts                         ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|pear:four"                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                                                               ;
; data    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; wren    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3|avocado:one"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                         ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|assignImage:m3"                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; x_out_image ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "x_out_image[8..1]" have no fanouts ;
; x_out_image ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; y_out_image ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "y_out_image[7..1]" have no fanouts ;
; y_out_image ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; out_Image   ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_Image[2..1]" have no fanouts   ;
; out_Image   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|grid:m2"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; count_image ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr|Image:mo"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; count_avacado    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_apple      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_coconut    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_kiwi       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_lemon      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_peach      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_pear       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_watermelon ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|colour:lfsr"                                                                                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; active ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|equal:t4|image_table:comb_4"                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; image ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|equal:t4|image_table:comb_3"                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; image ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|draw_image:u1|peach:seven"                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                         ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|draw_image:u1|coconut:five"                                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                         ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|draw_image:u1|pear:four"                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                                                               ;
; data    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; wren    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|draw_image:u1|avocado:one"                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                         ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0|draw_chessboard:comb_29|chessboard:c1"                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:u0"                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; state             ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "state[4..4]" have no fanouts ;
; state             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; current_index_hex ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; index_image_hex   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 179                         ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 37                          ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 50                          ;
;     SCLR              ; 10                          ;
;     plain             ; 50                          ;
; arriav_lcell_comb     ; 1116                        ;
;     arith             ; 535                         ;
;         0 data inputs ; 59                          ;
;         1 data inputs ; 204                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 104                         ;
;     extend            ; 19                          ;
;         7 data inputs ; 19                          ;
;     normal            ; 520                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 90                          ;
;         4 data inputs ; 77                          ;
;         5 data inputs ; 62                          ;
;         6 data inputs ; 69                          ;
;     shared            ; 42                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 68                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 85                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 12.61                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Dec 04 10:32:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/ece241/proj/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/ece241/proj/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/ece241/proj/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/ece241/proj/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file kuang.v
    Info (12023): Found entity 1: kuang File: D:/ece241/proj/kuang.v Line: 40
Info (12021): Found 12 design units, including 12 entities, in source file proj.v
    Info (12023): Found entity 1: proj File: D:/ece241/proj/proj.v Line: 1
    Info (12023): Found entity 2: control File: D:/ece241/proj/proj.v Line: 87
    Info (12023): Found entity 3: draw_chessboard File: D:/ece241/proj/proj.v Line: 608
    Info (12023): Found entity 4: grid_reg File: D:/ece241/proj/proj.v Line: 645
    Info (12023): Found entity 5: draw_frame File: D:/ece241/proj/proj.v Line: 678
    Info (12023): Found entity 6: draw_black File: D:/ece241/proj/proj.v Line: 720
    Info (12023): Found entity 7: image_table File: D:/ece241/proj/proj.v Line: 756
    Info (12023): Found entity 8: equal File: D:/ece241/proj/proj.v Line: 786
    Info (12023): Found entity 9: reg_image_1 File: D:/ece241/proj/proj.v Line: 807
    Info (12023): Found entity 10: draw_image File: D:/ece241/proj/proj.v Line: 824
    Info (12023): Found entity 11: ratediv_50Mto1 File: D:/ece241/proj/proj.v Line: 885
    Info (12023): Found entity 12: ratediv_3to1 File: D:/ece241/proj/proj.v Line: 906
Info (12021): Found 1 design units, including 1 entities, in source file chessboard.v
    Info (12023): Found entity 1: chessboard File: D:/ece241/proj/chessboard.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file apple.v
    Info (12023): Found entity 1: apple File: D:/ece241/proj/apple.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lemon.v
    Info (12023): Found entity 1: lemon File: D:/ece241/proj/lemon.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file watermelon.v
    Info (12023): Found entity 1: watermelon File: D:/ece241/proj/watermelon.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file kiwi.v
    Info (12023): Found entity 1: kiwi File: D:/ece241/proj/kiwi.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at proj.v(154): created implicit net for "reset" File: D:/ece241/proj/proj.v Line: 154
Critical Warning (10846): Verilog HDL Instantiation warning at proj.v(130): instance has no name File: D:/ece241/proj/proj.v Line: 130
Critical Warning (10846): Verilog HDL Instantiation warning at proj.v(144): instance has no name File: D:/ece241/proj/proj.v Line: 144
Critical Warning (10846): Verilog HDL Instantiation warning at proj.v(793): instance has no name File: D:/ece241/proj/proj.v Line: 793
Critical Warning (10846): Verilog HDL Instantiation warning at proj.v(796): instance has no name File: D:/ece241/proj/proj.v Line: 796
Info (12127): Elaborating entity "proj" for the top level hierarchy
Warning (10034): Output port "HEX0" at proj.v(26) has no driver File: D:/ece241/proj/proj.v Line: 26
Warning (10034): Output port "HEX1" at proj.v(27) has no driver File: D:/ece241/proj/proj.v Line: 27
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/ece241/proj/proj.v Line: 62
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/ece241/proj/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/ece241/proj/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/ece241/proj/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/ece241/proj/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf
    Info (12023): Found entity 1: altsyncram_fom1 File: D:/ece241/proj/db/altsyncram_fom1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_fom1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: D:/ece241/proj/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_nma:decode2" File: D:/ece241/proj/db/altsyncram_fom1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: D:/ece241/proj/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_g2a:rden_decode_b" File: D:/ece241/proj/db/altsyncram_fom1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: D:/ece241/proj/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|mux_2hb:mux3" File: D:/ece241/proj/db/altsyncram_fom1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: D:/ece241/proj/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/ece241/proj/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/ece241/proj/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/ece241/proj/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/ece241/proj/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/ece241/proj/vga_adapter.v Line: 252
Info (12128): Elaborating entity "control" for hierarchy "control:u0" File: D:/ece241/proj/proj.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at proj.v(331): inferring latch(es) for variable "selected1", which holds its previous value in one or more paths through the always construct File: D:/ece241/proj/proj.v Line: 331
Warning (10240): Verilog HDL Always Construct warning at proj.v(331): inferring latch(es) for variable "enable_select_1", which holds its previous value in one or more paths through the always construct File: D:/ece241/proj/proj.v Line: 331
Warning (10240): Verilog HDL Always Construct warning at proj.v(331): inferring latch(es) for variable "addSub", which holds its previous value in one or more paths through the always construct File: D:/ece241/proj/proj.v Line: 331
Info (10041): Inferred latch for "addSub" at proj.v(331) File: D:/ece241/proj/proj.v Line: 331
Info (10041): Inferred latch for "enable_select_1" at proj.v(331) File: D:/ece241/proj/proj.v Line: 331
Info (10041): Inferred latch for "selected1" at proj.v(331) File: D:/ece241/proj/proj.v Line: 331
Info (12128): Elaborating entity "ratediv_50Mto1" for hierarchy "control:u0|ratediv_50Mto1:nbjb" File: D:/ece241/proj/proj.v Line: 124
Warning (10230): Verilog HDL assignment warning at proj.v(903): truncated value with size 32 to match size of target (1) File: D:/ece241/proj/proj.v Line: 903
Info (12128): Elaborating entity "ratediv_3to1" for hierarchy "control:u0|ratediv_3to1:un2" File: D:/ece241/proj/proj.v Line: 126
Warning (10230): Verilog HDL assignment warning at proj.v(924): truncated value with size 32 to match size of target (1) File: D:/ece241/proj/proj.v Line: 924
Info (12128): Elaborating entity "draw_chessboard" for hierarchy "control:u0|draw_chessboard:comb_29" File: D:/ece241/proj/proj.v Line: 130
Warning (10230): Verilog HDL assignment warning at proj.v(617): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/proj.v Line: 617
Warning (10230): Verilog HDL assignment warning at proj.v(618): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/proj.v Line: 618
Info (12128): Elaborating entity "chessboard" for hierarchy "control:u0|draw_chessboard:comb_29|chessboard:c1" File: D:/ece241/proj/proj.v Line: 624
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component" File: D:/ece241/proj/chessboard.v Line: 86
Info (12130): Elaborated megafunction instantiation "control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component" File: D:/ece241/proj/chessboard.v Line: 86
Info (12133): Instantiated megafunction "control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/chessboard.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3p1.tdf
    Info (12023): Found entity 1: altsyncram_j3p1 File: D:/ece241/proj/db/altsyncram_j3p1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_j3p1" for hierarchy "control:u0|draw_chessboard:comb_29|chessboard:c1|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "grid_reg" for hierarchy "control:u0|grid_reg:g0" File: D:/ece241/proj/proj.v Line: 133
Info (12128): Elaborating entity "draw_frame" for hierarchy "control:u0|draw_frame:d0" File: D:/ece241/proj/proj.v Line: 136
Warning (10230): Verilog HDL assignment warning at proj.v(693): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/proj.v Line: 693
Warning (10230): Verilog HDL assignment warning at proj.v(694): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/proj.v Line: 694
Warning (10230): Verilog HDL assignment warning at proj.v(695): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/proj.v Line: 695
Warning (10230): Verilog HDL assignment warning at proj.v(696): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/proj.v Line: 696
Info (12128): Elaborating entity "kuang" for hierarchy "control:u0|draw_frame:d0|kuang:frame1" File: D:/ece241/proj/proj.v Line: 702
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component" File: D:/ece241/proj/kuang.v Line: 82
Info (12130): Elaborated megafunction instantiation "control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component" File: D:/ece241/proj/kuang.v Line: 82
Info (12133): Instantiated megafunction "control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/kuang.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "kuang.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f4g1.tdf
    Info (12023): Found entity 1: altsyncram_f4g1 File: D:/ece241/proj/db/altsyncram_f4g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f4g1" for hierarchy "control:u0|draw_frame:d0|kuang:frame1|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "draw_image" for hierarchy "control:u0|draw_image:u1" File: D:/ece241/proj/proj.v Line: 140
Warning (10230): Verilog HDL assignment warning at proj.v(859): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/proj.v Line: 859
Warning (10230): Verilog HDL assignment warning at proj.v(860): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/proj.v Line: 860
Warning (10230): Verilog HDL assignment warning at proj.v(861): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/proj.v Line: 861
Warning (10230): Verilog HDL assignment warning at proj.v(862): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/proj.v Line: 862
Warning (12125): Using design file avocado.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: avocado File: D:/ece241/proj/avocado.v Line: 40
Info (12128): Elaborating entity "avocado" for hierarchy "control:u0|draw_image:u1|avocado:one" File: D:/ece241/proj/proj.v Line: 837
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component" File: D:/ece241/proj/avocado.v Line: 86
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component" File: D:/ece241/proj/avocado.v Line: 86
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/avocado.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Project/mif/avocado.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k0q1.tdf
    Info (12023): Found entity 1: altsyncram_k0q1 File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k0q1" for hierarchy "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "apple" for hierarchy "control:u0|draw_image:u1|apple:two" File: D:/ece241/proj/proj.v Line: 838
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component" File: D:/ece241/proj/apple.v Line: 82
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component" File: D:/ece241/proj/apple.v Line: 82
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/apple.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../Project/linear/mif/apple.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9bi1.tdf
    Info (12023): Found entity 1: altsyncram_9bi1 File: D:/ece241/proj/db/altsyncram_9bi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9bi1" for hierarchy "control:u0|draw_image:u1|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "watermelon" for hierarchy "control:u0|draw_image:u1|watermelon:three" File: D:/ece241/proj/proj.v Line: 839
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component" File: D:/ece241/proj/watermelon.v Line: 82
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component" File: D:/ece241/proj/watermelon.v Line: 82
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/watermelon.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../Project/linear/mif/watermalon.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hsi1.tdf
    Info (12023): Found entity 1: altsyncram_hsi1 File: D:/ece241/proj/db/altsyncram_hsi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hsi1" for hierarchy "control:u0|draw_image:u1|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file pear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pear File: D:/ece241/proj/pear.v Line: 40
Info (12128): Elaborating entity "pear" for hierarchy "control:u0|draw_image:u1|pear:four" File: D:/ece241/proj/proj.v Line: 840
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component" File: D:/ece241/proj/pear.v Line: 86
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component" File: D:/ece241/proj/pear.v Line: 86
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/pear.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Project/mif/pear.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nmp1.tdf
    Info (12023): Found entity 1: altsyncram_nmp1 File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nmp1" for hierarchy "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file coconut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: coconut File: D:/ece241/proj/coconut.v Line: 40
Info (12128): Elaborating entity "coconut" for hierarchy "control:u0|draw_image:u1|coconut:five" File: D:/ece241/proj/proj.v Line: 841
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component" File: D:/ece241/proj/coconut.v Line: 86
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component" File: D:/ece241/proj/coconut.v Line: 86
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/coconut.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Project/mif/coconut.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1q1.tdf
    Info (12023): Found entity 1: altsyncram_i1q1 File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i1q1" for hierarchy "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "kiwi" for hierarchy "control:u0|draw_image:u1|kiwi:six" File: D:/ece241/proj/proj.v Line: 842
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component" File: D:/ece241/proj/kiwi.v Line: 82
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component" File: D:/ece241/proj/kiwi.v Line: 82
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/kiwi.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../Project/linear/mif/kiwi.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf
    Info (12023): Found entity 1: altsyncram_b8i1 File: D:/ece241/proj/db/altsyncram_b8i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b8i1" for hierarchy "control:u0|draw_image:u1|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file peach.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: peach File: D:/ece241/proj/peach.v Line: 40
Info (12128): Elaborating entity "peach" for hierarchy "control:u0|draw_image:u1|peach:seven" File: D:/ece241/proj/proj.v Line: 843
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component" File: D:/ece241/proj/peach.v Line: 86
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component" File: D:/ece241/proj/peach.v Line: 86
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/peach.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Project/mif/peach.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opp1.tdf
    Info (12023): Found entity 1: altsyncram_opp1 File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_opp1" for hierarchy "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lemon" for hierarchy "control:u0|draw_image:u1|lemon:eight" File: D:/ece241/proj/proj.v Line: 844
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component" File: D:/ece241/proj/lemon.v Line: 82
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component" File: D:/ece241/proj/lemon.v Line: 82
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component" with the following parameter: File: D:/ece241/proj/lemon.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../Project/linear/mif/lemon.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibi1.tdf
    Info (12023): Found entity 1: altsyncram_ibi1 File: D:/ece241/proj/db/altsyncram_ibi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ibi1" for hierarchy "control:u0|draw_image:u1|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "draw_black" for hierarchy "control:u0|draw_black:comb_30" File: D:/ece241/proj/proj.v Line: 144
Warning (10230): Verilog HDL assignment warning at proj.v(745): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/proj.v Line: 745
Warning (10230): Verilog HDL assignment warning at proj.v(746): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/proj.v Line: 746
Warning (10230): Verilog HDL assignment warning at proj.v(747): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/proj.v Line: 747
Warning (10230): Verilog HDL assignment warning at proj.v(748): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/proj.v Line: 748
Warning (10230): Verilog HDL assignment warning at proj.v(749): truncated value with size 32 to match size of target (11) File: D:/ece241/proj/proj.v Line: 749
Info (12128): Elaborating entity "reg_image_1" for hierarchy "control:u0|reg_image_1:t2" File: D:/ece241/proj/proj.v Line: 148
Info (12128): Elaborating entity "equal" for hierarchy "control:u0|equal:t4" File: D:/ece241/proj/proj.v Line: 152
Info (12128): Elaborating entity "image_table" for hierarchy "control:u0|equal:t4|image_table:comb_3" File: D:/ece241/proj/proj.v Line: 793
Warning (12125): Using design file colour.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: colour File: D:/ece241/proj/colour.v Line: 1
    Info (12023): Found entity 2: lfsr File: D:/ece241/proj/colour.v Line: 40
    Info (12023): Found entity 3: Image File: D:/ece241/proj/colour.v Line: 56
    Info (12023): Found entity 4: grid File: D:/ece241/proj/colour.v Line: 165
    Info (12023): Found entity 5: assignImage File: D:/ece241/proj/colour.v Line: 209
Warning (10236): Verilog HDL Implicit Net warning at colour.v(9): created implicit net for "grif" File: D:/ece241/proj/colour.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at colour.v(15): created implicit net for "plot_out_vga" File: D:/ece241/proj/colour.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at colour.v(34): created implicit net for "x_out_vga" File: D:/ece241/proj/colour.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at colour.v(34): created implicit net for "y_out_vga" File: D:/ece241/proj/colour.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at colour.v(34): created implicit net for "color_out_vga" File: D:/ece241/proj/colour.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at colour.v(227): created implicit net for "q_coconut" File: D:/ece241/proj/colour.v Line: 227
Info (12128): Elaborating entity "colour" for hierarchy "control:u0|colour:lfsr" File: D:/ece241/proj/proj.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at colour.v(9): object "grif" assigned a value but never read File: D:/ece241/proj/colour.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at colour.v(15): object "plot_out_vga" assigned a value but never read File: D:/ece241/proj/colour.v Line: 15
Warning (10230): Verilog HDL assignment warning at colour.v(9): truncated value with size 4 to match size of target (1) File: D:/ece241/proj/colour.v Line: 9
Warning (10034): Output port "grid" at colour.v(5) has no driver File: D:/ece241/proj/colour.v Line: 5
Info (12128): Elaborating entity "lfsr" for hierarchy "control:u0|colour:lfsr|lfsr:m0" File: D:/ece241/proj/colour.v Line: 22
Info (12128): Elaborating entity "Image" for hierarchy "control:u0|colour:lfsr|Image:mo" File: D:/ece241/proj/colour.v Line: 27
Warning (10230): Verilog HDL assignment warning at colour.v(90): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 90
Warning (10230): Verilog HDL assignment warning at colour.v(99): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 99
Warning (10230): Verilog HDL assignment warning at colour.v(108): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 108
Warning (10230): Verilog HDL assignment warning at colour.v(117): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 117
Warning (10230): Verilog HDL assignment warning at colour.v(126): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 126
Warning (10230): Verilog HDL assignment warning at colour.v(135): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 135
Warning (10230): Verilog HDL assignment warning at colour.v(144): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 144
Warning (10230): Verilog HDL assignment warning at colour.v(153): truncated value with size 32 to match size of target (2) File: D:/ece241/proj/colour.v Line: 153
Info (12128): Elaborating entity "grid" for hierarchy "control:u0|colour:lfsr|grid:m2" File: D:/ece241/proj/colour.v Line: 32
Warning (10230): Verilog HDL assignment warning at colour.v(188): truncated value with size 32 to match size of target (4) File: D:/ece241/proj/colour.v Line: 188
Warning (10230): Verilog HDL assignment warning at colour.v(194): truncated value with size 32 to match size of target (4) File: D:/ece241/proj/colour.v Line: 194
Info (12128): Elaborating entity "assignImage" for hierarchy "control:u0|colour:lfsr|assignImage:m3" File: D:/ece241/proj/colour.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at colour.v(243): inferring latch(es) for variable "out_Image", which holds its previous value in one or more paths through the always construct File: D:/ece241/proj/colour.v Line: 243
Warning (10230): Verilog HDL assignment warning at colour.v(272): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/colour.v Line: 272
Warning (10230): Verilog HDL assignment warning at colour.v(273): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/colour.v Line: 273
Warning (10230): Verilog HDL assignment warning at colour.v(274): truncated value with size 32 to match size of target (9) File: D:/ece241/proj/colour.v Line: 274
Warning (10230): Verilog HDL assignment warning at colour.v(275): truncated value with size 32 to match size of target (8) File: D:/ece241/proj/colour.v Line: 275
Warning (10230): Verilog HDL assignment warning at colour.v(276): truncated value with size 32 to match size of target (11) File: D:/ece241/proj/colour.v Line: 276
Info (10041): Inferred latch for "out_Image[0]" at colour.v(243) File: D:/ece241/proj/colour.v Line: 243
Info (10041): Inferred latch for "out_Image[1]" at colour.v(243) File: D:/ece241/proj/colour.v Line: 243
Info (10041): Inferred latch for "out_Image[2]" at colour.v(243) File: D:/ece241/proj/colour.v Line: 243
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_ibi1.tdf Line: 35
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_ibi1.tdf Line: 56
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_ibi1.tdf Line: 77
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 37
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 61
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 85
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 205
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_b8i1.tdf Line: 35
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_b8i1.tdf Line: 56
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_b8i1.tdf Line: 77
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 37
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 61
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 85
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 205
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 37
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 61
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 85
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 205
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_hsi1.tdf Line: 35
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_hsi1.tdf Line: 56
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_hsi1.tdf Line: 77
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_9bi1.tdf Line: 35
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_9bi1.tdf Line: 56
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_9bi1.tdf Line: 77
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[0]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 37
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[1]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 61
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[2]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 85
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 205
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_opp1.tdf Line: 205
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_i1q1.tdf Line: 205
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_nmp1.tdf Line: 205
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[3]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 109
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[4]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 133
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[5]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 157
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[6]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 181
        Warning (14320): Synthesized away node "control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|q_a[7]" File: D:/ece241/proj/db/altsyncram_k0q1.tdf Line: 205
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:u0|draw_chessboard:comb_29|Div0" File: D:/ece241/proj/proj.v Line: 617
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:u0|draw_chessboard:comb_29|Mod0" File: D:/ece241/proj/proj.v Line: 618
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:u0|draw_frame:d0|Div0" File: D:/ece241/proj/proj.v Line: 695
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:u0|draw_frame:d0|Mod0" File: D:/ece241/proj/proj.v Line: 696
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:u0|draw_image:u1|Div0" File: D:/ece241/proj/proj.v Line: 861
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:u0|draw_image:u1|Mod0" File: D:/ece241/proj/proj.v Line: 862
Info (12130): Elaborated megafunction instantiation "control:u0|draw_chessboard:comb_29|lpm_divide:Div0" File: D:/ece241/proj/proj.v Line: 617
Info (12133): Instantiated megafunction "control:u0|draw_chessboard:comb_29|lpm_divide:Div0" with the following parameter: File: D:/ece241/proj/proj.v Line: 617
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qbm.tdf
    Info (12023): Found entity 1: lpm_divide_qbm File: D:/ece241/proj/db/lpm_divide_qbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh File: D:/ece241/proj/db/sign_div_unsign_0mh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf
    Info (12023): Found entity 1: alt_u_div_60f File: D:/ece241/proj/db/alt_u_div_60f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "control:u0|draw_chessboard:comb_29|lpm_divide:Mod0" File: D:/ece241/proj/proj.v Line: 618
Info (12133): Instantiated megafunction "control:u0|draw_chessboard:comb_29|lpm_divide:Mod0" with the following parameter: File: D:/ece241/proj/proj.v Line: 618
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_t3m.tdf
    Info (12023): Found entity 1: lpm_divide_t3m File: D:/ece241/proj/db/lpm_divide_t3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "control:u0|draw_frame:d0|lpm_divide:Div0" File: D:/ece241/proj/proj.v Line: 695
Info (12133): Instantiated megafunction "control:u0|draw_frame:d0|lpm_divide:Div0" with the following parameter: File: D:/ece241/proj/proj.v Line: 695
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: D:/ece241/proj/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/ece241/proj/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/ece241/proj/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "control:u0|draw_frame:d0|lpm_divide:Mod0" File: D:/ece241/proj/proj.v Line: 696
Info (12133): Instantiated megafunction "control:u0|draw_frame:d0|lpm_divide:Mod0" with the following parameter: File: D:/ece241/proj/proj.v Line: 696
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf
    Info (12023): Found entity 1: lpm_divide_k3m File: D:/ece241/proj/db/lpm_divide_k3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|lpm_divide:Div0" File: D:/ece241/proj/proj.v Line: 861
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|lpm_divide:Div0" with the following parameter: File: D:/ece241/proj/proj.v Line: 861
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "control:u0|draw_image:u1|lpm_divide:Mod0" File: D:/ece241/proj/proj.v Line: 862
Info (12133): Instantiated megafunction "control:u0|draw_image:u1|lpm_divide:Mod0" with the following parameter: File: D:/ece241/proj/proj.v Line: 862
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:u0|addSub has unsafe behavior File: D:/ece241/proj/proj.v Line: 104
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:u0|current_state.S_right File: D:/ece241/proj/proj.v Line: 103
Warning (13012): Latch control:u0|selected1 has unsafe behavior File: D:/ece241/proj/proj.v Line: 104
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:u0|current_state.S_select_rest File: D:/ece241/proj/proj.v Line: 103
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/ece241/proj/proj.v Line: 26
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/ece241/proj/proj.v Line: 26
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/ece241/proj/proj.v Line: 26
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/ece241/proj/proj.v Line: 26
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/ece241/proj/proj.v Line: 26
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/ece241/proj/proj.v Line: 26
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/ece241/proj/proj.v Line: 26
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/ece241/proj/proj.v Line: 27
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/ece241/proj/proj.v Line: 27
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/ece241/proj/proj.v Line: 27
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/ece241/proj/proj.v Line: 27
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/ece241/proj/proj.v Line: 27
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/ece241/proj/proj.v Line: 27
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/ece241/proj/proj.v Line: 27
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/ece241/proj/proj.v Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file D:/ece241/proj/output_files/proj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/ece241/proj/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/ece241/proj/proj.v Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/ece241/proj/proj.v Line: 24
Info (21057): Implemented 1301 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 1141 logic cells
    Info (21064): Implemented 85 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 543 warnings
    Info: Peak virtual memory: 996 megabytes
    Info: Processing ended: Mon Dec 04 10:32:30 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ece241/proj/output_files/proj.map.smsg.


