{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-98-gb36e8a30)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:3.1-172.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 3877489 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3877488 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 3877805, 3877802, 3877799, 3877796, 3877793, 3877790 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877486 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 3877485 ]
        }
      },
      "cells": {
        "byteReady_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877696 ],
            "Q": [ 3877700 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877699 ]
          }
        },
        "dataIn_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877722 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877721 ]
          }
        },
        "dataIn_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877724 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877722 ]
          }
        },
        "dataIn_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877726 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877724 ]
          }
        },
        "dataIn_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877728 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877726 ]
          }
        },
        "dataIn_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877730 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877728 ]
          }
        },
        "dataIn_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877732 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877730 ]
          }
        },
        "dataIn_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877734 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877732 ]
          }
        },
        "dataIn_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877720 ],
            "Q": [ 3877736 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877734 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878009 ],
            "CE": [ 3877990 ],
            "Q": [ 3878007 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878005 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877617 ],
            "CE": [ 3877614 ],
            "Q": [ 3877780 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878194 ]
          }
        },
        "txState_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878256 ],
            "Q": [ 3877504 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878261 ]
          }
        },
        "txState_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878256 ],
            "Q": [ 3877502 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877513 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878002 ],
            "CE": [ 3877990 ],
            "Q": [ 3878000 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877998 ]
          }
        },
        "txByteCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877617 ],
            "CE": [ 3877614 ],
            "Q": [ 3877778 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878190 ]
          }
        },
        "txBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877996 ],
            "CE": [ 3877990 ],
            "Q": [ 3877993 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877991 ]
          }
        },
        "rxBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877703 ],
            "CE": [ 3877841 ],
            "Q": [ 3877828 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877830 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877703 ],
            "CE": [ 3877841 ],
            "Q": [ 3877834 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877835 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877703 ],
            "CE": [ 3877841 ],
            "Q": [ 3877837 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877838 ]
          }
        },
        "rxCounter_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:29.1-70.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877860 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877859 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877617 ],
            "CE": [ 3877614 ],
            "Q": [ 3877779 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878196 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:115.1-171.4|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877617 ],
            "CE": [ 3877614 ],
            "Q": [ 3877777 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878192 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877591 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877592 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877596 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877597 ],
            "CLK": [  ],
            "D": [ 3877610 ],
            "C": [ 3877607 ],
            "B": [ 3877604 ],
            "A": [ 3877601 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877567 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877504 ],
            "B": [ 3877502 ],
            "A": [ 3877506 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877614 ],
            "CLK": [  ],
            "D": [ 3877565 ],
            "C": [ 3877617 ],
            "B": [ 3877567 ],
            "A": [ 3877616 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878256 ],
            "Q": [ 3877506 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877616 ],
            "A": [ 3877567 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877957 ],
            "CLK": [  ],
            "D": [ 3878310 ],
            "C": [ 3877907 ],
            "B": [ 3877909 ],
            "A": [ 3877917 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877622 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877623 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877958 ],
            "CLK": [  ],
            "D": [ 3877919 ],
            "C": [ 3877921 ],
            "B": [ 3877932 ],
            "A": [ 3877911 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877627 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877628 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877578 ],
            "CLK": [  ],
            "D": [ 3877635 ],
            "C": [ 3877634 ],
            "B": [ 3877633 ],
            "A": [ 3877632 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877610 ],
            "CLK": [  ],
            "D": [ 3877641 ],
            "C": [ 3877640 ],
            "B": [ 3877639 ],
            "A": [ 3877638 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877604 ],
            "CLK": [  ],
            "D": [ 3877646 ],
            "C": [ 3877645 ],
            "B": [ 3877644 ],
            "A": [ 3877643 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877601 ],
            "CLK": [  ],
            "D": [ 3877651 ],
            "C": [ 3877650 ],
            "B": [ 3877649 ],
            "A": [ 3877648 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877572 ],
            "CLK": [  ],
            "D": [ 3877656 ],
            "C": [ 3877655 ],
            "B": [ 3877654 ],
            "A": [ 3877653 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877699 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877746 ],
            "B": [ 3877739 ],
            "A": [ 3877742 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877663 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877664 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877705 ],
            "CLK": [  ],
            "D": [ 3877699 ],
            "C": [ 3877958 ],
            "B": [ 3877957 ],
            "A": [ 3877959 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877670 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877671 ],
            "CLK": [  ],
            "D": [ 3877681 ],
            "C": [ 3877679 ],
            "B": [ 3877677 ],
            "A": [ 3877675 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877703 ],
            "CLK": [  ],
            "D": [ 3877746 ],
            "C": [ 3877742 ],
            "B": [ 3877721 ],
            "A": [ 3877739 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877686 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877687 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877846 ],
            "CLK": [  ],
            "D": [ 3877742 ],
            "C": [ 3877739 ],
            "B": [ 3877721 ],
            "A": [ 3877746 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877691 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877692 ],
            "CLK": [  ],
            "D": [ 3877610 ],
            "C": [ 3877607 ],
            "B": [ 3877604 ],
            "A": [ 3877601 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877696 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877705 ],
            "B": [ 3877703 ],
            "A": [ 3877699 ]
          }
        },
        "byteReady_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877707 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877700 ]
          }
        },
        "byteReady_LUT1_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877709 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877700 ]
          }
        },
        "byteReady_LUT1_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877711 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877700 ]
          }
        },
        "byteReady_LUT1_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877713 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877700 ]
          }
        },
        "byteReady_LUT1_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877715 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877700 ]
          }
        },
        "byteReady_LUT1_I0_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877717 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877700 ]
          }
        },
        "dataIn_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877720 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877746 ],
            "B": [ 3877742 ],
            "A": [ 3877739 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877750 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877513 ],
            "B": [ 3877775 ],
            "A": [ 3877774 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877750 ],
            "Q": [ 3877753 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877780 ],
            "C": [ 3877779 ],
            "B": [ 3877778 ],
            "A": [ 3877777 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877750 ],
            "Q": [ 3877756 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877780 ],
            "C": [ 3877779 ],
            "B": [ 3877777 ],
            "A": [ 3877778 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000110100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877750 ],
            "Q": [ 3877759 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877780 ],
            "C": [ 3877779 ],
            "B": [ 3877778 ],
            "A": [ 3877777 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877750 ],
            "Q": [ 3877762 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877779 ],
            "C": [ 3877778 ],
            "B": [ 3877780 ],
            "A": [ 3877777 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0010000000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877750 ],
            "Q": [ 3877765 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877780 ],
            "C": [ 3877777 ],
            "B": [ 3877778 ],
            "A": [ 3877779 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000110111000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877750 ],
            "Q": [ 3877768 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877780 ],
            "C": [ 3877779 ],
            "B": [ 3877778 ],
            "A": [ 3877777 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000010110111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877750 ],
            "Q": [ 3877771 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877779 ],
            "C": [ 3877780 ],
            "B": [ 3877777 ],
            "A": [ 3877778 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878279 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877506 ],
            "B": [ 3878013 ],
            "A": [ 3877502 ]
          }
        },
        "led_OBUF_O_I_DFFR_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877711 ],
            "CE": [  ],
            "Q": [ 3877795 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877730 ]
          }
        },
        "led_OBUF_O_I_DFFR_Q_2_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877715 ],
            "CE": [  ],
            "Q": [ 3877801 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877734 ]
          }
        },
        "led_OBUF_O_I_DFFR_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877707 ],
            "CE": [  ],
            "Q": [ 3877789 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877726 ]
          }
        },
        "led_OBUF_O_I_DFFS_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877713 ],
            "CE": [  ],
            "Q": [ 3877798 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877732 ]
          }
        },
        "led_OBUF_O_I_DFFS_Q_2_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877717 ],
            "CE": [  ],
            "Q": [ 3877804 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877736 ]
          }
        },
        "led_OBUF_O_I_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877709 ],
            "CE": [  ],
            "Q": [ 3877792 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877728 ]
          }
        },
        "rxBitNumber_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877841 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877720 ],
            "A": [ 3877703 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877886 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877896 ],
            "B": [ 3877895 ],
            "A": [ 3877894 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877898 ],
            "CLK": [  ],
            "D": [ 3877742 ],
            "C": [ 3877746 ],
            "B": [ 3877739 ],
            "A": [ 3877894 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878013 ],
            "CLK": [  ],
            "D": [ 3877993 ],
            "C": [ 3878000 ],
            "B": [ 3878007 ],
            "A": [ 3877774 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877900 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877848 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877907 ],
            "B": [ 3877906 ],
            "A": [ 3877699 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877851 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877909 ],
            "B": [ 3877906 ],
            "A": [ 3877699 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877854 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877911 ],
            "B": [ 3877906 ],
            "A": [ 3877699 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_11_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877857 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877914 ],
            "B": [ 3877705 ],
            "A": [ 3877906 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877863 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877917 ],
            "B": [ 3877906 ],
            "A": [ 3877699 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877866 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877919 ],
            "B": [ 3877906 ],
            "A": [ 3877699 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877869 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877921 ],
            "B": [ 3877906 ],
            "A": [ 3877699 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877872 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877924 ],
            "B": [ 3877705 ],
            "A": [ 3877906 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877875 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877927 ],
            "B": [ 3877705 ],
            "A": [ 3877906 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877878 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877930 ],
            "B": [ 3877705 ],
            "A": [ 3877906 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877881 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877932 ],
            "B": [ 3877906 ],
            "A": [ 3877699 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877846 ],
            "Q": [ 3877884 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877935 ],
            "B": [ 3877705 ],
            "A": [ 3877906 ]
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878300 ],
            "CLK": [  ],
            "D": [ 3878138 ],
            "C": [ 3878084 ],
            "B": [ 3878140 ],
            "A": [ 3878090 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877937 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877938 ],
            "CLK": [  ],
            "D": [ 3877950 ],
            "C": [ 3877948 ],
            "B": [ 3877946 ],
            "A": [ 3877944 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877881 ],
            "A": [ 3877854 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877948 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877848 ],
            "B": [ 3877851 ],
            "A": [ 3877863 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877940 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877746 ],
            "B": [ 3877742 ],
            "A": [ 3877739 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877950 ],
            "CLK": [  ],
            "D": [ 3877866 ],
            "C": [ 3877869 ],
            "B": [ 3877872 ],
            "A": [ 3877884 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877946 ],
            "CLK": [  ],
            "D": [ 3877878 ],
            "C": [ 3877860 ],
            "B": [ 3877875 ],
            "A": [ 3877857 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877895 ],
            "CLK": [  ],
            "D": [ 3877960 ],
            "C": [ 3877959 ],
            "B": [ 3877958 ],
            "A": [ 3877957 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877742 ],
            "B": [ 3877746 ],
            "A": [ 3877739 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877886 ],
            "Q": [ 3877742 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877963 ],
            "B": [ 3877960 ],
            "A": [ 3877940 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877886 ],
            "Q": [ 3877746 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877963 ],
            "B": [ 3877742 ],
            "A": [ 3877746 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877886 ],
            "Q": [ 3877739 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877828 ],
            "C": [ 3877834 ],
            "B": [ 3877837 ],
            "A": [ 3877720 ]
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878299 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877967 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877968 ],
            "CLK": [  ],
            "D": [ 3877739 ],
            "C": [ 3877837 ],
            "B": [ 3877834 ],
            "A": [ 3877828 ]
          }
        },
        "txState_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877557 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877506 ],
            "B": [ 3877504 ],
            "A": [ 3877502 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877975 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877976 ],
            "CLK": [  ],
            "D": [ 3877950 ],
            "C": [ 3877948 ],
            "B": [ 3877946 ],
            "A": [ 3877944 ]
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878295 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877980 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877981 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878294 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877986 ],
            "CLK": [  ],
            "D": [ 3877699 ],
            "C": [ 3877958 ],
            "B": [ 3877957 ],
            "A": [ 3877959 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878002 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877513 ],
            "B": [ 3877775 ],
            "A": [ 3877774 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878009 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877513 ],
            "B": [ 3877775 ],
            "A": [ 3877774 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877990 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877513 ],
            "B": [ 3877775 ],
            "A": [ 3878013 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878070 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877666 ],
            "C": [ 3877557 ],
            "B": [ 3878016 ],
            "A": [ 3877775 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878074 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877681 ],
            "C": [ 3877557 ],
            "B": [ 3878016 ],
            "A": [ 3877775 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878078 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877661 ],
            "C": [ 3877557 ],
            "B": [ 3878016 ],
            "A": [ 3877775 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878084 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877679 ],
            "C": [ 3877557 ],
            "B": [ 3878016 ],
            "A": [ 3877775 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878090 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877677 ],
            "C": [ 3877557 ],
            "B": [ 3878016 ],
            "A": [ 3877775 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878146 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877655 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878150 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877654 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878122 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877643 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_11_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878126 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877641 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_12_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878130 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877640 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_13_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878134 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877639 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_14_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878136 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877638 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_15_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878098 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877635 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_16_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878100 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877634 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_17_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878138 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877633 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_18_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878140 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877632 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_19_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878092 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877675 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878154 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877653 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878158 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877651 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878162 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877650 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878164 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877649 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878106 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877648 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878110 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877646 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878114 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877645 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_F_LUT3_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877496 ],
            "Q": [ 3878118 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [  ],
            "C": [ 3877644 ],
            "B": [ 3878016 ],
            "A": [ 3877557 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877558 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878146 ],
            "B": [ 3878150 ],
            "A": [ 3878154 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878171 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878172 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878176 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878177 ],
            "CLK": [  ],
            "D": [ 3877607 ],
            "C": [ 3877604 ],
            "B": [ 3877601 ],
            "A": [ 3877572 ]
          }
        },
        "txBitNumber_DFFRE_Q_RESET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877996 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877513 ],
            "B": [ 3877775 ],
            "A": [ 3877774 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877617 ],
            "CLK": [  ],
            "D": [ 3877493 ],
            "C": [ 3877504 ],
            "B": [ 3877502 ],
            "A": [ 3877506 ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878235 ],
            "CLK": [  ],
            "D": [ 3877506 ],
            "C": [ 3877493 ],
            "B": [ 3877504 ],
            "A": [ 3877502 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878379 ],
            "CE": [ 3878235 ],
            "Q": [ 3878237 ],
            "F": [  ],
            "CLK": [ 3877697 ],
            "D": [ 3877513 ],
            "C": [ 3877774 ],
            "B": [ 3878241 ],
            "A": [ 3878240 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878241 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878244 ],
            "B": [ 3877993 ],
            "A": [ 3878243 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878244 ],
            "CLK": [  ],
            "D": [ 3878000 ],
            "C": [ 3878007 ],
            "B": [ 3877762 ],
            "A": [ 3877765 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878243 ],
            "CLK": [  ],
            "D": [ 3878007 ],
            "C": [ 3878000 ],
            "B": [ 3877768 ],
            "A": [ 3877771 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877559 ],
            "CLK": [  ],
            "D": [ 3878158 ],
            "C": [ 3878162 ],
            "B": [ 3878164 ],
            "A": [ 3878106 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878248 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101110100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878249 ],
            "CLK": [  ],
            "D": [ 3878000 ],
            "C": [ 3878252 ],
            "B": [ 3878007 ],
            "A": [ 3877753 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878252 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878007 ],
            "B": [ 3877756 ],
            "A": [ 3877759 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877774 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877502 ],
            "A": [ 3877504 ]
          }
        },
        "txState_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877513 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877504 ],
            "B": [ 3877502 ],
            "A": [ 3877506 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877560 ],
            "CLK": [  ],
            "D": [ 3878092 ],
            "C": [ 3878110 ],
            "B": [ 3878114 ],
            "A": [ 3878118 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100010001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878266 ],
            "CLK": [  ],
            "D": [ 3877498 ],
            "C": [ 3877511 ],
            "B": [ 3877497 ],
            "A": [ 3877493 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878267 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877497 ],
            "A": [ 3877493 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877523 ],
            "CLK": [  ],
            "D": [ 3878122 ],
            "C": [ 3878126 ],
            "B": [ 3878130 ],
            "A": [ 3878134 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878271 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877497 ],
            "A": [ 3877493 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878272 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877497 ],
            "A": [ 3877493 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877607 ],
            "SEL": [ 3877661 ],
            "I1": [ 3877659 ],
            "I0": [ 3877658 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877563 ],
            "SEL": [ 3877572 ],
            "I1": [ 3877589 ],
            "I0": [ 3877588 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877894 ],
            "SEL": [ 3877940 ],
            "I1": [ 3877938 ],
            "I0": [ 3877937 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878256 ],
            "SEL": [ 3877506 ],
            "I1": [ 3878264 ],
            "I0": [ 3878263 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877801 ],
            "PAD": [  ]
          }
        },
        "txState_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878016 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877506 ],
            "B": [ 3877502 ],
            "A": [ 3877504 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877616 ],
            "CLK": [  ],
            "D": [ 3877780 ],
            "C": [ 3877779 ],
            "B": [ 3877778 ],
            "A": [ 3877777 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877497 ],
            "SEL": [ 3877519 ],
            "I1": [ 3877518 ],
            "I0": [ 3877517 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877959 ],
            "SEL": [ 3877914 ],
            "I1": [ 3878313 ],
            "I0": [ 3878312 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877972 ],
            "SEL": [ 3877940 ],
            "I1": [ 3877976 ],
            "I0": [ 3877975 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877510 ],
            "SEL": [ 3877572 ],
            "I1": [ 3877684 ],
            "I0": [ 3877683 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877584 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877544 ],
            "SEL": [ 3877527 ],
            "I1": [ 3877548 ],
            "I0": [ 3877547 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877620 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877628 ],
            "I0": [ 3877627 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877658 ],
            "SEL": [ 3877666 ],
            "I1": [ 3877664 ],
            "I0": [ 3877663 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877562 ],
            "SEL": [ 3877572 ],
            "I1": [ 3877570 ],
            "I0": [ 3877569 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877963 ],
            "SEL": [ 3877746 ],
            "I1": [ 3877968 ],
            "I0": [ 3877967 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877583 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878315 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877576 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878261 ],
            "SEL": [ 3877504 ],
            "I1": [ 3878280 ],
            "I0": [ 3878279 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878168 ],
            "SEL": [ 3877610 ],
            "I1": [ 3878172 ],
            "I0": [ 3878171 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877896 ],
            "SEL": [ 3877846 ],
            "I1": [ 3877986 ],
            "I0": [ 3877985 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877973 ],
            "SEL": [ 3877940 ],
            "I1": [ 3877981 ],
            "I0": [ 3877980 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877521 ],
            "SEL": [ 3877527 ],
            "I1": [ 3877526 ],
            "I0": [ 3877525 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877517 ],
            "SEL": [ 3877523 ],
            "I1": [ 3877522 ],
            "I0": [ 3877521 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877522 ],
            "SEL": [ 3877527 ],
            "I1": [ 3877540 ],
            "I0": [ 3877539 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877545 ],
            "SEL": [ 3877527 ],
            "I1": [ 3877553 ],
            "I0": [ 3877552 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878379 ],
            "GW9C_ALWAYS_LOW0": [ 3878379 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877804 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877575 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877588 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877592 ],
            "I0": [ 3877591 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877509 ],
            "SEL": [ 3877572 ],
            "I1": [ 3877620 ],
            "I0": [ 3877619 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877906 ],
            "SEL": [ 3877960 ],
            "I1": [ 3877973 ],
            "I0": [ 3877972 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877518 ],
            "SEL": [ 3877523 ],
            "I1": [ 3877545 ],
            "I0": [ 3877544 ]
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877527 ],
            "SEL": [ 3878074 ],
            "I1": [ 3878292 ],
            "I0": [ 3878291 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877684 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877692 ],
            "I0": [ 3877691 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878263 ],
            "SEL": [ 3877565 ],
            "I1": [ 3878267 ],
            "I0": [ 3878266 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878169 ],
            "SEL": [ 3877610 ],
            "I1": [ 3878177 ],
            "I0": [ 3878176 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878381 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878240 ],
            "SEL": [ 3877993 ],
            "I1": [ 3878249 ],
            "I0": [ 3878248 ]
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878291 ],
            "SEL": [ 3878078 ],
            "I1": [ 3878295 ],
            "I0": [ 3878294 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878264 ],
            "SEL": [ 3877565 ],
            "I1": [ 3878272 ],
            "I0": [ 3878271 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877775 ],
            "SEL": [ 3877578 ],
            "I1": [ 3878169 ],
            "I0": [ 3878168 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878316 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877565 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877563 ],
            "I0": [ 3877562 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877795 ],
            "PAD": [  ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877519 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3878098 ],
            "B": [ 3878100 ],
            "A": [ 3878070 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877553 ],
            "CLK": [  ],
            "D": [ 3877560 ],
            "C": [ 3877559 ],
            "B": [ 3877558 ],
            "A": [ 3877557 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877552 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877570 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877584 ],
            "I0": [ 3877583 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877589 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877597 ],
            "I0": [ 3877596 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878280 ],
            "CLK": [  ],
            "D": [ 3877506 ],
            "C": [ 3878013 ],
            "B": [ 3877502 ],
            "A": [ 3877616 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877511 ],
            "SEL": [ 3877513 ],
            "I1": [ 3877510 ],
            "I0": [ 3877509 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877548 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877635 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878098 ],
            "A": [ 3878379 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877683 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877687 ],
            "I0": [ 3877686 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877798 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877659 ],
            "SEL": [ 3877666 ],
            "I1": [ 3877671 ],
            "I0": [ 3877670 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877619 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877623 ],
            "I0": [ 3877622 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877547 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878320 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877540 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877539 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878321 ],
            "CLK": [  ],
            "D": [ 3877927 ],
            "C": [ 3877930 ],
            "B": [ 3877935 ],
            "A": [ 3877902 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877525 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877498 ],
            "CLK": [  ],
            "D": [ 3877506 ],
            "C": [ 3877504 ],
            "B": [ 3877502 ],
            "A": [ 3877493 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878379 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877859 ],
            "SEL": [ 3877902 ],
            "I1": [ 3877900 ],
            "I0": [ 3877898 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877569 ],
            "SEL": [ 3877578 ],
            "I1": [ 3877576 ],
            "I0": [ 3877575 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877902 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877860 ],
            "A": [ 3878381 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877914 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877857 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877911 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877854 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877935 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877884 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877932 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877881 ],
            "A": [ 3878379 ]
          }
        },
        "btn1_IBUF_I_O_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877498 ],
            "A": [ 3877497 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877930 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877878 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877927 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877875 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877924 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877872 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877921 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877869 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877919 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877866 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877917 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877863 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:9.11-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877721 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877909 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877851 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877907 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877848 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878310 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878379 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878381 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxBitNumber_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877838 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877837 ],
            "A": [ 3878381 ]
          }
        },
        "uart_tx_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878379 ],
            "GW9C_ALWAYS_LOW0": [ 3878379 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878237 ],
            "PAD": [  ]
          }
        },
        "rxBitNumber_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877835 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877834 ],
            "A": [ 3878379 ]
          }
        },
        "rxBitNumber_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877830 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877828 ],
            "A": [ 3878379 ]
          }
        },
        "rxBitNumber_ALU_I1_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878381 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877675 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878092 ],
            "A": [ 3878381 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877677 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878090 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877632 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878140 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877679 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878084 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877633 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878138 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877661 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878078 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877681 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878074 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877666 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878070 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877634 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878100 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877638 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878136 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877639 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878134 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877640 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878130 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877641 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878126 ],
            "A": [ 3878379 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877792 ],
            "PAD": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877643 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878122 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877644 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878118 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877645 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878114 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877646 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878110 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877648 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878106 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877649 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878164 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877650 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878162 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877651 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878158 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877653 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878154 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877654 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878150 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877655 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878146 ],
            "A": [ 3878379 ]
          }
        },
        "btn1_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:12.11-12.15",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877493 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877656 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878379 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878381 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878005 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878007 ],
            "A": [ 3878381 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877998 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3878000 ],
            "A": [ 3878379 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877991 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877993 ],
            "A": [ 3878379 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878313 ],
            "SEL": [ 3877924 ],
            "I1": [ 3878321 ],
            "I0": [ 3878320 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878381 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878196 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877779 ],
            "A": [ 3878381 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878194 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877780 ],
            "A": [ 3878379 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878192 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877777 ],
            "A": [ 3878379 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878190 ],
            "CLK": [  ],
            "D": [ 3878381 ],
            "C": [ 3878381 ],
            "B": [ 3877778 ],
            "A": [ 3878379 ]
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878292 ],
            "SEL": [ 3878078 ],
            "I1": [ 3878300 ],
            "I0": [ 3878299 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878312 ],
            "SEL": [ 3877924 ],
            "I1": [ 3878316 ],
            "I0": [ 3878315 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:8.11-8.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877697 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877789 ],
            "PAD": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878381 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3878381 ]
          }
        }
      },
      "netnames": {
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878169 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF0;;1;R13C7_I1MUX1;R13C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF2;;1;R13C7_I0MUX1;R13C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878166 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[19]": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R11C9_X08;R11C9_Q5_X08;1;R11C9_B7;R11C9_X08_B7;1;R11C9_Q5;;1;R11C9_S25;R11C9_Q5_S250;1;R12C9_X04;R12C9_S251_X04;1;R12C9_B2;R12C9_X04_B2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txCounter[20]": {
          "hide_name": 0,
          "bits": [ 3878162 ] ,
          "attributes": {
            "ROUTING": "R12C9_N27;R12C9_N131_N270;1;R11C9_X06;R11C9_N271_X06;1;R11C9_C7;R11C9_X06_C7;1;R13C9_Q4;;1;R13C9_N13;R13C9_Q4_N130;1;R12C9_B3;R12C9_N131_B3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878161 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[21]": {
          "hide_name": 0,
          "bits": [ 3878158 ] ,
          "attributes": {
            "ROUTING": "R11C9_S13;R11C9_Q1_S130;1;R11C9_D7;R11C9_S130_D7;1;R11C9_Q1;;1;R11C9_SN20;R11C9_Q1_SN20;1;R12C9_B4;R12C9_S121_B4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878157 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[22]": {
          "hide_name": 0,
          "bits": [ 3878154 ] ,
          "attributes": {
            "ROUTING": "R12C9_W20;R12C9_N101_W200;1;R12C9_A7;R12C9_W200_A7;1;R13C9_Q5;;1;R13C9_N10;R13C9_Q5_N100;1;R12C9_B5;R12C9_N101_B5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878153 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[23]": {
          "hide_name": 0,
          "bits": [ 3878150 ] ,
          "attributes": {
            "ROUTING": "R12C10_EW10;R12C10_Q5_EW10;1;R12C9_B7;R12C9_W111_B7;1;R12C10_Q5;;1;R12C10_X04;R12C10_Q5_X04;1;R12C10_B0;R12C10_X04_B0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878149 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[24]": {
          "hide_name": 0,
          "bits": [ 3878146 ] ,
          "attributes": {
            "ROUTING": "R11C10_S10;R11C10_Q4_S100;1;R12C10_W24;R12C10_S101_W240;1;R12C9_C7;R12C9_W241_C7;1;R11C10_Q4;;1;R11C10_SN10;R11C10_Q4_SN10;1;R12C10_B1;R12C10_S111_B1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878145 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878143 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878140 ] ,
          "attributes": {
            "ROUTING": "R12C6_N20;R12C6_N252_N200;1;R11C6_X07;R11C6_N201_X07;1;R11C6_B1;R11C6_X07_B1;1;R14C6_Q5;;1;R14C6_N25;R14C6_Q5_N250;1;R12C6_X04;R12C6_N252_X04;1;R12C6_B3;R12C6_X04_B3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": "R11C6_D1;R11C6_N202_D1;1;R13C6_Q0;;1;R13C6_N20;R13C6_Q0_N200;1;R12C6_X01;R12C6_N201_X01;1;R12C6_B5;R12C6_X01_B5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878136 ] ,
          "attributes": {
            "ROUTING": "R13C7_N21;R13C7_W111_N210;1;R12C7_X02;R12C7_N211_X02;1;R12C7_D7;R12C7_X02_D7;1;R13C8_Q5;;1;R13C8_EW10;R13C8_Q5_EW10;1;R13C7_N25;R13C7_W111_N250;1;R12C7_B5;R12C7_N251_B5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878134 ] ,
          "attributes": {
            "ROUTING": "R12C8_A7;R12C8_N231_A7;1;R13C8_Q3;;1;R13C8_N23;R13C8_Q3_N230;1;R12C8_B0;R12C8_N231_B0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878130 ] ,
          "attributes": {
            "ROUTING": "R13C8_N24;R13C8_Q4_N240;1;R12C8_X05;R12C8_N241_X05;1;R12C8_B7;R12C8_X05_B7;1;R13C8_Q4;;1;R13C8_N13;R13C8_Q4_N130;1;R12C8_B1;R12C8_N131_B1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878129 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[13]": {
          "hide_name": 0,
          "bits": [ 3878126 ] ,
          "attributes": {
            "ROUTING": "R12C8_C7;R12C8_N201_C7;1;R13C8_Q0;;1;R13C8_N20;R13C8_Q0_N200;1;R12C8_X01;R12C8_N201_X01;1;R12C8_B2;R12C8_X01_B2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878125 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[14]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": "R12C8_D7;R12C8_S111_D7;1;R11C8_Q5;;1;R11C8_SN10;R11C8_Q5_SN10;1;R12C8_B3;R12C8_S111_B3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878121 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[15]": {
          "hide_name": 0,
          "bits": [ 3878118 ] ,
          "attributes": {
            "ROUTING": "R11C8_X07;R11C8_Q4_X07;1;R11C8_A3;R11C8_X07_A3;1;R11C8_Q4;;1;R11C8_SN20;R11C8_Q4_SN20;1;R12C8_B4;R12C8_S121_B4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878117 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[16]": {
          "hide_name": 0,
          "bits": [ 3878114 ] ,
          "attributes": {
            "ROUTING": "R12C8_N24;R12C8_N101_N240;1;R11C8_X03;R11C8_N241_X03;1;R11C8_B3;R11C8_X03_B3;1;R13C8_Q2;;1;R13C8_N10;R13C8_Q2_N100;1;R12C8_B5;R12C8_N101_B5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878113 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[17]": {
          "hide_name": 0,
          "bits": [ 3878110 ] ,
          "attributes": {
            "ROUTING": "R11C9_EW20;R11C9_Q0_EW20;1;R11C8_W22;R11C8_W121_W220;1;R11C8_C3;R11C8_W220_C3;1;R11C9_Q0;;1;R11C9_S10;R11C9_Q0_S100;1;R12C9_S24;R12C9_S101_S240;1;R12C9_B0;R12C9_S240_B0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878109 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[18]": {
          "hide_name": 0,
          "bits": [ 3878106 ] ,
          "attributes": {
            "ROUTING": "R11C9_E13;R11C9_Q2_E130;1;R11C9_A7;R11C9_E130_A7;1;R11C9_Q2;;1;R11C9_SN10;R11C9_Q2_SN10;1;R12C9_B1;R12C9_S111_B1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878105 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878103 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878100 ] ,
          "attributes": {
            "ROUTING": "R12C7_B7;R12C7_N101_B7;1;R13C7_Q4;;1;R13C7_N10;R13C7_Q4_N100;1;R12C7_W24;R12C7_N101_W240;1;R12C7_B3;R12C7_W240_B3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878098 ] ,
          "attributes": {
            "ROUTING": "R12C7_X06;R12C7_N252_X06;1;R12C7_C7;R12C7_X06_C7;1;R14C7_Q5;;1;R14C7_N25;R14C7_Q5_N250;1;R12C7_B4;R12C7_N252_B4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878097 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878095 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878092 ] ,
          "attributes": {
            "ROUTING": "R11C6_E25;R11C6_Q5_E250;1;R11C8_X08;R11C8_E252_X08;1;R11C8_D3;R11C8_X08_D3;1;R11C6_Q5;;1;R11C6_SN10;R11C6_Q5_SN10;1;R12C6_B1;R12C6_S111_B1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878090 ] ,
          "attributes": {
            "ROUTING": "R12C6_N27;R12C6_N131_N270;1;R11C6_A1;R11C6_N271_A1;1;R13C6_Q1;;1;R13C6_N13;R13C6_Q1_N130;1;R12C6_B2;R12C6_N131_B2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878089 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878087 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878084 ] ,
          "attributes": {
            "ROUTING": "R13C6_N25;R13C6_Q5_N250;1;R11C6_X04;R11C6_N252_X04;1;R11C6_C1;R11C6_X04_C1;1;R13C6_Q5;;1;R13C6_N10;R13C6_Q5_N100;1;R12C6_B4;R12C6_N101_B4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878083 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878081 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878078 ] ,
          "attributes": {
            "ROUTING": "R11C6_SEL2;R11C6_X06_SEL2;1;R12C6_N25;R12C6_N111_N250;1;R11C6_X06;R11C6_N251_X06;1;R11C6_SEL0;R11C6_X06_SEL0;1;R13C6_Q4;;1;R13C6_SN10;R13C6_Q4_SN10;1;R12C6_E21;R12C6_N111_E210;1;R12C7_B0;R12C7_E211_B0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878074 ] ,
          "attributes": {
            "ROUTING": "R12C7_N23;R12C7_N131_N230;1;R11C7_W23;R11C7_N231_W230;1;R11C6_X02;R11C6_W231_X02;1;R11C6_SEL1;R11C6_X02_SEL1;1;R13C7_Q5;;1;R13C7_N13;R13C7_Q5_N130;1;R12C7_B1;R12C7_N131_B1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878073 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878070 ] ,
          "attributes": {
            "ROUTING": "R12C7_A7;R12C7_X03_A7;1;R13C6_Q2;;1;R13C6_EW20;R13C6_Q2_EW20;1;R13C7_N26;R13C7_E121_N260;1;R12C7_X03;R12C7_N261_X03;1;R12C7_B2;R12C7_X03_B2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:83.12-83.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878069 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878067 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878331 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878328 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878321 ] ,
          "attributes": {
            "ROUTING": "R15C5_F1;;1;R15C5_I1MUX0;R15C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878320 ] ,
          "attributes": {
            "ROUTING": "R15C5_F0;;1;R15C5_I0MUX0;R15C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878316 ] ,
          "attributes": {
            "ROUTING": "R15C5_F3;;1;R15C5_I1MUX2;R15C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878315 ] ,
          "attributes": {
            "ROUTING": "R15C5_F2;;1;R15C5_I0MUX2;R15C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878313 ] ,
          "attributes": {
            "ROUTING": "R15C5_OF0;;1;R15C5_I1MUX1;R15C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878312 ] ,
          "attributes": {
            "ROUTING": "R15C5_OF2;;1;R15C5_I0MUX1;R15C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878310 ] ,
          "attributes": {
            "ROUTING": "R16C6_F2;;1;R16C6_D7;R16C6_F2_D7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878342 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878300 ] ,
          "attributes": {
            "ROUTING": "R11C6_F1;;1;R11C6_I1MUX0;R11C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": "R11C6_F0;;1;R11C6_I0MUX0;R11C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878295 ] ,
          "attributes": {
            "ROUTING": "R11C6_F3;;1;R11C6_I1MUX2;R11C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": "R11C6_F2;;1;R11C6_I0MUX2;R11C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878292 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF0;;1;R11C6_I1MUX1;R11C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_LUT3_I0_1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF2;;1;R11C6_I0MUX1;R11C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878280 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_I1MUX0;R15C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878279 ] ,
          "attributes": {
            "ROUTING": "R15C8_F0;;1;R15C8_I0MUX0;R15C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878272 ] ,
          "attributes": {
            "ROUTING": "R14C9_F1;;1;R14C9_I1MUX0;R14C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878271 ] ,
          "attributes": {
            "ROUTING": "R14C9_F0;;1;R14C9_I0MUX0;R14C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878267 ] ,
          "attributes": {
            "ROUTING": "R14C9_F3;;1;R14C9_I1MUX2;R14C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878266 ] ,
          "attributes": {
            "ROUTING": "R14C9_F2;;1;R14C9_I0MUX2;R14C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878016 ] ,
          "attributes": {
            "ROUTING": "R13C8_B2;R13C8_N131_B2;1;R13C8_B4;R13C8_X01_B4;1;R13C8_B3;R13C8_N131_B3;1;R14C8_EW10;R14C8_F2_EW10;1;R14C7_B5;R14C7_W111_B5;1;R13C8_X01;R13C8_N221_X01;1;R13C8_B5;R13C8_X01_B5;1;R14C8_N13;R14C8_F2_N130;1;R13C8_B0;R13C8_N131_B0;1;R13C7_B5;R13C7_X01_B5;1;R14C8_W22;R14C8_F2_W220;1;R14C6_X01;R14C6_W222_X01;1;R14C6_B5;R14C6_X01_B5;1;R13C9_B5;R13C9_X01_B5;1;R13C8_E22;R13C8_N121_E220;1;R13C9_X01;R13C9_E221_X01;1;R13C9_B4;R13C9_X01_B4;1;R13C7_X01;R13C7_W221_X01;1;R13C7_B4;R13C7_X01_B4;1;R11C8_B4;R11C8_X01_B4;1;R11C8_B5;R11C8_X01_B5;1;R11C9_X07;R11C9_N221_X07;1;R11C9_B1;R11C9_X07_B1;1;R11C6_X03;R11C6_N222_X03;1;R11C6_B5;R11C6_X03_B5;1;R11C10_B4;R11C10_X01_B4;1;R13C6_X05;R13C6_W222_X05;1;R13C6_B0;R13C6_X05_B0;1;R13C6_B4;R13C6_X01_B4;1;R13C6_B5;R13C6_X01_B5;1;R14C8_SN20;R14C8_F2_SN20;1;R13C8_W22;R13C8_N121_W220;1;R13C6_X01;R13C6_W222_X01;1;R13C6_B2;R13C6_X01_B2;1;R12C8_N22;R12C8_N222_N220;1;R11C9_B0;R11C9_X07_B0;1;R11C9_X01;R11C9_N221_X01;1;R11C9_B2;R11C9_X01_B2;1;R13C6_N22;R13C6_W222_N220;1;R12C9_N22;R12C9_E221_N220;1;R12C8_E22;R12C8_N222_E220;1;R12C10_X01;R12C10_E222_X01;1;R12C10_B5;R12C10_X01_B5;1;R12C10_N22;R12C10_E222_N220;1;R11C10_X01;R11C10_N221_X01;1;R14C8_F2;;1;R14C8_N22;R14C8_F2_N220;1;R11C8_X01;R11C8_N221_X01;1;R11C9_B5;R11C9_X01_B5;1;R13C6_B1;R13C6_X05_B1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878264 ] ,
          "attributes": {
            "ROUTING": "R14C9_OF0;;1;R14C9_I1MUX1;R14C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878013 ] ,
          "attributes": {
            "ROUTING": "R15C7_A6;R15C7_F7_A6;1;R15C7_EW20;R15C7_F7_EW20;1;R15C8_C1;R15C8_E121_C1;1;R15C7_F7;;1;R15C7_E13;R15C7_F7_E130;1;R15C8_B0;R15C8_E131_B0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3878009 ] ,
          "attributes": {
            "ROUTING": "R16C7_F0;;1;R16C7_X05;R16C7_F0_X05;1;R16C7_LSR1;R16C7_X05_LSR1;1"
          }
        },
        "txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3878007 ] ,
          "attributes": {
            "ROUTING": "R16C7_N21;R16C7_S100_N210;1;R15C7_B1;R15C7_N211_B1;1;R17C7_X07;R17C7_S221_X07;1;R17C7_B1;R17C7_X07_B1;1;R16C7_N10;R16C7_Q2_N100;1;R15C7_B7;R15C7_N101_B7;1;R18C7_C6;R18C7_S222_C6;1;R18C7_D3;R18C7_S222_D3;1;R16C7_S22;R16C7_Q2_S220;1;R16C7_Q2;;1;R16C7_S10;R16C7_Q2_S100;1;R17C7_E24;R17C7_S101_E240;1;R17C8_C7;R17C8_E241_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878005 ] ,
          "attributes": {
            "ROUTING": "R15C7_F1;;1;R15C7_S13;R15C7_F1_S130;1;R16C7_A2;R16C7_S131_A2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:144.36-144.51|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3878002 ] ,
          "attributes": {
            "ROUTING": "R16C7_F6;;1;R16C7_X07;R16C7_F6_X07;1;R16C7_LSR2;R16C7_X07_LSR2;1"
          }
        },
        "txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3878000 ] ,
          "attributes": {
            "ROUTING": "R16C7_SN20;R16C7_Q5_SN20;1;R17C7_D1;R17C7_S121_D1;1;R16C7_N13;R16C7_Q5_N130;1;R15C7_B2;R15C7_N131_B2;1;R16C7_SN10;R16C7_Q5_SN10;1;R15C7_C7;R15C7_N111_C7;1;R18C7_D6;R18C7_X04_D6;1;R18C7_C3;R18C7_X04_C3;1;R16C7_S25;R16C7_Q5_S250;1;R18C7_X04;R18C7_S252_X04;1;R16C7_Q5;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877998 ] ,
          "attributes": {
            "ROUTING": "R15C7_F2;;1;R15C7_S10;R15C7_F2_S100;1;R16C7_A5;R16C7_S101_A5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:144.36-144.51|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877996 ] ,
          "attributes": {
            "ROUTING": "R14C7_F0;;1;R14C7_W13;R14C7_F0_W130;1;R14C7_S27;R14C7_W130_S270;1;R15C7_LSR2;R15C7_S271_LSR2;1"
          }
        },
        "txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3877993 ] ,
          "attributes": {
            "ROUTING": "R17C7_X06;R17C7_S252_X06;1;R17C7_SEL0;R17C7_X06_SEL0;1;R15C7_B3;R15C7_X04_B3;1;R15C7_X04;R15C7_Q5_X04;1;R15C7_D7;R15C7_X04_D7;1;R15C7_Q5;;1;R15C7_S25;R15C7_Q5_S250;1;R17C7_B4;R17C7_S252_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877991 ] ,
          "attributes": {
            "ROUTING": "R15C7_F3;;1;R15C7_X06;R15C7_F3_X06;1;R15C7_A5;R15C7_X06_A5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:144.36-144.51|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877990 ] ,
          "attributes": {
            "ROUTING": "R16C7_CE1;R16C7_X06_CE1;1;R15C7_X07;R15C7_F6_X07;1;R15C7_CE2;R15C7_X07_CE2;1;R15C7_F6;;1;R15C7_W13;R15C7_F6_W130;1;R15C7_S27;R15C7_W130_S270;1;R16C7_X06;R16C7_S271_X06;1;R16C7_CE2;R16C7_X06_CE2;1"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877986 ] ,
          "attributes": {
            "ROUTING": "R15C6_F1;;1;R15C6_I1MUX0;R15C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877985 ] ,
          "attributes": {
            "ROUTING": "R15C6_F0;;1;R15C6_I0MUX0;R15C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877981 ] ,
          "attributes": {
            "ROUTING": "R17C6_F5;;1;R17C6_I1MUX4;R17C6_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877980 ] ,
          "attributes": {
            "ROUTING": "R17C6_F4;;1;R17C6_I0MUX4;R17C6_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877976 ] ,
          "attributes": {
            "ROUTING": "R17C6_F7;;1;R17C6_I1MUX6;R17C6_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": "R17C6_F6;;1;R17C6_I0MUX6;R17C6_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3877973 ] ,
          "attributes": {
            "ROUTING": "R17C6_OF4;;1;R17C6_I1MUX5;R17C6_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877972 ] ,
          "attributes": {
            "ROUTING": "R17C6_OF6;;1;R17C6_I0MUX5;R17C6_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877968 ] ,
          "attributes": {
            "ROUTING": "R14C4_F5;;1;R14C4_I1MUX4;R14C4_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877967 ] ,
          "attributes": {
            "ROUTING": "R14C4_F4;;1;R14C4_I0MUX4;R14C4_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877963 ] ,
          "attributes": {
            "ROUTING": "R14C4_N13;R14C4_OF4_N130;1;R14C4_W83;R14C4_N130_W830;1;R14C5_W10;R14C5_E838_W100;1;R14C4_C0;R14C4_W101_C0;1;R14C4_OF4;;1;R14C4_E24;R14C4_OF4_E240;1;R14C5_C2;R14C5_E241_C2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3[5]": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R15C5_E20;R15C5_S201_E200;1;R15C6_D6;R15C6_E201_D6;1;R14C5_S20;R14C5_F0_S200;1;R16C5_S20;R16C5_S202_S200;1;R17C5_E20;R17C5_S201_E200;1;R17C6_X01;R17C6_E201_X01;1;R17C6_SEL5;R17C6_X01_SEL5;1;R14C5_F0;;1;R14C5_X01;R14C5_F0_X01;1;R14C5_B2;R14C5_X01_B2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877959 ] ,
          "attributes": {
            "ROUTING": "R15C6_X06;R15C6_E211_X06;1;R15C6_C6;R15C6_X06_C6;1;R15C5_E21;R15C5_OF1_E210;1;R15C6_X02;R15C6_E211_X02;1;R15C6_A1;R15C6_X02_A1;1;R15C5_OF1;;1;R15C5_S21;R15C5_OF1_S210;1;R15C5_A7;R15C5_S210_A7;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3877958 ] ,
          "attributes": {
            "ROUTING": "R15C6_C1;R15C6_E261_C1;1;R15C5_E26;R15C5_N261_E260;1;R15C6_X07;R15C6_E261_X07;1;R15C6_B6;R15C6_X07_B6;1;R16C5_F6;;1;R16C5_N26;R16C5_F6_N260;1;R15C5_X05;R15C5_N261_X05;1;R15C5_C7;R15C5_X05_C7;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877957 ] ,
          "attributes": {
            "ROUTING": "R15C6_B1;R15C6_N131_B1;1;R16C6_SN20;R16C6_F7_SN20;1;R15C6_A6;R15C6_N121_A6;1;R16C6_F7;;1;R16C6_N13;R16C6_F7_N130;1;R15C6_W23;R15C6_N131_W230;1;R15C5_B7;R15C5_W231_B7;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877950 ] ,
          "attributes": {
            "ROUTING": "R17C5_E22;R17C5_S121_E220;1;R17C6_D7;R17C6_E221_D7;1;R16C5_SN20;R16C5_F7_SN20;1;R17C5_D1;R17C5_S121_D1;1;R16C5_F7;;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877948 ] ,
          "attributes": {
            "ROUTING": "R16C6_S13;R16C6_F6_S130;1;R17C6_C7;R17C6_S131_C7;1;R16C6_F6;;1;R16C6_EW20;R16C6_F6_EW20;1;R16C5_S26;R16C5_W121_S260;1;R17C5_C1;R17C5_S261_C1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877946 ] ,
          "attributes": {
            "ROUTING": "R17C5_S10;R17C5_F7_S100;1;R17C5_B1;R17C5_S100_B1;1;R17C5_F7;;1;R17C5_E13;R17C5_F7_E130;1;R17C6_B7;R17C6_E131_B7;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877944 ] ,
          "attributes": {
            "ROUTING": "R17C4_EW10;R17C4_F1_EW10;1;R17C5_A1;R17C5_E111_A1;1;R17C4_F1;;1;R17C4_E21;R17C4_F1_E210;1;R17C6_X06;R17C6_E212_X06;1;R17C6_A7;R17C6_X06_A7;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877940 ] ,
          "attributes": {
            "ROUTING": "R14C5_S10;R14C5_F1_S100;1;R15C5_S20;R15C5_S101_S200;1;R17C5_X07;R17C5_S202_X07;1;R17C5_SEL0;R17C5_X07_SEL0;1;R17C6_SEL4;R17C6_X05_SEL4;1;R14C5_EW20;R14C5_F1_EW20;1;R14C6_S26;R14C6_E121_S260;1;R16C6_S26;R16C6_S262_S260;1;R17C6_X05;R17C6_S261_X05;1;R17C6_SEL6;R17C6_X05_SEL6;1;R14C5_F1;;1;R14C5_X02;R14C5_F1_X02;1;R14C5_A2;R14C5_X02_A2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877938 ] ,
          "attributes": {
            "ROUTING": "R17C5_F1;;1;R17C5_I1MUX0;R17C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877937 ] ,
          "attributes": {
            "ROUTING": "R17C5_F0;;1;R17C5_I0MUX0;R17C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877935 ] ,
          "attributes": {
            "ROUTING": "R15C5_X06;R15C5_E231_X06;1;R15C5_C5;R15C5_X06_C5;1;R16C4_F4;;1;R16C4_N13;R16C4_F4_N130;1;R15C4_E23;R15C4_N131_E230;1;R15C5_B1;R15C5_E231_B1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877932 ] ,
          "attributes": {
            "ROUTING": "R16C4_S10;R16C4_F5_S100;1;R17C4_C3;R17C4_S101_C3;1;R16C4_F5;;1;R16C4_E13;R16C4_F5_E130;1;R16C5_B6;R16C5_E131_B6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877930 ] ,
          "attributes": {
            "ROUTING": "R16C5_S10;R16C5_F0_S100;1;R17C5_C2;R17C5_S101_C2;1;R16C5_F0;;1;R16C5_N20;R16C5_F0_N200;1;R15C5_X01;R15C5_N201_X01;1;R15C5_C1;R15C5_X01_C1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": "R16C5_SN10;R16C5_F1_SN10;1;R15C5_C4;R15C5_N111_C4;1;R16C5_F1;;1;R16C5_N10;R16C5_F1_N100;1;R15C5_D1;R15C5_N101_D1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877924 ] ,
          "attributes": {
            "ROUTING": "R15C5_SEL2;R15C5_X07_SEL2;1;R16C5_N22;R16C5_F2_N220;1;R15C5_X07;R15C5_N221_X07;1;R15C5_SEL0;R15C5_X07_SEL0;1;R16C5_F2;;1;R16C5_S22;R16C5_F2_S220;1;R17C5_X01;R17C5_S221_X01;1;R17C5_C3;R17C5_X01_C3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877921 ] ,
          "attributes": {
            "ROUTING": "R16C5_X06;R16C5_F3_X06;1;R16C5_C6;R16C5_X06_C6;1;R16C5_F3;;1;R16C5_E10;R16C5_F3_E100;1;R16C6_S24;R16C6_E101_S240;1;R17C6_C2;R17C6_S241_C2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877919 ] ,
          "attributes": {
            "ROUTING": "R16C5_X07;R16C5_F4_X07;1;R16C5_D6;R16C5_X07_D6;1;R16C5_F4;;1;R16C5_S13;R16C5_F4_S130;1;R17C5_C5;R17C5_S131_C5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877917 ] ,
          "attributes": {
            "ROUTING": "R16C5_EW20;R16C5_F5_EW20;1;R16C6_C5;R16C6_E121_C5;1;R16C5_F5;;1;R16C5_EW10;R16C5_F5_EW10;1;R16C6_A7;R16C6_E111_A7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3877914 ] ,
          "attributes": {
            "ROUTING": "R15C4_E26;R15C4_N121_E260;1;R15C5_X03;R15C5_E261_X03;1;R15C5_SEL1;R15C5_X03_SEL1;1;R16C4_F2;;1;R16C4_SN20;R16C4_F2_SN20;1;R17C4_E26;R17C4_S121_E260;1;R17C5_C4;R17C5_E261_C4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877911 ] ,
          "attributes": {
            "ROUTING": "R16C4_S13;R16C4_F3_S130;1;R17C4_C4;R17C4_S131_C4;1;R16C4_F3;;1;R16C4_EW10;R16C4_F3_EW10;1;R16C5_A6;R16C5_E111_A6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": "R16C6_N10;R16C6_F0_N100;1;R16C6_C4;R16C6_N100_C4;1;R16C6_F0;;1;R16C6_W13;R16C6_F0_W130;1;R16C6_B7;R16C6_W130_B7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877907 ] ,
          "attributes": {
            "ROUTING": "R16C6_S10;R16C6_F1_S100;1;R17C6_C3;R17C6_S101_C3;1;R16C6_F1;;1;R16C6_X06;R16C6_F1_X06;1;R16C6_C7;R16C6_X06_C7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3877906 ] ,
          "attributes": {
            "ROUTING": "R17C6_B3;R17C6_S130_B3;1;R17C6_S13;R17C6_OF5_S130;1;R17C6_B2;R17C6_S130_B2;1;R16C6_B4;R16C6_N251_B4;1;R17C5_X08;R17C5_W251_X08;1;R17C5_B5;R17C5_X08_B5;1;R17C5_A3;R17C5_W251_A3;1;R16C6_B5;R16C6_N251_B5;1;R17C5_A2;R17C5_W251_A2;1;R17C5_A4;R17C5_W251_A4;1;R17C4_X04;R17C4_W252_X04;1;R17C4_B3;R17C4_X04_B3;1;R17C6_W25;R17C6_OF5_W250;1;R17C4_X08;R17C4_W252_X08;1;R17C4_B4;R17C4_X08_B4;1;R15C5_A5;R15C5_W251_A5;1;R17C6_OF5;;1;R17C6_N25;R17C6_OF5_N250;1;R15C6_W25;R15C6_N252_W250;1;R15C5_A4;R15C5_W251_A4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R16C4_EW20;R16C4_F1_EW20;1;R16C3_N26;R16C3_W121_N260;1;R15C3_E26;R15C3_N261_E260;1;R15C4_SEL0;R15C4_E261_SEL0;1;R16C4_F1;;1;R16C4_SN10;R16C4_F1_SN10;1;R15C4_E25;R15C4_N111_E250;1;R15C5_A1;R15C5_E251_A1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": "R15C4_F1;;1;R15C4_I1MUX0;R15C4_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R15C4_F0;;1;R15C4_I0MUX0;R15C4_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877896 ] ,
          "attributes": {
            "ROUTING": "R15C6_OF0;;1;R15C6_E10;R15C6_OF0_E100;1;R15C6_S22;R15C6_E100_S220;1;R15C6_C5;R15C6_S220_C5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877895 ] ,
          "attributes": {
            "ROUTING": "R15C6_F6;;1;R15C6_W10;R15C6_F6_W100;1;R15C6_B5;R15C6_W100_B5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R17C5_E10;R17C5_OF0_E100;1;R17C6_N24;R17C6_E101_N240;1;R15C6_X05;R15C6_N242_X05;1;R15C6_A5;R15C6_X05_A5;1;R17C5_OF0;;1;R17C5_N20;R17C5_OF0_N200;1;R15C5_W20;R15C5_N202_W200;1;R15C4_X01;R15C4_W201_X01;1;R15C4_A0;R15C4_X01_A0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878261 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF0;;1;R15C8_E10;R15C8_OF0_E100;1;R15C8_A5;R15C8_E100_A5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:0.0-0.0|c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:116.5-170.12|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878171 ] ,
          "attributes": {
            "ROUTING": "R13C7_F2;;1;R13C7_I0MUX2;R13C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878263 ] ,
          "attributes": {
            "ROUTING": "R14C9_OF2;;1;R14C9_I0MUX1;R14C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877886 ] ,
          "attributes": {
            "ROUTING": "R14C4_CE1;R14C4_W212_CE1;1;R14C5_CE1;R14C5_W211_CE1;1;R15C6_F5;;1;R15C6_SN10;R15C6_F5_SN10;1;R14C6_W21;R14C6_N111_W210;1;R14C4_CE0;R14C4_W212_CE0;1"
          }
        },
        "rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877884 ] ,
          "attributes": {
            "ROUTING": "R15C5_S10;R15C5_Q5_S100;1;R16C5_A7;R16C5_S101_A7;1;R15C5_Q5;;1;R15C5_W13;R15C5_Q5_W130;1;R15C4_S27;R15C4_W131_S270;1;R16C4_B4;R16C4_S271_B4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878256 ] ,
          "attributes": {
            "ROUTING": "R14C9_S21;R14C9_OF1_S210;1;R15C9_CE0;R15C9_S211_CE0;1;R14C9_OF1;;1;R14C9_SN10;R14C9_OF1_SN10;1;R15C9_W21;R15C9_S111_W210;1;R15C8_CE2;R15C8_W211_CE2;1"
          }
        },
        "rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": "R17C4_S10;R17C4_Q3_S100;1;R17C4_B1;R17C4_S100_B1;1;R17C4_Q3;;1;R17C4_N10;R17C4_Q3_N100;1;R16C4_B5;R16C4_N101_B5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878252 ] ,
          "attributes": {
            "ROUTING": "R17C8_F7;;1;R17C8_W10;R17C8_F7_W100;1;R17C7_C1;R17C7_W101_C1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 3877878 ] ,
          "attributes": {
            "ROUTING": "R17C5_S13;R17C5_Q2_S130;1;R17C5_D7;R17C5_S130_D7;1;R17C5_Q2;;1;R17C5_N13;R17C5_Q2_N130;1;R16C5_B0;R16C5_N131_B0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878249 ] ,
          "attributes": {
            "ROUTING": "R17C7_F1;;1;R17C7_I1MUX0;R17C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 3877875 ] ,
          "attributes": {
            "ROUTING": "R15C5_SN10;R15C5_Q4_SN10;1;R16C5_B1;R16C5_S111_B1;1;R15C5_Q4;;1;R15C5_S24;R15C5_Q4_S240;1;R17C5_X05;R17C5_S242_X05;1;R17C5_B7;R17C5_X05_B7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878248 ] ,
          "attributes": {
            "ROUTING": "R17C7_F0;;1;R17C7_I0MUX0;R17C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R17C5_N23;R17C5_Q3_N230;1;R16C5_B2;R16C5_N231_B2;1;R17C5_Q3;;1;R17C5_N10;R17C5_Q3_N100;1;R16C5_B7;R16C5_N101_B7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878244 ] ,
          "attributes": {
            "ROUTING": "R18C7_F6;;1;R18C7_SN10;R18C7_F6_SN10;1;R17C7_C4;R17C7_N111_C4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 3877869 ] ,
          "attributes": {
            "ROUTING": "R16C5_X03;R16C5_W261_X03;1;R16C5_B3;R16C5_X03_B3;1;R17C6_Q2;;1;R17C6_SN20;R17C6_Q2_SN20;1;R16C6_W26;R16C6_N121_W260;1;R16C5_C7;R16C5_W261_C7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878243 ] ,
          "attributes": {
            "ROUTING": "R18C7_F3;;1;R18C7_SN20;R18C7_F3_SN20;1;R17C7_A4;R17C7_N121_A4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 3877866 ] ,
          "attributes": {
            "ROUTING": "R16C5_B4;R16C5_N251_B4;1;R17C5_Q5;;1;R17C5_N25;R17C5_Q5_N250;1;R16C5_X04;R16C5_N251_X04;1;R16C5_D7;R16C5_X04_D7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878241 ] ,
          "attributes": {
            "ROUTING": "R17C7_F4;;1;R17C7_S13;R17C7_F4_S130;1;R17C7_B2;R17C7_S130_B2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 3877863 ] ,
          "attributes": {
            "ROUTING": "R16C6_E13;R16C6_Q5_E130;1;R16C6_A6;R16C6_E130_A6;1;R16C6_Q5;;1;R16C6_EW10;R16C6_Q5_EW10;1;R16C5_B5;R16C5_W111_B5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878240 ] ,
          "attributes": {
            "ROUTING": "R17C7_OF0;;1;R17C7_E20;R17C7_OF0_E200;1;R17C7_A2;R17C7_E200_A2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877860 ] ,
          "attributes": {
            "ROUTING": "R15C4_EW20;R15C4_Q3_EW20;1;R15C5_S22;R15C5_E121_S220;1;R17C5_C7;R17C5_S222_C7;1;R15C4_SN10;R15C4_Q3_SN10;1;R16C4_B1;R16C4_S111_B1;1;R15C4_Q3;;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I0_LUT4_I0_F_MUX2_LUT5_I0_O[0]": {
          "hide_name": 0,
          "bits": [ 3877859 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF0;;1;R15C4_E20;R15C4_OF0_E200;1;R15C4_A3;R15C4_E200_A3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:0.0-0.0|c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:30.5-69.12|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": "R17C5_X03;R17C5_Q4_X03;1;R17C5_A7;R17C5_X03_A7;1;R17C5_Q4;;1;R17C5_SN10;R17C5_Q4_SN10;1;R16C5_W21;R16C5_N111_W210;1;R16C4_B2;R16C4_W211_B2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 3878237 ] ,
          "attributes": {
            "ROUTING": "R17C7_Q2;;1;R17C7_W22;R17C7_Q2_W220;1;R17C5_W23;R17C5_W222_W230;1;R17C3_S23;R17C3_W232_S230;1;R19C3_S23;R19C3_S232_S230;1;R21C3_S26;R21C3_S232_S260;1;R23C3_S26;R23C3_S262_S260;1;R25C3_S27;R25C3_S262_S270;1;R27C3_S27;R27C3_S272_S270;1;R29C3_W27;R29C3_S272_W270;1;R29C2_A0;R29C2_W271_A0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:85.5-85.18"
          }
        },
        "rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877854 ] ,
          "attributes": {
            "ROUTING": "R17C4_X03;R17C4_Q4_X03;1;R17C4_A1;R17C4_X03_A1;1;R17C4_Q4;;1;R17C4_N13;R17C4_Q4_N130;1;R16C4_B3;R16C4_N131_B3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878337 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 3877851 ] ,
          "attributes": {
            "ROUTING": "R16C6_B0;R16C6_X07_B0;1;R16C6_Q4;;1;R16C6_X07;R16C6_Q4_X07;1;R16C6_B6;R16C6_X07_B6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878235 ] ,
          "attributes": {
            "ROUTING": "R15C8_F2;;1;R15C8_EW10;R15C8_F2_EW10;1;R15C7_S21;R15C7_W111_S210;1;R17C7_CE1;R17C7_S212_CE1;1"
          }
        },
        "rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 3877848 ] ,
          "attributes": {
            "ROUTING": "R17C6_N13;R17C6_Q3_N130;1;R16C6_B1;R16C6_N131_B1;1;R17C6_Q3;;1;R17C6_SN10;R17C6_Q3_SN10;1;R16C6_C6;R16C6_N111_C6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:18.12-18.21"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878206 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3877846 ] ,
          "attributes": {
            "ROUTING": "R17C5_CE2;R17C5_E271_CE2;1;R16C6_CE2;R16C6_E272_CE2;1;R17C4_CE1;R17C4_X06_CE1;1;R17C4_X06;R17C4_S271_X06;1;R17C4_CE2;R17C4_X06_CE2;1;R15C4_S13;R15C4_F7_S130;1;R16C4_S27;R16C4_S131_S270;1;R17C4_E27;R17C4_S271_E270;1;R17C5_CE1;R17C5_E271_CE1;1;R15C6_X08;R15C6_E272_X08;1;R15C6_SEL0;R15C6_X08_SEL0;1;R15C4_E27;R15C4_F7_E270;1;R15C6_S27;R15C6_E272_S270;1;R17C6_X08;R17C6_S272_X08;1;R17C6_CE1;R17C6_X08_CE1;1;R15C4_F7;;1;R15C4_CE1;R15C4_X08_CE1;1;R15C4_X08;R15C4_F7_X08;1;R15C5_CE2;R15C5_E271_CE2;1;R16C4_E27;R16C4_S131_E270;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877841 ] ,
          "attributes": {
            "ROUTING": "R15C3_CE1;R15C3_X05_CE1;1;R14C3_S26;R14C3_F6_S260;1;R15C3_X05;R15C3_S261_X05;1;R15C3_CE0;R15C3_X05_CE0;1;R14C3_F6;;1;R14C3_X07;R14C3_F6_X07;1;R14C3_CE2;R14C3_X07_CE2;1"
          }
        },
        "rxBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": "R14C3_F1;;1;R14C3_S13;R14C3_F1_S130;1;R15C3_A3;R15C3_S131_A3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:55.28-55.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3877837 ] ,
          "attributes": {
            "ROUTING": "R14C4_X03;R14C4_E241_X03;1;R14C4_B2;R14C4_X03_B2;1;R15C3_N13;R15C3_Q3_N130;1;R14C3_B1;R14C3_N131_B1;1;R15C3_Q3;;1;R15C3_N10;R15C3_Q3_N100;1;R14C3_E24;R14C3_N101_E240;1;R14C4_C5;R14C4_E241_C5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:20.11-20.22"
          }
        },
        "rxBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": "R14C3_F2;;1;R14C3_S22;R14C3_F2_S220;1;R15C3_X01;R15C3_S221_X01;1;R15C3_A1;R15C3_X01_A1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:55.28-55.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3877834 ] ,
          "attributes": {
            "ROUTING": "R14C4_X02;R14C4_E211_X02;1;R14C4_C2;R14C4_X02_C2;1;R15C3_N21;R15C3_Q1_N210;1;R14C3_B2;R14C3_N211_B2;1;R15C3_Q1;;1;R15C3_SN10;R15C3_Q1_SN10;1;R14C3_E21;R14C3_N111_E210;1;R14C4_B5;R14C4_E211_B5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:20.11-20.22"
          }
        },
        "rxBitNumber_ALU_I1_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:55.28-55.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877830 ] ,
          "attributes": {
            "ROUTING": "R14C3_F3;;1;R14C3_X06;R14C3_F3_X06;1;R14C3_A5;R14C3_X06_A5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:55.28-55.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878381 ] ,
          "attributes": {
            "ROUTING": "R12C10_D1;R12C10_X03_D1;1;R16C4_C4;R16C4_X08_C4;1;R12C9_C0;R12C9_N241_C0;1;R12C10_D2;R12C10_X03_D2;1;R12C7_D2;R12C7_X08_D2;1;R12C7_C3;R12C7_X04_C3;1;R18C10_C0;R18C10_X04_C0;1;R12C10_C0;R12C10_N261_C0;1;R18C10_X08;R18C10_VCC_X08;1;R18C10_C4;R18C10_X08_C4;1;R12C6_D5;R12C6_X07_D5;1;R16C6_D1;R16C6_X03_D1;1;R15C7_A1;R15C7_X03_A1;1;R12C9_D4;R12C9_N260_D4;1;R16C5_C1;R16C5_W241_C1;1;R14C3_D1;R14C3_X03_D1;1;R18C10_C1;R18C10_X04_C1;1;R12C7_D0;R12C7_X08_D0;1;R16C5_C2;R16C5_W220_C2;1;R16C5_C5;R16C5_X08_C5;1;R12C9_D1;R12C9_X08_D1;1;R18C10_C3;R18C10_X04_C3;1;R16C4_C2;R16C4_X04_C2;1;R12C8_C0;R12C8_X04_C0;1;R16C5_D2;R16C5_X08_D2;1;R16C5_C4;R16C5_X08_C4;1;R12C6_D1;R12C6_X08_D1;1;R12C7_D1;R12C7_X08_D1;1;R12C10_W22;R12C10_VCC_W220;1;R12C10_C2;R12C10_W220_C2;1;R16C4_C1;R16C4_X04_C1;1;R14C3_C0;R14C3_N220_C0;1;R12C8_C3;R12C8_X04_C3;1;R12C9_D2;R12C9_X08_D2;1;R12C7_C5;R12C7_X08_C5;1;R14C3_A1;R14C3_X03_A1;1;R16C5_D0;R16C5_X08_D0;1;R16C6_D0;R16C6_X03_D0;1;R12C6_C0;R12C6_N220_C0;1;R13C9_N24;R13C9_VCC_N240;1;R12C9_C1;R12C9_N241_C1;1;R16C5_D5;R16C5_W270_D5;1;R16C4_A1;R16C4_X03_A1;1;R12C8_C2;R12C8_X04_C2;1;R12C8_D0;R12C8_X03_D0;1;R12C6_N22;R12C6_VCC_N220;1;R12C6_C1;R12C6_N220_C1;1;R16C4_D2;R16C4_X03_D2;1;R12C8_D3;R12C8_X03_D3;1;R18C10_D2;R18C10_X03_D2;1;R16C5_D1;R16C5_X08_D1;1;R16C4_D3;R16C4_X08_D3;1;R12C9_D0;R12C9_X08_D0;1;R13C10_N26;R13C10_VCC_N260;1;R12C10_C1;R12C10_N261_C1;1;R15C7_C2;R15C7_W220_C2;1;R12C9_C5;R12C9_X08_C5;1;R16C5_W27;R16C5_VCC_W270;1;R16C5_D4;R16C5_W270_D4;1;R12C8_C5;R12C8_S220_C5;1;R12C6_C4;R12C6_X08_C4;1;R15C7_D3;R15C7_X03_D3;1;R18C10_D3;R18C10_X03_D3;1;R15C7_C1;R15C7_N220_C1;1;R16C6_W24;R16C6_VCC_W240;1;R16C5_C0;R16C5_W241_C0;1;R15C7_W22;R15C7_VCC_W220;1;R15C7_C3;R15C7_W220_C3;1;R14C3_C2;R14C3_W220_C2;1;R16C4_X08;R16C4_VCC_X08;1;R16C4_C5;R16C4_X08_C5;1;R18C10_A1;R18C10_X03_A1;1;R12C9_N26;R12C9_VCC_N260;1;R12C9_D5;R12C9_N260_D5;1;R12C9_D3;R12C9_X08_D3;1;R15C7_N22;R15C7_VCC_N220;1;R15C7_C0;R15C7_N220_C0;1;R14C3_D2;R14C3_X03_D2;1;R16C6_C0;R16C6_X04_C0;1;R16C4_X03;R16C4_VCC_X03;1;R16C4_D1;R16C4_X03_D1;1;R12C8_S22;R12C8_VCC_S220;1;R12C8_C4;R12C8_S220_C4;1;R12C6_C3;R12C6_W220_C3;1;R12C6_D4;R12C6_X07_D4;1;R12C7_D3;R12C7_X08_D3;1;R15C7_D1;R15C7_X03_D1;1;R16C4_C0;R16C4_X04_C0;1;R12C6_X03;R12C6_VCC_X03;1;R12C6_A1;R12C6_X03_A1;1;R14C3_X03;R14C3_VCC_X03;1;R14C3_D3;R14C3_X03_D3;1;R12C9_C2;R12C9_W220_C2;1;R16C6_C1;R16C6_X04_C1;1;R12C8_C1;R12C8_X04_C1;1;R16C4_X04;R16C4_VCC_X04;1;R16C4_C3;R16C4_X04_C3;1;R12C6_W22;R12C6_VCC_W220;1;R12C6_C2;R12C6_W220_C2;1;R12C8_D1;R12C8_X03_D1;1;R16C4_D4;R16C4_X07_D4;1;R18C10_X03;R18C10_VCC_X03;1;R18C10_D1;R18C10_X03_D1;1;R16C4_X07;R16C4_VCC_X07;1;R16C4_D5;R16C4_X07_D5;1;R12C8_X03;R12C8_VCC_X03;1;R12C8_D2;R12C8_X03_D2;1;R16C5_X08;R16C5_VCC_X08;1;R16C5_D3;R16C5_X08_D3;1;R15C7_X03;R15C7_VCC_X03;1;R15C7_D2;R15C7_X03_D2;1;R18C10_D4;R18C10_X04_D4;1;R12C6_D3;R12C6_X08_D3;1;R18C10_X04;R18C10_VCC_X04;1;R18C10_C2;R18C10_X04_C2;1;R12C7_C1;R12C7_X04_C1;1;R12C10_X03;R12C10_VCC_X03;1;R12C10_D0;R12C10_X03_D0;1;R12C7_D4;R12C7_X04_D4;1;R14C3_N22;R14C3_VCC_N220;1;R14C3_C1;R14C3_N220_C1;1;R14C3_W22;R14C3_VCC_W220;1;R14C3_C3;R14C3_W220_C3;1;R12C8_X04;R12C8_VCC_X04;1;R12C8_D5;R12C8_X04_D5;1;R12C9_X08;R12C9_VCC_X08;1;R12C9_C4;R12C9_X08_C4;1;R12C7_C0;R12C7_X04_C0;1;R12C7_D5;R12C7_X04_D5;1;R12C7_X08;R12C7_VCC_X08;1;R12C7_C4;R12C7_X08_C4;1;R16C6_X03;R16C6_VCC_X03;1;R16C6_D2;R16C6_X03_D2;1;R12C6_D2;R12C6_X08_D2;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R16C5_W22;R16C5_VCC_W220;1;R16C5_C3;R16C5_W220_C3;1;R12C6_X08;R12C6_VCC_X08;1;R12C6_C5;R12C6_X08_C5;1;R12C6_X07;R12C6_VCC_X07;1;R12C8_D4;R12C8_X04_D4;1;R12C7_X04;R12C7_VCC_X04;1;R12C7_C2;R12C7_X04_C2;1;R12C9_W22;R12C9_VCC_W220;1;R12C9_C3;R12C9_W220_C3;1;VCC;;1;R16C6_X04;R16C6_VCC_X04;1;R16C6_C2;R16C6_X04_C2;1"
          }
        },
        "rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3877828 ] ,
          "attributes": {
            "ROUTING": "R14C3_X04;R14C3_Q5_X04;1;R14C3_B3;R14C3_X04_B3;1;R14C3_E10;R14C3_Q5_E100;1;R14C4_D2;R14C4_E101_D2;1;R14C3_Q5;;1;R14C3_EW10;R14C3_Q5_EW10;1;R14C4_A5;R14C4_E111_A5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:20.11-20.22"
          }
        },
        "rxBitNumber_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:55.28-55.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_ALU_I1_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:55.28-55.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878199 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878203 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878194 ] ,
          "attributes": {
            "ROUTING": "R18C10_F2;;1;R18C10_SN20;R18C10_F2_SN20;1;R17C10_A4;R17C10_N121_A4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": "R18C10_F3;;1;R18C10_SN10;R18C10_F3_SN10;1;R17C10_A2;R17C10_N111_A2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878196 ] ,
          "attributes": {
            "ROUTING": "R18C10_F1;;1;R18C10_N21;R18C10_F1_N210;1;R17C10_X02;R17C10_N211_X02;1;R17C10_A3;R17C10_X02_A3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878344 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I[0]": {
          "hide_name": 0,
          "bits": [ 3877804 ] ,
          "attributes": {
            "ROUTING": "R17C2_Q1;;1;R17C2_EW20;R17C2_Q1_EW20;1;R17C1_N22;R17C1_W121_N220;1;R15C1_X01;R15C1_N222_X01;1;R15C1_A0;R15C1_X01_A0;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878348 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I[1]": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": "R18C2_Q2;;1;R18C2_N22;R18C2_Q2_N220;1;R16C2_W22;R16C2_N222_W220;1;R16C1_D1;R16C1_E222_D1;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878350 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I[2]": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": "R20C2_Q5;;1;R20C2_SN20;R20C2_Q5_SN20;1;R21C2_W22;R21C2_S121_W220;1;R21C1_D1;R21C1_E222_D1;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878356 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I[3]": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": "R21C2_Q2;;1;R21C2_W10;R21C2_Q2_W100;1;R21C1_S20;R21C1_W101_S200;1;R22C1_D1;R22C1_S201_D1;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878358 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I[4]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": "R22C2_Q4;;1;R22C2_SN20;R22C2_Q4_SN20;1;R23C2_S26;R23C2_S121_S260;1;R25C2_W26;R25C2_S262_W260;1;R25C1_X03;R25C1_W261_X03;1;R25C1_D1;R25C1_X03_D1;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878361 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I[5]": {
          "hide_name": 0,
          "bits": [ 3877789 ] ,
          "attributes": {
            "ROUTING": "R22C3_Q5;;1;R22C3_S25;R22C3_Q5_S250;1;R24C3_S20;R24C3_S252_S200;1;R26C3_W20;R26C3_S202_W200;1;R26C1_D1;R26C1_W202_D1;1"
          }
        },
        "txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877780 ] ,
          "attributes": {
            "ROUTING": "R17C8_D2;R17C8_W201_D2;1;R17C8_D5;R17C8_X07_D5;1;R17C8_X07;R17C8_W241_X07;1;R17C8_D4;R17C8_X07_D4;1;R17C10_SN10;R17C10_Q4_SN10;1;R18C10_B2;R18C10_S111_B2;1;R17C10_EW20;R17C10_Q4_EW20;1;R17C9_D7;R17C9_W121_D7;1;R18C7_D0;R18C7_S201_D0;1;R18C7_X01;R18C7_S201_X01;1;R18C7_B5;R18C7_X01_B5;1;R17C7_S20;R17C7_W202_S200;1;R18C7_D1;R18C7_S201_D1;1;R18C7_C4;R18C7_X05_C4;1;R17C10_Q4;;1;R17C10_W10;R17C10_Q4_W100;1;R17C9_W24;R17C9_W101_W240;1;R17C7_S24;R17C7_W242_S240;1;R17C9_W20;R17C9_W101_W200;1;R18C7_X05;R18C7_S241_X05;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:87.11-87.24"
          }
        },
        "txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877779 ] ,
          "attributes": {
            "ROUTING": "R17C8_C4;R17C8_X06_C4;1;R17C8_X06;R17C8_W232_X06;1;R17C8_C5;R17C8_X06_C5;1;R17C8_X02;R17C8_W232_X02;1;R17C8_C2;R17C8_X02_C2;1;R17C10_S23;R17C10_Q3_S230;1;R18C10_B1;R18C10_S231_B1;1;R17C9_X06;R17C9_W231_X06;1;R17C9_C7;R17C9_X06_C7;1;R18C7_D4;R18C7_S261_D4;1;R18C7_X03;R18C7_S261_X03;1;R18C7_A0;R18C7_X03_A0;1;R18C7_D5;R18C7_S261_D5;1;R17C10_Q3;;1;R17C10_W23;R17C10_Q3_W230;1;R17C8_W26;R17C8_W232_W260;1;R17C7_S26;R17C7_W261_S260;1;R18C7_C1;R18C7_S261_C1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:87.11-87.24"
          }
        },
        "txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877778 ] ,
          "attributes": {
            "ROUTING": "R17C9_W25;R17C9_W111_W250;1;R17C8_A5;R17C8_W251_A5;1;R17C8_B2;R17C8_W211_B2;1;R17C9_W21;R17C9_W111_W210;1;R17C8_B4;R17C8_W211_B4;1;R18C10_B4;R18C10_S121_B4;1;R17C10_EW10;R17C10_Q0_EW10;1;R17C9_B7;R17C9_W111_B7;1;R18C7_C5;R18C7_X06_C5;1;R18C7_B1;R18C7_W231_B1;1;R18C7_X06;R18C7_W231_X06;1;R18C7_A4;R18C7_X06_A4;1;R17C10_Q0;;1;R17C10_SN20;R17C10_Q0_SN20;1;R18C10_W22;R18C10_S121_W220;1;R18C8_W23;R18C8_W222_W230;1;R18C7_B0;R18C7_W231_B0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:87.11-87.24"
          }
        },
        "txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": "R17C8_A4;R17C8_X05_A4;1;R17C8_X01;R17C8_W222_X01;1;R17C8_B5;R17C8_X01_B5;1;R17C8_X05;R17C8_W222_X05;1;R17C8_A2;R17C8_X05_A2;1;R17C10_S22;R17C10_Q2_S220;1;R18C10_X01;R18C10_S221_X01;1;R18C10_B3;R18C10_X01_B3;1;R17C9_X01;R17C9_W221_X01;1;R17C9_A7;R17C9_X01_A7;1;R18C7_C0;R18C7_X02_C0;1;R18C7_X02;R18C7_S231_X02;1;R18C7_A1;R18C7_X02_A1;1;R18C7_X08;R18C7_S231_X08;1;R18C7_B4;R18C7_X08_B4;1;R17C10_Q2;;1;R17C10_W22;R17C10_Q2_W220;1;R17C8_W23;R17C8_W222_W230;1;R17C7_S23;R17C7_W231_S230;1;R18C7_A5;R18C7_S231_A5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:87.11-87.24"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877775 ] ,
          "attributes": {
            "ROUTING": "R16C7_X08;R16C7_S212_X08;1;R16C7_B6;R16C7_X08_B6;1;R16C7_B0;R16C7_S212_B0;1;R15C7_X08;R15C7_S211_X08;1;R15C7_B6;R15C7_X08_B6;1;R14C7_S21;R14C7_S111_S210;1;R16C7_S21;R16C7_S212_S210;1;R17C7_X08;R17C7_S211_X08;1;R17C7_B7;R17C7_X08_B7;1;R13C7_SN10;R13C7_OF1_SN10;1;R14C7_B0;R14C7_S111_B0;1;R13C7_E10;R13C7_OF1_E100;1;R13C7_A5;R13C7_E100_A5;1;R13C6_A2;R13C6_X02_A2;1;R13C6_A1;R13C6_X02_A1;1;R13C6_X02;R13C6_W211_X02;1;R13C6_A5;R13C6_X06_A5;1;R13C7_OF1;;1;R13C7_W21;R13C7_OF1_W210;1;R13C6_X06;R13C6_W211_X06;1;R13C6_A4;R13C6_X06_A4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877774 ] ,
          "attributes": {
            "ROUTING": "R16C7_X02;R16C7_S231_X02;1;R16C7_A0;R16C7_X02_A0;1;R17C7_A7;R17C7_S232_A7;1;R16C7_A6;R16C7_S231_A6;1;R15C7_N27;R15C7_W131_N270;1;R14C7_A0;R14C7_N271_A0;1;R15C7_S23;R15C7_W131_S230;1;R17C7_X04;R17C7_S232_X04;1;R17C7_C2;R17C7_X04_C2;1;R15C8_W13;R15C8_F7_W130;1;R15C8_F7;;1;R15C7_A7;R15C7_W131_A7;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 3877771 ] ,
          "attributes": {
            "ROUTING": "R18C7_Q4;;1;R18C7_X07;R18C7_Q4_X07;1;R18C7_A3;R18C7_X07_A3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:84.11-84.18"
          }
        },
        "txByteCounter_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878190 ] ,
          "attributes": {
            "ROUTING": "R18C10_F4;;1;R18C10_N24;R18C10_F4_N240;1;R17C10_X03;R17C10_N241_X03;1;R17C10_A0;R17C10_X03_A0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:156.38-156.55|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 3877768 ] ,
          "attributes": {
            "ROUTING": "R18C7_Q1;;1;R18C7_S13;R18C7_Q1_S130;1;R18C7_B3;R18C7_S130_B3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:84.11-84.18"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878186 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:144.36-144.51|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 3877765 ] ,
          "attributes": {
            "ROUTING": "R18C7_Q0;;1;R18C7_E13;R18C7_Q0_E130;1;R18C7_A6;R18C7_E130_A6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:84.11-84.18"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878183 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:144.36-144.51|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 3877762 ] ,
          "attributes": {
            "ROUTING": "R18C7_Q5;;1;R18C7_W13;R18C7_Q5_W130;1;R18C7_B6;R18C7_W130_B6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:84.11-84.18"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:144.36-144.51|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 3877759 ] ,
          "attributes": {
            "ROUTING": "R17C8_Q2;;1;R17C8_E13;R17C8_Q2_E130;1;R17C8_A7;R17C8_E130_A7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:84.11-84.18"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878177 ] ,
          "attributes": {
            "ROUTING": "R13C7_F1;;1;R13C7_I1MUX0;R13C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 3877756 ] ,
          "attributes": {
            "ROUTING": "R17C8_Q5;;1;R17C8_X08;R17C8_Q5_X08;1;R17C8_B7;R17C8_X08_B7;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:84.11-84.18"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878176 ] ,
          "attributes": {
            "ROUTING": "R13C7_F0;;1;R13C7_I0MUX0;R13C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 3877753 ] ,
          "attributes": {
            "ROUTING": "R17C8_Q4;;1;R17C8_W13;R17C8_Q4_W130;1;R17C7_A1;R17C7_W131_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878172 ] ,
          "attributes": {
            "ROUTING": "R13C7_F3;;1;R13C7_I1MUX2;R13C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877750 ] ,
          "attributes": {
            "ROUTING": "R18C7_CE2;R18C7_S211_CE2;1;R17C7_S10;R17C7_F7_S100;1;R17C7_S21;R17C7_S100_S210;1;R18C7_CE0;R18C7_S211_CE0;1;R17C8_CE1;R17C8_E271_CE1;1;R17C7_F7;;1;R17C7_E27;R17C7_F7_E270;1;R17C8_CE2;R17C8_E271_CE2;1"
          }
        },
        "rxState[0]": {
          "hide_name": 0,
          "bits": [ 3877746 ] ,
          "attributes": {
            "ROUTING": "R14C4_SEL4;R14C4_X05_SEL4;1;R15C4_W20;R15C4_S201_W200;1;R15C4_A7;R15C4_W200_A7;1;R14C4_S20;R14C4_Q0_S200;1;R15C4_X07;R15C4_S201_X07;1;R15C4_D5;R15C4_X07_D5;1;R14C4_N10;R14C4_Q0_N100;1;R14C4_A0;R14C4_N100_A0;1;R14C4_X05;R14C4_Q0_X05;1;R14C4_C6;R14C4_X05_C6;1;R15C4_W23;R15C4_S131_W230;1;R15C4_C0;R15C4_W230_C0;1;R14C4_E13;R14C4_Q0_E130;1;R14C5_B0;R14C5_E131_B0;1;R14C4_EW20;R14C4_Q0_EW20;1;R14C5_C1;R14C5_E121_C1;1;R14C4_Q0;;1;R14C4_S13;R14C4_Q0_S130;1;R15C4_C4;R15C4_S131_C4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState[1]": {
          "hide_name": 0,
          "bits": [ 3877742 ] ,
          "attributes": {
            "ROUTING": "R15C4_X04;R15C4_W271_X04;1;R15C4_D7;R15C4_X04_D7;1;R15C4_C5;R15C4_X06_C5;1;R15C4_X06;R15C4_S251_X06;1;R15C4_D0;R15C4_X06_D0;1;R14C5_C0;R14C5_E100_C0;1;R14C5_X05;R14C5_Q2_X05;1;R14C5_B1;R14C5_X05_B1;1;R14C4_B0;R14C4_W111_B0;1;R14C5_EW10;R14C5_Q2_EW10;1;R14C4_B6;R14C4_W111_B6;1;R14C4_S25;R14C4_W111_S250;1;R14C5_E10;R14C5_Q2_E100;1;R14C5_Q2;;1;R14C5_S13;R14C5_Q2_S130;1;R15C5_W27;R15C5_S131_W270;1;R15C4_A4;R15C4_W271_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState[2]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": "R14C4_S22;R14C4_Q2_S220;1;R15C4_C7;R15C4_S221_C7;1;R15C4_A5;R15C4_S101_A5;1;R14C5_A0;R14C5_N200_A0;1;R14C5_N20;R14C5_E101_N200;1;R14C5_A1;R14C5_N200_A1;1;R14C4_S10;R14C4_Q2_S100;1;R14C4_D5;R14C4_S100_D5;1;R14C4_A6;R14C4_X01_A6;1;R14C4_X01;R14C4_Q2_X01;1;R14C4_E10;R14C4_Q2_E100;1;R14C4_SN10;R14C4_Q2_SN10;1;R15C4_B0;R15C4_S111_B0;1;R14C4_Q2;;1;R14C4_SN20;R14C4_Q2_SN20;1;R15C4_B4;R15C4_S121_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[0]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": "R17C2_Q4;;1;R17C2_X03;R17C2_Q4_X03;1;R17C2_A1;R17C2_X03_A1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[1]": {
          "hide_name": 0,
          "bits": [ 3877734 ] ,
          "attributes": {
            "ROUTING": "R18C2_X05;R18C2_N222_X05;1;R18C2_A2;R18C2_X05_A2;1;R20C2_Q2;;1;R20C2_N22;R20C2_Q2_N220;1;R18C2_N23;R18C2_N222_N230;1;R17C2_A4;R17C2_N231_A4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[2]": {
          "hide_name": 0,
          "bits": [ 3877732 ] ,
          "attributes": {
            "ROUTING": "R21C2_SN10;R21C2_Q1_SN10;1;R20C2_A2;R20C2_N111_A2;1;R21C2_Q1;;1;R21C2_SN20;R21C2_Q1_SN20;1;R20C2_A5;R20C2_N121_A5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[3]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": "R21C2_A2;R21C2_N111_A2;1;R22C2_Q2;;1;R22C2_SN10;R22C2_Q2_SN10;1;R21C2_A1;R21C2_N111_A1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[4]": {
          "hide_name": 0,
          "bits": [ 3877728 ] ,
          "attributes": {
            "ROUTING": "R22C2_X02;R22C2_Q1_X02;1;R22C2_A2;R22C2_X02_A2;1;R22C2_Q1;;1;R22C2_X06;R22C2_Q1_X06;1;R22C2_A4;R22C2_X06_A4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[5]": {
          "hide_name": 0,
          "bits": [ 3877726 ] ,
          "attributes": {
            "ROUTING": "R22C3_X05;R22C3_Q2_X05;1;R22C3_A5;R22C3_X05_A5;1;R22C3_Q2;;1;R22C3_W13;R22C3_Q2_W130;1;R22C2_A1;R22C2_W131_A1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[6]": {
          "hide_name": 0,
          "bits": [ 3877724 ] ,
          "attributes": {
            "ROUTING": "R22C3_Q1;;1;R22C3_N13;R22C3_Q1_N130;1;R22C3_A2;R22C3_N130_A2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[7]": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": "R22C3_Q3;;1;R22C3_X02;R22C3_Q3_X02;1;R22C3_A1;R22C3_X02_A1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:19.11-19.17"
          }
        },
        "uart_rx_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3877721 ] ,
          "attributes": {
            "ROUTING": "R15C4_B5;R15C4_N272_B5;1;R21C2_E27;R21C2_N272_E270;1;R21C4_N27;R21C4_E272_N270;1;R19C4_N27;R19C4_N272_N270;1;R17C4_N27;R17C4_N272_N270;1;R15C4_B7;R15C4_N272_B7;1;R29C2_Q6;;1;R29C2_N26;R29C2_Q6_N260;1;R27C2_N26;R27C2_N262_N260;1;R25C2_N26;R25C2_N262_N260;1;R23C2_N27;R23C2_N262_N270;1;R22C2_E27;R22C2_N271_E270;1;R22C3_A3;R22C3_E271_A3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3877720 ] ,
          "attributes": {
            "ROUTING": "R22C3_CE1;R22C3_S212_CE1;1;R17C3_W25;R17C3_S251_W250;1;R17C2_X08;R17C2_W251_X08;1;R17C2_CE2;R17C2_X08_CE2;1;R14C3_S25;R14C3_W111_S250;1;R16C3_S25;R16C3_S252_S250;1;R18C3_S20;R18C3_S252_S200;1;R20C3_S21;R20C3_S202_S210;1;R22C3_CE0;R22C3_S212_CE0;1;R22C2_CE1;R22C2_X08_CE1;1;R14C4_EW10;R14C4_F6_EW10;1;R14C3_B6;R14C3_W111_B6;1;R20C2_X05;R20C2_S262_X05;1;R20C2_CE1;R20C2_X05_CE1;1;R22C2_X08;R22C2_S272_X08;1;R22C2_CE0;R22C2_X08_CE0;1;R14C4_W26;R14C4_F6_W260;1;R14C2_S26;R14C2_W262_S260;1;R16C2_S26;R16C2_S262_S260;1;R18C2_S26;R18C2_S262_S260;1;R20C2_S27;R20C2_S262_S270;1;R21C2_X06;R21C2_S271_X06;1;R21C2_CE0;R21C2_X06_CE0;1;R14C4_F6;;1;R14C4_X07;R14C4_F6_X07;1;R14C4_A2;R14C4_X07_A2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878364 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_LUT1_I0_5_F": {
          "hide_name": 0,
          "bits": [ 3877717 ] ,
          "attributes": {
            "ROUTING": "R17C2_F3;;1;R17C2_X06;R17C2_F3_X06;1;R17C2_LSR0;R17C2_X06_LSR0;1"
          }
        },
        "byteReady_LUT1_I0_4_F": {
          "hide_name": 0,
          "bits": [ 3877715 ] ,
          "attributes": {
            "ROUTING": "R18C2_F5;;1;R18C2_X08;R18C2_F5_X08;1;R18C2_LSR1;R18C2_X08_LSR1;1"
          }
        },
        "byteReady_LUT1_I0_3_F": {
          "hide_name": 0,
          "bits": [ 3877713 ] ,
          "attributes": {
            "ROUTING": "R20C2_F7;;1;R20C2_X08;R20C2_F7_X08;1;R20C2_LSR2;R20C2_X08_LSR2;1"
          }
        },
        "byteReady_LUT1_I0_2_F": {
          "hide_name": 0,
          "bits": [ 3877711 ] ,
          "attributes": {
            "ROUTING": "R21C2_F5;;1;R21C2_X08;R21C2_F5_X08;1;R21C2_LSR1;R21C2_X08_LSR1;1"
          }
        },
        "byteReady_LUT1_I0_1_F": {
          "hide_name": 0,
          "bits": [ 3877709 ] ,
          "attributes": {
            "ROUTING": "R22C2_F6;;1;R22C2_X07;R22C2_F6_X07;1;R22C2_LSR2;R22C2_X07_LSR2;1"
          }
        },
        "byteReady_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3877707 ] ,
          "attributes": {
            "ROUTING": "R21C3_F5;;1;R21C3_S25;R21C3_F5_S250;1;R22C3_X06;R22C3_S251_X06;1;R22C3_LSR2;R22C3_X06_LSR2;1"
          }
        },
        "rxState_DFFE_Q_CE_LUT3_F_I1_LUT4_F_I3_MUX2_LUT6_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 3877705 ] ,
          "attributes": {
            "ROUTING": "R15C5_W10;R15C5_F7_W100;1;R15C4_C6;R15C4_W101_C6;1;R15C5_B4;R15C5_X08_B4;1;R15C5_X08;R15C5_F7_X08;1;R15C5_B5;R15C5_X08_B5;1;R17C5_B3;R17C5_X04_B3;1;R17C5_B2;R17C5_X04_B2;1;R17C5_X04;R17C5_S272_X04;1;R15C5_F7;;1;R15C5_S27;R15C5_F7_S270;1;R17C5_B4;R17C5_S272_B4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3877703 ] ,
          "attributes": {
            "ROUTING": "R14C3_X08;R14C3_N231_X08;1;R14C3_LSR2;R14C3_X08_LSR2;1;R15C4_B6;R15C4_W130_B6;1;R15C4_W13;R15C4_F5_W130;1;R15C3_N23;R15C3_W131_N230;1;R14C3_A6;R14C3_N231_A6;1;R15C3_LSR1;R15C3_X08_LSR1;1;R15C4_F5;;1;R15C4_W25;R15C4_F5_W250;1;R15C3_X08;R15C3_W251_X08;1;R15C3_LSR0;R15C3_X08_LSR0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady": {
          "hide_name": 0,
          "bits": [ 3877700 ] ,
          "attributes": {
            "ROUTING": "R17C2_S21;R17C2_W211_S210;1;R18C2_A5;R18C2_S211_A5;1;R16C3_SN10;R16C3_Q1_SN10;1;R17C3_W21;R17C3_S111_W210;1;R17C2_X02;R17C2_W211_X02;1;R17C2_A3;R17C2_X02_A3;1;R20C3_W24;R20C3_S242_W240;1;R20C2_X03;R20C2_W241_X03;1;R20C2_A7;R20C2_X03_A7;1;R21C3_X06;R21C3_S251_X06;1;R21C3_A5;R21C3_X06_A5;1;R21C3_W25;R21C3_S251_W250;1;R21C2_A5;R21C2_W251_A5;1;R16C3_Q1;;1;R16C3_S21;R16C3_Q1_S210;1;R18C3_S24;R18C3_S212_S240;1;R20C3_S25;R20C3_S242_S250;1;R22C3_W25;R22C3_S252_W250;1;R22C2_A6;R22C2_W251_A6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:21.5-21.14"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877699 ] ,
          "attributes": {
            "ROUTING": "R15C4_X03;R15C4_F4_X03;1;R15C4_A6;R15C4_X03_A6;1;R15C4_E10;R15C4_F4_E100;1;R15C5_D7;R15C5_E101_D7;1;R15C5_S25;R15C5_E111_S250;1;R17C5_X06;R17C5_S252_X06;1;R17C5_A5;R17C5_X06_A5;1;R17C4_A3;R17C4_X05_A3;1;R15C4_S24;R15C4_F4_S240;1;R17C4_X05;R17C4_S242_X05;1;R17C4_A4;R17C4_X05_A4;1;R15C3_S25;R15C3_W111_S250;1;R16C3_A1;R16C3_S251_A1;1;R16C6_A4;R16C6_X05_A4;1;R16C6_X05;R16C6_S241_X05;1;R16C6_A5;R16C6_X05_A5;1;R15C4_EW10;R15C4_F4_EW10;1;R15C6_X03;R15C6_E242_X03;1;R15C6_D1;R15C6_X03_D1;1;R17C6_A2;R17C6_X07_A2;1;R15C4_F4;;1;R15C4_E24;R15C4_F4_E240;1;R15C6_S24;R15C6_E242_S240;1;R17C6_X07;R17C6_S242_X07;1;R17C6_A3;R17C6_X07_A3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877697 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R16C3_CLK0;R16C3_GB00_CLK0;5;R16C4_GBO0;R16C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R22C3_CLK1;R22C3_GB00_CLK1;5;R22C4_GBO0;R22C4_GT00_GBO0;5;R22C3_CLK0;R22C3_GB00_CLK0;5;R22C2_CLK0;R22C2_GB00_CLK0;5;R22C2_CLK1;R22C2_GB00_CLK1;5;R21C2_CLK0;R21C2_GB00_CLK0;5;R21C4_GBO0;R21C4_GT00_GBO0;5;R20C2_CLK1;R20C2_GB00_CLK1;5;R20C4_GBO0;R20C4_GT00_GBO0;5;R17C2_CLK2;R17C2_GB00_CLK2;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C8_CLK2;R17C8_GB00_CLK2;5;R17C8_GBO0;R17C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R17C8_CLK1;R17C8_GB00_CLK1;5;R18C7_CLK2;R18C7_GB00_CLK2;5;R18C8_GBO0;R18C8_GT00_GBO0;5;R18C7_CLK0;R18C7_GB00_CLK0;5;R22C3_CLK2;R22C3_GB00_CLK2;5;R21C2_CLK1;R21C2_GB00_CLK1;5;R18C2_CLK1;R18C2_GB00_CLK1;5;R18C4_GBO0;R18C4_GT00_GBO0;5;R22C2_CLK2;R22C2_GB00_CLK2;5;R20C2_CLK2;R20C2_GB00_CLK2;5;R17C2_CLK0;R17C2_GB00_CLK0;5;R14C3_CLK2;R14C3_GB00_CLK2;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R15C3_CLK0;R15C3_GB00_CLK0;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R15C3_CLK1;R15C3_GB00_CLK1;5;R17C6_CLK1;R17C6_GB00_CLK1;5;R16C6_CLK2;R16C6_GB00_CLK2;5;R17C4_CLK2;R17C4_GB00_CLK2;5;R17C5_CLK2;R17C5_GB00_CLK2;5;R15C4_CLK1;R15C4_GB00_CLK1;5;R17C5_CLK1;R17C5_GB00_CLK1;5;R15C5_CLK2;R15C5_GB00_CLK2;5;R17C4_CLK1;R17C4_GB00_CLK1;5;R14C4_CLK1;R14C4_GB00_CLK1;5;R14C5_CLK1;R14C5_GB00_CLK1;5;R14C4_CLK0;R14C4_GB00_CLK0;5;R15C7_CLK2;R15C7_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R16C7_CLK2;R16C7_GB00_CLK2;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R16C7_CLK1;R16C7_GB00_CLK1;5;R17C10_CLK0;R17C10_GB00_CLK0;5;R17C10_CLK1;R17C10_GB00_CLK1;5;R17C10_CLK2;R17C10_GB00_CLK2;5;R11C10_CLK2;R11C10_GB00_CLK2;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R12C10_CLK2;R12C10_GB00_CLK2;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R11C8_CLK2;R11C8_GB00_CLK2;5;R13C8_CLK0;R13C8_GB00_CLK0;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R13C8_CLK2;R13C8_GB00_CLK2;5;R13C8_CLK1;R13C8_GB00_CLK1;5;R14C7_CLK2;R14C7_GB00_CLK2;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R13C7_CLK2;R13C7_GB00_CLK2;5;R13C6_CLK1;R13C6_GB00_CLK1;5;R13C4_GBO0;R13C4_GT00_GBO0;5;R13C6_CLK2;R13C6_GB00_CLK2;5;R13C9_CLK2;R13C9_GB00_CLK2;5;R13C6_CLK0;R13C6_GB00_CLK0;5;R14C6_CLK2;R14C6_GB00_CLK2;5;R11C6_CLK2;R11C6_GB00_CLK2;5;R11C4_GBO0;R11C4_GT00_GBO0;5;R11C9_CLK0;R11C9_GB00_CLK0;5;R11C9_CLK2;R11C9_GB00_CLK2;5;R11C9_CLK1;R11C9_GB00_CLK1;5;R17C7_CLK1;R17C7_GB00_CLK1;5;R15C9_CLK0;R15C9_GB00_CLK0;5;R15C8_CLK2;R15C8_GB00_CLK2;5"
          }
        },
        "byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877696 ] ,
          "attributes": {
            "ROUTING": "R15C4_F6;;1;R15C4_W10;R15C4_F6_W100;1;R15C3_S24;R15C3_W101_S240;1;R16C3_X05;R16C3_S241_X05;1;R16C3_CE0;R16C3_X05_CE0;1"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877692 ] ,
          "attributes": {
            "ROUTING": "R13C10_F1;;1;R13C10_I1MUX0;R13C10_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877691 ] ,
          "attributes": {
            "ROUTING": "R13C10_F0;;1;R13C10_I0MUX0;R13C10_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877687 ] ,
          "attributes": {
            "ROUTING": "R13C10_F3;;1;R13C10_I1MUX2;R13C10_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877686 ] ,
          "attributes": {
            "ROUTING": "R13C10_F2;;1;R13C10_I0MUX2;R13C10_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877684 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF0;;1;R13C10_I1MUX1;R13C10_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877683 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF2;;1;R13C10_I0MUX1;R13C10_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3877681 ] ,
          "attributes": {
            "ROUTING": "R12C7_SN10;R12C7_F1_SN10;1;R13C7_D5;R13C7_S111_D5;1;R12C7_F1;;1;R12C7_W21;R12C7_F1_W210;1;R12C5_X06;R12C5_W212_X06;1;R12C5_D1;R12C5_X06_D1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3[2]": {
          "hide_name": 0,
          "bits": [ 3877679 ] ,
          "attributes": {
            "ROUTING": "R12C6_SN10;R12C6_F4_SN10;1;R13C6_D5;R13C6_S111_D5;1;R12C6_F4;;1;R12C6_W10;R12C6_F4_W100;1;R12C5_C1;R12C5_W101_C1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3[1]": {
          "hide_name": 0,
          "bits": [ 3877677 ] ,
          "attributes": {
            "ROUTING": "R12C6_SN20;R12C6_F2_SN20;1;R13C6_D1;R13C6_S121_D1;1;R12C6_F2;;1;R12C6_EW10;R12C6_F2_EW10;1;R12C5_B1;R12C5_W111_B1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3[0]": {
          "hide_name": 0,
          "bits": [ 3877675 ] ,
          "attributes": {
            "ROUTING": "R12C6_N21;R12C6_F1_N210;1;R11C6_X08;R11C6_N211_X08;1;R11C6_C5;R11C6_X08_C5;1;R12C6_F1;;1;R12C6_W13;R12C6_F1_W130;1;R12C5_A1;R12C5_W131_A1;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877671 ] ,
          "attributes": {
            "ROUTING": "R12C5_F1;;1;R12C5_I1MUX0;R12C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877670 ] ,
          "attributes": {
            "ROUTING": "R12C5_F0;;1;R12C5_I0MUX0;R12C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3[4]": {
          "hide_name": 0,
          "bits": [ 3877666 ] ,
          "attributes": {
            "ROUTING": "R12C5_SEL0;R12C5_W261_SEL0;1;R12C6_W26;R12C6_W121_W260;1;R12C5_SEL2;R12C5_W261_SEL2;1;R12C7_F2;;1;R12C7_EW20;R12C7_F2_EW20;1;R12C6_S22;R12C6_W121_S220;1;R13C6_D2;R13C6_S221_D2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877664 ] ,
          "attributes": {
            "ROUTING": "R12C5_F3;;1;R12C5_I1MUX2;R12C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877663 ] ,
          "attributes": {
            "ROUTING": "R12C5_F2;;1;R12C5_I0MUX2;R12C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3[5]": {
          "hide_name": 0,
          "bits": [ 3877661 ] ,
          "attributes": {
            "ROUTING": "R12C6_W20;R12C6_W101_W200;1;R12C5_X01;R12C5_W201_X01;1;R12C5_SEL1;R12C5_X01_SEL1;1;R12C7_F0;;1;R12C7_W10;R12C7_F0_W100;1;R12C6_S24;R12C6_W101_S240;1;R13C6_D4;R13C6_S241_D4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877659 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF0;;1;R12C5_I1MUX1;R12C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877658 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF2;;1;R12C5_I0MUX1;R12C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3877656 ] ,
          "attributes": {
            "ROUTING": "R12C10_F2;;1;R12C10_D6;R12C10_F2_D6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3877655 ] ,
          "attributes": {
            "ROUTING": "R12C10_SN10;R12C10_F1_SN10;1;R11C10_C4;R11C10_N111_C4;1;R12C10_F1;;1;R12C10_X06;R12C10_F1_X06;1;R12C10_C6;R12C10_X06_C6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3877654 ] ,
          "attributes": {
            "ROUTING": "R12C10_C5;R12C10_X05_C5;1;R12C10_F0;;1;R12C10_X05;R12C10_F0_X05;1;R12C10_B6;R12C10_X05_B6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3877653 ] ,
          "attributes": {
            "ROUTING": "R12C9_S25;R12C9_F5_S250;1;R13C9_X06;R13C9_S251_X06;1;R13C9_C5;R13C9_X06_C5;1;R12C9_F5;;1;R12C9_EW10;R12C9_F5_EW10;1;R12C10_A6;R12C10_E111_A6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3877651 ] ,
          "attributes": {
            "ROUTING": "R12C9_N24;R12C9_F4_N240;1;R11C9_C1;R11C9_N241_C1;1;R12C9_F4;;1;R12C9_X07;R12C9_F4_X07;1;R12C9_D6;R12C9_X07_D6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3877650 ] ,
          "attributes": {
            "ROUTING": "R12C9_S13;R12C9_F3_S130;1;R13C9_C4;R13C9_S131_C4;1;R12C9_F3;;1;R12C9_X06;R12C9_F3_X06;1;R12C9_C6;R12C9_X06_C6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877649 ] ,
          "attributes": {
            "ROUTING": "R12C9_SN10;R12C9_F2_SN10;1;R11C9_C5;R11C9_N111_C5;1;R12C9_F2;;1;R12C9_X05;R12C9_F2_X05;1;R12C9_B6;R12C9_X05_B6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877648 ] ,
          "attributes": {
            "ROUTING": "R12C9_SN20;R12C9_F1_SN20;1;R11C9_C2;R11C9_N121_C2;1;R12C9_F1;;1;R12C9_E13;R12C9_F1_E130;1;R12C9_A6;R12C9_E130_A6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877646 ] ,
          "attributes": {
            "ROUTING": "R12C9_N13;R12C9_F0_N130;1;R11C9_W23;R11C9_N131_W230;1;R11C9_C0;R11C9_W230_C0;1;R12C9_F0;;1;R12C9_EW20;R12C9_F0_EW20;1;R12C8_D6;R12C8_W121_D6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877645 ] ,
          "attributes": {
            "ROUTING": "R12C8_S25;R12C8_F5_S250;1;R13C8_X04;R13C8_S251_X04;1;R13C8_C2;R13C8_X04_C2;1;R12C8_F5;;1;R12C8_X08;R12C8_F5_X08;1;R12C8_C6;R12C8_X08_C6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877644 ] ,
          "attributes": {
            "ROUTING": "R12C8_SN10;R12C8_F4_SN10;1;R11C8_C4;R11C8_N111_C4;1;R12C8_F4;;1;R12C8_X07;R12C8_F4_X07;1;R12C8_B6;R12C8_X07_B6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877643 ] ,
          "attributes": {
            "ROUTING": "R12C8_N13;R12C8_F3_N130;1;R11C8_E23;R11C8_N131_E230;1;R11C8_C5;R11C8_E230_C5;1;R12C8_F3;;1;R12C8_X06;R12C8_F3_X06;1;R12C8_A6;R12C8_X06_A6;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877641 ] ,
          "attributes": {
            "ROUTING": "R12C8_SN20;R12C8_F2_SN20;1;R13C8_W26;R13C8_S121_W260;1;R13C8_D7;R13C8_W260_D7;1;R12C8_F2;;1;R12C8_E13;R12C8_F2_E130;1;R12C8_S26;R12C8_E130_S260;1;R13C8_C0;R13C8_S261_C0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877640 ] ,
          "attributes": {
            "ROUTING": "R13C8_C7;R13C8_S131_C7;1;R12C8_F1;;1;R12C8_S13;R12C8_F1_S130;1;R13C8_C4;R13C8_S131_C4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877639 ] ,
          "attributes": {
            "ROUTING": "R13C8_E24;R13C8_S101_E240;1;R13C8_B7;R13C8_E240_B7;1;R12C8_F0;;1;R12C8_S10;R12C8_F0_S100;1;R13C8_C3;R13C8_S101_C3;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877638 ] ,
          "attributes": {
            "ROUTING": "R12C8_S24;R12C8_E101_S240;1;R13C8_X03;R13C8_S241_X03;1;R13C8_A7;R13C8_X03_A7;1;R12C7_F5;;1;R12C7_E10;R12C7_F5_E100;1;R12C8_S20;R12C8_E101_S200;1;R13C8_C5;R13C8_S201_C5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877635 ] ,
          "attributes": {
            "ROUTING": "R12C7_SN20;R12C7_F4_SN20;1;R13C7_W26;R13C7_S121_W260;1;R13C7_D6;R13C7_W260_D6;1;R12C7_F4;;1;R12C7_S10;R12C7_F4_S100;1;R13C7_S20;R13C7_S101_S200;1;R14C7_C5;R14C7_S201_C5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877634 ] ,
          "attributes": {
            "ROUTING": "R13C7_C6;R13C7_S131_C6;1;R12C7_F3;;1;R12C7_S13;R12C7_F3_S130;1;R13C7_C4;R13C7_S131_C4;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877633 ] ,
          "attributes": {
            "ROUTING": "R12C6_S13;R12C6_F5_S130;1;R13C6_E23;R13C6_S131_E230;1;R13C7_B6;R13C7_E231_B6;1;R12C6_F5;;1;R12C6_S10;R12C6_F5_S100;1;R13C6_C0;R13C6_S101_C0;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I3_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877632 ] ,
          "attributes": {
            "ROUTING": "R12C6_E13;R12C6_F3_E130;1;R12C7_S23;R12C7_E131_S230;1;R13C7_A6;R13C7_S231_A6;1;R12C6_F3;;1;R12C6_S23;R12C6_F3_S230;1;R14C6_X08;R14C6_S232_X08;1;R14C6_C5;R14C6_X08_C5;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:129.18-129.31|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877628 ] ,
          "attributes": {
            "ROUTING": "R13C10_F5;;1;R13C10_I1MUX4;R13C10_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877627 ] ,
          "attributes": {
            "ROUTING": "R13C10_F4;;1;R13C10_I0MUX4;R13C10_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877623 ] ,
          "attributes": {
            "ROUTING": "R13C10_F7;;1;R13C10_I1MUX6;R13C10_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877622 ] ,
          "attributes": {
            "ROUTING": "R13C10_F6;;1;R13C10_I0MUX6;R13C10_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877620 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF4;;1;R13C10_I1MUX5;R13C10_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877619 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF6;;1;R13C10_I0MUX5;R13C10_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[2]": {
          "hide_name": 0,
          "bits": [ 3877617 ] ,
          "attributes": {
            "ROUTING": "R17C10_LSR1;R17C10_E271_LSR1;1;R17C10_LSR2;R17C10_E271_LSR2;1;R15C9_E13;R15C9_F7_E130;1;R15C9_C3;R15C9_E130_C3;1;R15C9_F7;;1;R15C9_S27;R15C9_F7_S270;1;R17C9_E27;R17C9_S272_E270;1;R17C10_LSR0;R17C10_E271_LSR0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 3877616 ] ,
          "attributes": {
            "ROUTING": "R15C9_A3;R15C9_N272_A3;1;R17C9_N27;R17C9_F7_N270;1;R15C9_X04;R15C9_N272_X04;1;R15C9_B1;R15C9_X04_B1;1;R17C9_F7;;1;R17C9_W13;R17C9_F7_W130;1;R17C8_N27;R17C8_W131_N270;1;R15C8_A1;R15C8_N272_A1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 3877614 ] ,
          "attributes": {
            "ROUTING": "R17C10_CE2;R17C10_X06_CE2;1;R17C10_CE1;R17C10_X06_CE1;1;R15C9_F3;;1;R15C9_S23;R15C9_F3_S230;1;R17C9_E23;R17C9_S232_E230;1;R17C10_X06;R17C10_E231_X06;1;R17C10_CE0;R17C10_X06_CE0;1"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": "R13C8_E27;R13C8_F7_E270;1;R13C10_X08;R13C10_E272_X08;1;R13C10_D1;R13C10_X08_D1;1;R13C7_SEL2;R13C7_X08_SEL2;1;R13C8_S10;R13C8_F7_S100;1;R14C8_E24;R14C8_S101_E240;1;R14C10_X03;R14C10_E242_X03;1;R14C10_D1;R14C10_X03_D1;1;R13C8_F7;;1;R13C8_W27;R13C8_F7_W270;1;R13C7_X08;R13C7_W271_X08;1;R13C7_SEL0;R13C7_X08_SEL0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": "R13C7_E24;R13C7_E212_E240;1;R13C9_E25;R13C9_E242_E250;1;R13C10_S25;R13C10_E251_S250;1;R14C10_X04;R14C10_S251_X04;1;R14C10_C1;R14C10_X04_C1;1;R12C5_SN10;R12C5_OF1_SN10;1;R13C5_E21;R13C5_S111_E210;1;R13C7_X06;R13C7_E212_X06;1;R13C7_D1;R13C7_X06_D1;1;R13C10_C1;R13C10_E241_C1;1;R12C5_OF1;;1;R12C5_E21;R12C5_OF1_E210;1;R12C7_S21;R12C7_E212_S210;1;R13C7_E21;R13C7_S211_E210;1;R13C9_E24;R13C9_E212_E240;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877604 ] ,
          "attributes": {
            "ROUTING": "R14C9_E21;R14C9_S212_E210;1;R14C10_B1;R14C10_E211_B1;1;R12C8_EW10;R12C8_F6_EW10;1;R12C9_S21;R12C9_E111_S210;1;R13C9_E21;R13C9_S211_E210;1;R13C10_B1;R13C10_E211_B1;1;R12C8_F6;;1;R12C8_W10;R12C8_F6_W100;1;R12C7_S24;R12C7_W101_S240;1;R13C7_C1;R13C7_S241_C1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877601 ] ,
          "attributes": {
            "ROUTING": "R13C10_X03;R13C10_S241_X03;1;R13C10_A1;R13C10_X03_A1;1;R12C9_E10;R12C9_F6_E100;1;R12C10_S24;R12C10_E101_S240;1;R14C10_X01;R14C10_S242_X01;1;R14C10_A1;R14C10_X01_A1;1;R12C9_F6;;1;R12C9_W26;R12C9_F6_W260;1;R12C7_S26;R12C7_W262_S260;1;R13C7_X05;R13C7_S261_X05;1;R13C7_B1;R13C7_X05_B1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877597 ] ,
          "attributes": {
            "ROUTING": "R14C10_F1;;1;R14C10_I1MUX0;R14C10_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877596 ] ,
          "attributes": {
            "ROUTING": "R14C10_F0;;1;R14C10_I0MUX0;R14C10_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877592 ] ,
          "attributes": {
            "ROUTING": "R14C10_F3;;1;R14C10_I1MUX2;R14C10_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877591 ] ,
          "attributes": {
            "ROUTING": "R14C10_F2;;1;R14C10_I0MUX2;R14C10_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877589 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF0;;1;R14C10_I1MUX1;R14C10_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877588 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF2;;1;R14C10_I0MUX1;R14C10_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877584 ] ,
          "attributes": {
            "ROUTING": "R14C10_F5;;1;R14C10_I1MUX4;R14C10_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": "R14C10_F4;;1;R14C10_I0MUX4;R14C10_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": "R14C10_SEL4;R14C10_E261_SEL4;1;R13C10_SEL4;R13C10_E261_SEL4;1;R13C10_SEL6;R13C10_E261_SEL6;1;R13C10_SEL2;R13C10_E261_SEL2;1;R13C7_E26;R13C7_F6_E260;1;R13C9_E26;R13C9_E262_E260;1;R13C10_SEL0;R13C10_E261_SEL0;1;R14C10_SEL0;R14C10_E261_SEL0;1;R14C10_SEL6;R14C10_E261_SEL6;1;R13C7_X03;R13C7_F6_X03;1;R13C7_SEL1;R13C7_X03_SEL1;1;R13C7_F6;;1;R13C7_S13;R13C7_F6_S130;1;R14C7_E23;R14C7_S131_E230;1;R14C9_E26;R14C9_E232_E260;1;R14C10_SEL2;R14C10_E261_SEL2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877576 ] ,
          "attributes": {
            "ROUTING": "R14C10_F7;;1;R14C10_I1MUX6;R14C10_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877575 ] ,
          "attributes": {
            "ROUTING": "R14C10_F6;;1;R14C10_I0MUX6;R14C10_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0[5]": {
          "hide_name": 0,
          "bits": [ 3877572 ] ,
          "attributes": {
            "ROUTING": "R13C10_SEL5;R13C10_S261_SEL5;1;R13C10_SEL1;R13C10_S261_SEL1;1;R14C10_SEL1;R14C10_S262_SEL1;1;R12C10_S26;R12C10_F6_S260;1;R14C10_SEL5;R14C10_S262_SEL5;1;R12C10_F6;;1;R12C10_W26;R12C10_F6_W260;1;R12C8_W27;R12C8_W262_W270;1;R12C7_S27;R12C7_W271_S270;1;R13C7_A1;R13C7_S271_A1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877570 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF4;;1;R14C10_I1MUX5;R14C10_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877569 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF6;;1;R14C10_I0MUX5;R14C10_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_S0[6]": {
          "hide_name": 0,
          "bits": [ 3877567 ] ,
          "attributes": {
            "ROUTING": "R14C9_E24;R14C9_N101_E240;1;R14C10_SEL3;R14C10_E241_SEL3;1;R15C9_S13;R15C9_F6_S130;1;R15C9_B3;R15C9_S130_B3;1;R15C9_F6;;1;R15C9_N10;R15C9_F6_N100;1;R15C9_A1;R15C9_N100_A1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[4]": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R14C9_SEL2;R14C9_X06_SEL2;1;R14C10_W23;R14C10_OF3_W230;1;R14C9_X06;R14C9_W231_X06;1;R14C9_SEL0;R14C9_X06_SEL0;1;R14C10_OF3;;1;R14C10_S10;R14C10_OF3_S100;1;R15C10_W20;R15C10_S101_W200;1;R15C9_D3;R15C9_W201_D3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF1;;1;R14C10_I1MUX3;R14C10_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3877562 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF5;;1;R14C10_I0MUX3;R14C10_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_LUT3_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877560 ] ,
          "attributes": {
            "ROUTING": "R11C8_F3;;1;R11C8_EW20;R11C8_F3_EW20;1;R11C7_D1;R11C7_W121_D1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_LUT3_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3877559 ] ,
          "attributes": {
            "ROUTING": "R11C9_F7;;1;R11C9_W10;R11C9_F7_W100;1;R11C8_W24;R11C8_W101_W240;1;R11C7_C1;R11C7_W241_C1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_LUT3_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877558 ] ,
          "attributes": {
            "ROUTING": "R12C9_F7;;1;R12C9_N10;R12C9_F7_N100;1;R11C9_W24;R11C9_N101_W240;1;R11C7_X07;R11C7_W242_X07;1;R11C7_B1;R11C7_X07_B1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1_LUT4_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R13C7_N24;R13C7_W241_N240;1;R11C7_X03;R11C7_N242_X03;1;R11C7_A1;R11C7_X03_A1;1;R13C8_A3;R13C8_N111_A3;1;R13C8_A4;R13C8_N231_A4;1;R13C8_A2;R13C8_N111_A2;1;R14C8_SN10;R14C8_F3_SN10;1;R13C8_A0;R13C8_N111_A0;1;R14C7_X06;R14C7_W231_X06;1;R14C7_A5;R14C7_X06_A5;1;R13C8_A5;R13C8_N231_A5;1;R13C10_N20;R13C10_E202_N200;1;R12C10_X07;R12C10_N201_X07;1;R12C10_A5;R12C10_X07_A5;1;R13C9_X05;R13C9_E201_X05;1;R13C9_A5;R13C9_X05_A5;1;R13C7_X07;R13C7_W241_X07;1;R13C7_A4;R13C7_X07_A4;1;R14C6_X06;R14C6_W232_X06;1;R14C6_A5;R14C6_X06_A5;1;R13C7_C5;R13C7_W241_C5;1;R13C6_X03;R13C6_W242_X03;1;R13C6_A0;R13C6_X03_A0;1;R11C8_A4;R11C8_N231_A4;1;R14C8_N10;R14C8_F3_N100;1;R13C8_W24;R13C8_N101_W240;1;R13C6_C2;R13C6_W242_C2;1;R12C8_N23;R12C8_N232_N230;1;R11C8_A5;R11C8_N231_A5;1;R13C6_W23;R13C6_N231_W230;1;R13C6_C1;R13C6_W230_C1;1;R13C6_C4;R13C6_W242_C4;1;R14C8_W23;R14C8_F3_W230;1;R14C6_N23;R14C6_W232_N230;1;R13C6_X08;R13C6_N231_X08;1;R13C6_C5;R13C6_X08_C5;1;R11C9_A0;R11C9_X02_A0;1;R13C9_A4;R13C9_X05_A4;1;R13C8_E20;R13C8_N101_E200;1;R11C9_A5;R11C9_N231_A5;1;R11C9_A1;R11C9_X02_A1;1;R12C9_N23;R12C9_E231_N230;1;R11C9_X02;R11C9_N231_X02;1;R11C9_A2;R11C9_X02_A2;1;R12C8_W23;R12C8_N232_W230;1;R12C6_N23;R12C6_W232_N230;1;R11C6_A5;R11C6_N231_A5;1;R14C8_F3;;1;R14C8_N23;R14C8_F3_N230;1;R12C8_E23;R12C8_N232_E230;1;R12C10_N23;R12C10_E232_N230;1;R11C10_A4;R11C10_N231_A4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877553 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_I1MUX0;R11C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877552 ] ,
          "attributes": {
            "ROUTING": "R11C7_F0;;1;R11C7_I0MUX0;R11C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R11C7_F3;;1;R11C7_I1MUX2;R11C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877547 ] ,
          "attributes": {
            "ROUTING": "R11C7_F2;;1;R11C7_I0MUX2;R11C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877545 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF0;;1;R11C7_I1MUX1;R11C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877544 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF2;;1;R11C7_I0MUX1;R11C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877540 ] ,
          "attributes": {
            "ROUTING": "R11C7_F5;;1;R11C7_I1MUX4;R11C7_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R11C7_F4;;1;R11C7_I0MUX4;R11C7_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878379 ] ,
          "attributes": {
            "ROUTING": "R15C1_C6;R15C1_E261_C6;1;R12C9_A1;R12C9_E210_A1;1;R12C10_A1;R12C10_E210_A1;1;R12C8_A3;R12C8_X02_A3;1;R14C3_A2;R14C3_N210_A2;1;R17C6_E21;R17C6_VSS_E210;1;R17C7_LSR1;R17C7_E211_LSR1;1;R16C4_A2;R16C4_N210_A2;1;R18C10_A2;R18C10_S271_A2;1;R16C5_A5;R16C5_S231_A5;1;R16C6_A0;R16C6_E210_A0;1;R16C5_A1;R16C5_E210_A1;1;R12C8_A2;R12C8_X02_A2;1;R15C5_S23;R15C5_VSS_S230;1;R16C5_A4;R16C5_S231_A4;1;R12C6_A2;R12C6_S251_A2;1;R12C7_A3;R12C7_N210_A3;1;R29C2_S26;R29C2_VSS_S260;1;R29C2_D6;R29C2_N261_D6;1;R15C1_W26;R15C1_VSS_W260;1;R15C1_D6;R15C1_W260_D6;1;R12C7_A0;R12C7_E210_A0;1;R18C10_W21;R18C10_VSS_W210;1;R18C10_A4;R18C10_W210_A4;1;R12C9_A2;R12C9_N210_A2;1;R12C8_A0;R12C8_X02_A0;1;R11C6_S25;R11C6_VSS_S250;1;R12C6_A3;R12C6_S251_A3;1;R15C7_A3;R15C7_N210_A3;1;R16C6_E21;R16C6_VSS_E210;1;R16C6_A1;R16C6_E210_A1;1;R12C9_A4;R12C9_W210_A4;1;R16C5_E21;R16C5_VSS_E210;1;R16C5_A0;R16C5_E210_A0;1;R17C10_S27;R17C10_VSS_S270;1;R18C10_A3;R18C10_S271_A3;1;R12C9_E21;R12C9_VSS_E210;1;R12C9_A0;R12C9_E210_A0;1;R12C7_A5;R12C7_N231_A5;1;R13C7_N23;R13C7_VSS_N230;1;R12C7_A4;R12C7_N231_A4;1;R16C5_N21;R16C5_VSS_N210;1;R16C5_A3;R16C5_N210_A3;1;R12C10_S25;R12C10_VSS_S250;1;R12C10_B2;R12C10_S250_B2;1;R14C3_N21;R14C3_VSS_N210;1;R14C3_A3;R14C3_N210_A3;1;R16C6_N21;R16C6_VSS_N210;1;R16C6_A2;R16C6_N210_A2;1;R12C10_E21;R12C10_VSS_E210;1;R12C10_A0;R12C10_E210_A0;1;R12C8_X02;R12C8_W211_X02;1;R12C8_A1;R12C8_X02_A1;1;R12C7_A1;R12C7_E210_A1;1;R12C8_A5;R12C8_W210_A5;1;R12C10_N21;R12C10_VSS_N210;1;R12C10_A2;R12C10_N210_A2;1;R12C7_E21;R12C7_VSS_E210;1;R16C5_A2;R16C5_N210_A2;1;R16C4_A5;R16C4_W210_A5;1;R16C6_S25;R16C6_VSS_S250;1;R16C6_B2;R16C6_S250_B2;1;R29C2_S23;R29C2_VSS_S230;1;R29C2_C6;R29C2_S230_C6;1;R12C9_W21;R12C9_VSS_W210;1;R12C9_A5;R12C9_W210_A5;1;R16C4_W21;R16C4_VSS_W210;1;R16C4_A4;R16C4_W210_A4;1;R12C6_A5;R12C6_W210_A5;1;R15C7_N21;R15C7_VSS_N210;1;R15C7_A2;R15C7_N210_A2;1;R12C8_W21;R12C8_VSS_W210;1;R12C8_A4;R12C8_W210_A4;1;R12C6_W21;R12C6_VSS_W210;1;R12C6_A4;R12C6_W210_A4;1;R16C4_N21;R16C4_VSS_N210;1;R16C4_A3;R16C4_N210_A3;1;R12C9_N21;R12C9_VSS_N210;1;R12C9_A3;R12C9_N210_A3;1;VSS;;1;R12C7_N21;R12C7_VSS_N210;1;R12C7_A2;R12C7_N210_A2;1"
          }
        },
        "txState_LUT3_I0_1_F[4]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R11C7_SEL2;R11C7_X06_SEL2;1;R11C7_SEL0;R11C7_X06_SEL0;1;R11C7_SEL4;R11C7_X06_SEL4;1;R11C6_OF1;;1;R11C6_E21;R11C6_OF1_E210;1;R11C7_X06;R11C7_E211_X06;1;R11C7_SEL6;R11C7_X06_SEL6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877526 ] ,
          "attributes": {
            "ROUTING": "R11C7_F7;;1;R11C7_I1MUX6;R11C7_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877525 ] ,
          "attributes": {
            "ROUTING": "R11C7_F6;;1;R11C7_I0MUX6;R11C7_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_LUT3_I0_1_F[5]": {
          "hide_name": 0,
          "bits": [ 3877523 ] ,
          "attributes": {
            "ROUTING": "R11C7_SEL1;R11C7_N261_SEL1;1;R12C8_F7;;1;R12C8_EW20;R12C8_F7_EW20;1;R12C7_N26;R12C7_W121_N260;1;R11C7_SEL5;R11C7_N261_SEL5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF4;;1;R11C7_I1MUX5;R11C7_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877521 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF6;;1;R11C7_I0MUX5;R11C7_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_LUT3_I0_1_F[6]": {
          "hide_name": 0,
          "bits": [ 3877519 ] ,
          "attributes": {
            "ROUTING": "R12C7_F7;;1;R12C7_N27;R12C7_F7_N270;1;R11C7_X04;R11C7_N271_X04;1;R11C7_SEL3;R11C7_X04_SEL3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3877518 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF1;;1;R11C7_I1MUX3;R11C7_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF5;;1;R11C7_I0MUX3;R11C7_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877513 ] ,
          "attributes": {
            "ROUTING": "R17C7_X05;R17C7_S242_X05;1;R17C7_C7;R17C7_X05_C7;1;R15C9_S10;R15C9_F4_S100;1;R16C9_W24;R16C9_S101_W240;1;R16C7_C6;R16C7_W242_C6;1;R15C7_N24;R15C7_W242_N240;1;R14C7_C0;R14C7_N241_C0;1;R15C9_E10;R15C9_F4_E100;1;R15C10_N24;R15C10_E101_N240;1;R13C10_SEL3;R13C10_N242_SEL3;1;R15C7_C6;R15C7_W242_C6;1;R16C7_C0;R16C7_S241_C0;1;R15C9_X03;R15C9_F4_X03;1;R15C9_A0;R15C9_X03_A0;1;R15C9_F4;;1;R15C9_W24;R15C9_F4_W240;1;R15C7_S24;R15C7_W242_S240;1;R17C7_X03;R17C7_S242_X03;1;R17C7_D2;R17C7_X03_D2;1",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:0.0-0.0|c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:116.5-170.12|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 3877511 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF3;;1;R13C10_S10;R13C10_OF3_S100;1;R14C10_W24;R14C10_S101_W240;1;R14C9_C2;R14C9_W241_C2;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF1;;1;R13C10_I1MUX3;R13C10_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877509 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF5;;1;R13C10_I0MUX3;R13C10_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "btn1_IBUF_I_O[5]": {
          "hide_name": 0,
          "bits": [ 3877506 ] ,
          "attributes": {
            "ROUTING": "R14C8_X03;R14C8_W261_X03;1;R14C8_D0;R14C8_X03_D0;1;R15C8_D2;R15C8_W121_D2;1;R15C9_N21;R15C9_Q1_N210;1;R14C9_X02;R14C9_N211_X02;1;R14C9_SEL1;R14C9_X02_SEL1;1;R15C9_A7;R15C9_X06_A7;1;R15C9_A6;R15C9_X06_A6;1;R15C9_X06;R15C9_Q1_X06;1;R15C9_A4;R15C9_X06_A4;1;R15C9_EW20;R15C9_Q1_EW20;1;R15C8_D1;R15C8_W121_D1;1;R15C9_W10;R15C9_Q1_W100;1;R15C8_C0;R15C8_W101_C0;1;R14C8_C2;R14C8_W261_C2;1;R15C9_Q1;;1;R15C9_SN20;R15C9_Q1_SN20;1;R14C9_W26;R14C9_N121_W260;1;R14C8_C3;R14C8_W261_C3;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState[0]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R15C8_X04;R15C8_Q5_X04;1;R15C8_B2;R15C8_X04_B2;1;R15C8_X08;R15C8_Q5_X08;1;R15C8_SEL0;R15C8_X08_SEL0;1;R15C8_SN20;R15C8_Q5_SN20;1;R14C8_C0;R14C8_N121_C0;1;R15C9_C7;R15C9_E121_C7;1;R15C9_C6;R15C9_E121_C6;1;R15C8_E13;R15C8_Q5_E130;1;R15C8_A7;R15C8_E130_A7;1;R15C8_EW20;R15C8_Q5_EW20;1;R15C9_C4;R15C9_E121_C4;1;R15C8_SN10;R15C8_Q5_SN10;1;R14C8_A2;R14C8_N111_A2;1;R15C8_Q5;;1;R15C8_N13;R15C8_Q5_N130;1;R14C8_B3;R14C8_N131_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState[1]": {
          "hide_name": 0,
          "bits": [ 3877502 ] ,
          "attributes": {
            "ROUTING": "R15C8_A2;R15C8_W131_A2;1;R14C8_B0;R14C8_N231_B0;1;R15C9_B7;R15C9_X05_B7;1;R15C9_X05;R15C9_Q0_X05;1;R15C9_B6;R15C9_X05_B6;1;R15C9_X01;R15C9_Q0_X01;1;R15C9_B4;R15C9_X01_B4;1;R15C8_A0;R15C8_W131_A0;1;R15C8_B1;R15C8_W111_B1;1;R15C9_EW10;R15C9_Q0_EW10;1;R15C8_B7;R15C8_W111_B7;1;R14C8_X02;R14C8_N231_X02;1;R14C8_A3;R14C8_X02_A3;1;R15C9_Q0;;1;R15C9_W13;R15C9_Q0_W130;1;R15C8_N23;R15C8_W131_N230;1;R14C8_B2;R14C8_N231_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 3877498 ] ,
          "attributes": {
            "ROUTING": "R14C8_E10;R14C8_F0_E100;1;R14C9_D2;R14C9_E101_D2;1;R14C8_F0;;1;R14C8_X05;R14C8_F0_X05;1;R14C8_B1;R14C8_X05_B1;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3877497 ] ,
          "attributes": {
            "ROUTING": "R11C7_EW10;R11C7_OF3_EW10;1;R11C8_S25;R11C8_E111_S250;1;R13C8_S25;R13C8_S252_S250;1;R14C8_A1;R14C8_S251_A1;1;R14C9_B3;R14C9_S231_B3;1;R14C9_B1;R14C9_S231_B1;1;R14C9_B2;R14C9_S231_B2;1;R11C7_OF3;;1;R11C7_S23;R11C7_OF3_S230;1;R13C7_E23;R13C7_S232_E230;1;R13C9_S23;R13C9_E232_S230;1;R14C9_B0;R14C9_S231_B0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877496 ] ,
          "attributes": {
            "ROUTING": "R14C7_CE2;R14C7_W211_CE2;1;R14C6_N21;R14C6_W212_N210;1;R12C6_N24;R12C6_N212_N240;1;R11C6_X05;R11C6_N241_X05;1;R11C6_CE2;R11C6_X05_CE2;1;R14C8_W21;R14C8_F1_W210;1;R14C6_CE2;R14C6_W212_CE2;1;R13C8_CE0;R13C8_N211_CE0;1;R13C8_E21;R13C8_N211_E210;1;R13C9_CE2;R13C9_E211_CE2;1;R11C9_CE0;R11C9_E211_CE0;1;R11C9_CE2;R11C9_E211_CE2;1;R13C6_CE1;R13C6_W212_CE1;1;R13C8_CE1;R13C8_N211_CE1;1;R11C10_CE2;R11C10_E212_CE2;1;R13C7_CE2;R13C7_W211_CE2;1;R13C6_CE2;R13C6_W212_CE2;1;R12C8_E21;R12C8_N212_E210;1;R12C10_CE2;R12C10_E212_CE2;1;R13C8_W21;R13C8_N211_W210;1;R13C6_CE0;R13C6_W212_CE0;1;R11C8_CE2;R11C8_N211_CE2;1;R12C8_N21;R12C8_N212_N210;1;R11C8_E21;R11C8_N211_E210;1;R11C9_CE1;R11C9_E211_CE1;1;R14C8_F1;;1;R14C8_N21;R14C8_F1_N210;1;R13C8_CE2;R13C8_N211_CE2;1"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3877493 ] ,
          "attributes": {
            "ROUTING": "R14C9_A2;R14C9_E271_A2;1;R14C9_A3;R14C9_E271_A3;1;R15C8_E27;R15C8_S272_E270;1;R15C9_N27;R15C9_E271_N270;1;R15C9_D7;R15C9_N270_D7;1;R14C9_A1;R14C9_E271_A1;1;R14C8_A0;R14C8_S271_A0;1;R15C8_X02;R15C8_S272_X02;1;R15C8_C2;R15C8_X02_C2;1;R1C2_F6;;1;R1C2_S26;R1C2_F6_S260;1;R3C2_S26;R3C2_S262_S260;1;R5C2_S26;R5C2_S262_S260;1;R7C2_S26;R7C2_S262_S260;1;R9C2_E26;R9C2_S262_E260;1;R9C4_E26;R9C4_E262_E260;1;R9C6_E26;R9C6_E262_E260;1;R9C8_S26;R9C8_E262_S260;1;R11C8_S27;R11C8_S262_S270;1;R13C8_S27;R13C8_S272_S270;1;R14C8_E27;R14C8_S271_E270;1;R14C9_A0;R14C9_E271_A0;1",
            "src": "c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878339 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\ramalhais\\Documents\\git\\code\\fpga\\uart\\uart.v:44.30-44.43|c:\\Users\\RAMALH~1\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        }
      }
    }
  }
}
