[{"DBLP title": "Improving GPU Multitasking Efficiency Using Dynamic Resource Sharing.", "DBLP authors": ["Jiho Kim", "Jehee Cha", "Jason Jong Kyu Park", "Dongsuk Jeon", "Yongjun Park"], "year": 2019, "MAG papers": [{"PaperId": 2905756678, "PaperTitle": "improving gpu multitasking efficiency using dynamic resource sharing", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"hanyang university": 1.0, "seoul national university": 1.0, "university of michigan": 1.0, "hongik university": 2.0}}], "source": "ES"}, {"DBLP title": "PIMSim: A Flexible and Detailed Processing-in-Memory Simulator.", "DBLP authors": ["Sheng Xu", "Xiaoming Chen", "Ying Wang", "Yinhe Han", "Xuehai Qian", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperId": 2904405156, "PaperTitle": "pimsim a flexible and detailed processing in memory simulator", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"chinese academy of sciences": 5.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Spatial Correlation and Value Prediction in Convolutional Neural Networks.", "DBLP authors": ["Gil Shomron", "Uri C. Weiser"], "year": 2019, "MAG papers": [{"PaperId": 2883089954, "PaperTitle": "spatial correlation and value prediction in convolutional neural networks", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors.", "DBLP authors": ["Ujjwal Gupta", "Sumit K. Mandal", "Manqing Mao", "Chaitali Chakrabarti", "\u00dcmit Y. Ogras"], "year": 2019, "MAG papers": [{"PaperId": 2908925809, "PaperTitle": "a deep q learning approach for dynamic management of heterogeneous processors", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"arizona state university": 5.0}}], "source": "ES"}, {"DBLP title": "Scalable LLVM-Based Accelerator Modeling in gem5.", "DBLP authors": ["Samuel Rogers", "Joshua Slycord", "Ronak Raheja", "Hamed Tabkhi"], "year": 2019, "MAG papers": [{"PaperId": 2913127789, "PaperTitle": "scalable llvm based accelerator modeling in gem5", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Shimmer: Implementing a Heterogeneous-Reliability DRAM Framework on a Commodity Server.", "DBLP authors": ["Konstantinos Tovletoglou", "Lev Mukhanov", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"], "year": 2019, "MAG papers": [{"PaperId": 2909597778, "PaperTitle": "shimmer implementing a heterogeneous reliability dram framework on a commodity server", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"queen s university belfast": 4.0}}], "source": "ES"}, {"DBLP title": "Hybrid Remote Access Protocol.", "DBLP authors": ["Chanchal Kumar", "Sidharth Singh", "Gregory T. Byrd"], "year": 2019, "MAG papers": [{"PaperId": 2912661995, "PaperTitle": "hybrid remote access protocol", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "Detect DRAM Disturbance Error by Using Disturbance Bin Counters.", "DBLP authors": ["Yicheng Wang", "Yang Liu", "Peiyun Wu", "Zhao Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2912071625, "PaperTitle": "detect dram disturbance error by using disturbance bin counters", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at chicago": 4.0}}], "source": "ES"}, {"DBLP title": "NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs.", "DBLP authors": ["Xinfeng Xie", "Xing Hu", "Peng Gu", "Shuangchen Li", "Yu Ji", "Yuan Xie"], "year": 2019, "MAG papers": [{"PaperId": 2911283150, "PaperTitle": "nnbench x benchmarking and understanding neural network workloads for accelerator designs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa barbara": 6.0}}], "source": "ES"}, {"DBLP title": "RTSim: A Cycle-Accurate Simulator for Racetrack Memories.", "DBLP authors": ["Asif Ali Khan", "Fazal Hameed", "Robin Bl\u00e4sing", "Stuart S. P. Parkin", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2019, "MAG papers": [{"PaperId": 2913174568, "PaperTitle": "rtsim a cycle accurate simulator for racetrack memories", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"dresden university of technology": 3.0, "max planck society": 2.0}}], "source": "ES"}, {"DBLP title": "SVSoC: Speculative Vision Systems-on-a-Chip.", "DBLP authors": ["Yiming Gan", "Yuxian Qiu", "Jingwen Leng", "Yuhao Zhu"], "year": 2019, "MAG papers": [{"PaperId": 2918742984, "PaperTitle": "svsoc speculative vision systems on a chip", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 2.0, "shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "Design Space Exploration of Memory Controller Placement in Throughput Processors with Deep Learning.", "DBLP authors": ["Ting-Ru Lin", "Yunfan Li", "Massoud Pedram", "Lizhong Chen"], "year": 2019, "MAG papers": [{"PaperId": 2921989415, "PaperTitle": "design space exploration of memory controller placement in throughput processors with deep learning", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"oregon state university": 2.0, "university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "PPT-GPU: Scalable GPU Performance Modeling.", "DBLP authors": ["Yehia Arafa", "Abdel-Hameed A. Badawy", "Gopinath Chennupati", "Nandakishore Santhi", "Stephan J. Eidenbenz"], "year": 2019, "MAG papers": [{"PaperId": 2921788688, "PaperTitle": "ppt gpu scalable gpu performance modeling", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"los alamos national laboratory": 3.0, "new mexico state university": 2.0}}], "source": "ES"}, {"DBLP title": "Orbital Edge Computing: Machine Inference in Space.", "DBLP authors": ["Bradley Denby", "Brandon Lucia"], "year": 2019, "MAG papers": [{"PaperId": 2922634353, "PaperTitle": "orbital edge computing machine inference in space", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration.", "DBLP authors": ["He Liu", "Jianhui Han", "Youhui Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2925767305, "PaperTitle": "a unified framework for training mapping and simulation of reram based convolutional neural network acceleration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Dark Wires and the Opportunities for Reconfigurable Logic.", "DBLP authors": ["Tian Tan", "Eriko Nurvitadhi", "Derek Chiou"], "year": 2019, "MAG papers": [{"PaperId": 2943462297, "PaperTitle": "dark wires and the opportunities for reconfigurable logic", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Precise Runahead Execution.", "DBLP authors": ["Ajeya Naithani", "Josu\u00e9 Feliu", "Almutaz Adileh", "Lieven Eeckhout"], "year": 2019, "MAG papers": [{"PaperId": 2943017590, "PaperTitle": "precise runahead execution", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ghent university": 3.0, "polytechnic university of valencia": 1.0}}], "source": "ES"}, {"DBLP title": "Massively Parallel Server Processors.", "DBLP authors": ["Varun Agrawal", "Mina Abbasi Dinani", "Yuxuan Shui", "Michael Ferdman", "Nima Honarmand"], "year": 2019, "MAG papers": [{"PaperId": 2923866120, "PaperTitle": "massively parallel server processors", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stony brook university": 5.0}}], "source": "ES"}, {"DBLP title": "Performance Modeling and Bottleneck Analysis of EDGE Processors Using Dependence Graphs.", "DBLP authors": ["Hossein Golestani", "Gagan Gupta", "Rathijit Sen"], "year": 2019, "MAG papers": [{"PaperId": 2946308040, "PaperTitle": "performance modeling and bottleneck analysis of edge processors using dependence graphs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"microsoft": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Asymmetric Resilience for Accelerator-Rich Systems.", "DBLP authors": ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "year": 2019, "MAG papers": [{"PaperId": 2944957546, "PaperTitle": "asymmetric resilience for accelerator rich systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 3.0, "shanghai jiao tong university": 1.0, "harvard university": 1.0}}], "source": "ES"}, {"DBLP title": "A Scalable and Efficient In-Memory Interconnect Architecture for Automata Processing.", "DBLP authors": ["Elaheh Sadredini", "Reza Rahimi", "Vaibhav Verma", "Mircea Stan", "Kevin Skadron"], "year": 2019, "MAG papers": [{"PaperId": 2954534637, "PaperTitle": "a scalable and efficient in memory interconnect architecture for automata processing", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "Tuning Performance via Metrics with Expectations.", "DBLP authors": ["Ahmad Yasin", "Avi Mendelson", "Yosi Ben-Asher"], "year": 2019, "MAG papers": [{"PaperId": 2945261484, "PaperTitle": "tuning performance via metrics with expectations", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of haifa": 2.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling Emerging Memory-Divergent GPU Applications.", "DBLP authors": ["Lu Wang", "Magnus Jahre", "Almutaz Adileh", "Zhiying Wang", "Lieven Eeckhout"], "year": 2019, "MAG papers": [{"PaperId": 2953033921, "PaperTitle": "modeling emerging memory divergent gpu applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"norwegian university of science and technology": 1.0, "ghent university": 3.0, "national university of defense technology": 1.0}}], "source": "ES"}, {"DBLP title": "SMT-SA: Simultaneous Multithreading in Systolic Arrays.", "DBLP authors": ["Gil Shomron", "Tal Horowitz", "Uri C. Weiser"], "year": 2019, "MAG papers": [{"PaperId": 2949660525, "PaperTitle": "smt sa simultaneous multithreading in systolic arrays", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"technion israel institute of technology": 2.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "Rusty: Runtime System Predictability Leveraging LSTM Neural Networks.", "DBLP authors": ["Dimosthenis Masouros", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2019, "MAG papers": [{"PaperId": 2954249567, "PaperTitle": "rusty runtime system predictability leveraging lstm neural networks", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national technical university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "HAD-TWL: Hot Address Detection-Based Wear Leveling for Phase-Change Memory Systems with Low Latency.", "DBLP authors": ["Sunwoong Kim", "Hyunmin Jung", "Woojae Shin", "Hyokeun Lee", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [{"PaperId": 2963744893, "PaperTitle": "had twl hot address detection based wear leveling for phase change memory systems with low latency", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 4.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Quantum Circuits for Dynamic Runtime Assertions in Quantum Computation.", "DBLP authors": ["Huiyang Zhou", "Gregory T. Byrd"], "year": 2019, "MAG papers": [{"PaperId": 3103678898, "PaperTitle": "quantum circuits for dynamic runtime assertions in quantum computation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 2.0}}, {"PaperId": 2967629287, "PaperTitle": "quantum circuits for dynamic runtime assertions in quantum computation", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "ARCE: Towards Code Pointer Integrity on Embedded Processors Using Architecture-Assisted Run-Time Metadata Management.", "DBLP authors": ["Jinli Rao", "Tianyong Ao", "Kui Dai", "Xuecheng Zou"], "year": 2019, "MAG papers": [{"PaperId": 2969815182, "PaperTitle": "arce towards code pointer integrity on embedded processors using architecture assisted run time metadata management", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 1.0, "huazhong university of science and technology": 2.0, "henan university": 1.0}}], "source": "ES"}, {"DBLP title": "Determining Optimal Coherency Interface for Many-Accelerator SoCs Using Bayesian Optimization.", "DBLP authors": ["Kshitij Bhardwaj", "Marton Havasi", "Yuan Yao", "David M. Brooks", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Gu-Yeon Wei"], "year": 2019, "MAG papers": [{"PaperId": 2973643951, "PaperTitle": "determining optimal coherency interface for many accelerator socs using bayesian optimization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of cambridge": 2.0, "harvard university": 4.0}}], "source": "ES"}, {"DBLP title": "Code Layout Optimization for Near-Ideal Instruction Cache.", "DBLP authors": ["Ali Ansari", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2019, "MAG papers": [{"PaperId": 2956110135, "PaperTitle": "code layout optimization for near ideal instruction cache", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Speeding up Collective Communications Through Inter-GPU Re-Routing.", "DBLP authors": ["Kiran Ranganath", "AmirAli Abdolrashidi", "Shuaiwen Leon Song", "Daniel Wong"], "year": 2019, "MAG papers": [{"PaperId": 2967053072, "PaperTitle": "speeding up collective communications through inter gpu re routing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 3.0, "university of sydney": 1.0}}], "source": "ES"}, {"DBLP title": "Power Profiling of Modern Die-Stacked Memory.", "DBLP authors": ["Dylan C. Stow", "Amin Farmahini Farahani", "Sudhanva Gurumurthi", "Michael Ignatowski", "Yuan Xie"], "year": 2019, "MAG papers": [{"PaperId": 2974512712, "PaperTitle": "power profiling of modern die stacked memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 2.0, "advanced micro devices": 2.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Coordinated DVFS and Precision Control for Deep Neural Networks.", "DBLP authors": ["Seyed Morteza Nabavinejad", "Hassan Hafez-Kolahi", "Sherief Reda"], "year": 2019, "MAG papers": [{"PaperId": 2973657294, "PaperTitle": "coordinated dvfs and precision control for deep neural networks", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"brown university": 1.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting OS-Level Memory Offlining for DRAM Power Management.", "DBLP authors": ["Seunghak Lee", "Nam Sung Kim", "Daehoon Kim"], "year": 2019, "MAG papers": [{"PaperId": 2977003028, "PaperTitle": "exploiting os level memory offlining for dram power management", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"daegu gyeongbuk institute of science and technology": 2.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Performance and Fairness Improvement on CMPs Considering Bandwidth and Cache Utilization.", "DBLP authors": ["Theodoros Marinakis", "Iraklis Anagnostopoulos"], "year": 2019, "MAG papers": [{"PaperId": 2977927273, "PaperTitle": "performance and fairness improvement on cmps considering bandwidth and cache utilization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing.", "DBLP authors": ["Adarsha Balaji", "Shihao Song", "Anup Das", "Nikil D. Dutt", "Jeff Krichmar", "Nagarajan Kandasamy", "Francky Catthoor"], "year": 2019, "MAG papers": [{"PaperId": 2984215176, "PaperTitle": "a framework to explore workload specific performance and lifetime trade offs in neuromorphic computing", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california irvine": 2.0, "katholieke universiteit leuven": 1.0, "drexel university": 4.0}}, {"PaperId": 2987159965, "PaperTitle": "a framework to explore workload specific performance and lifetime trade offs in neuromorphic computing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"drexel university": 4.0, "university of california irvine": 2.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Locality-Aware GPU Register File.", "DBLP authors": ["Hyeran Jeon", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Daniel Wong", "Sindhuja Elango"], "year": 2019, "MAG papers": [{"PaperId": 2999509507, "PaperTitle": "locality aware gpu register file", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"san jose state university": 2.0, "university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Priority-Based PCIe Scheduling for Multi-Tenant Multi-GPU Systems.", "DBLP authors": ["Chen Li", "Jun Yang", "Yifan Sun", "Lingling Jin", "Lingjie Xu", "Zheng Cao", "Pengfei Fan", "David R. Kaeli", "Sheng Ma", "Yang Guo"], "year": 2019, "MAG papers": [{"PaperId": 2990215301, "PaperTitle": "priority based pcie scheduling for multi tenant multi gpu systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 3.0, "university of pittsburgh": 1.0, "alibaba group": 4.0, "northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "DAEGEN: A Modular Compiler for Exploring Decoupled Spatial Accelerators.", "DBLP authors": ["Jian Weng", "Sihao Liu", "Vidushi Dadu", "Tony Nowatzki"], "year": 2019, "MAG papers": [{"PaperId": 2989645330, "PaperTitle": "daegen a modular compiler for exploring decoupled spatial accelerators", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "LOOG: Improving GPU Efficiency With Light-Weight Out-Of-Order Execution.", "DBLP authors": ["Konstantinos Iliakis", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2019, "MAG papers": [{"PaperId": 2989532353, "PaperTitle": "loog improving gpu efficiency with light weight out of order execution", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national technical university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Improving the Instruction Fetch Throughput with Dynamically Configuring the Fetch Pipeline.", "DBLP authors": ["Reoma Matsuo", "Ryota Shioya", "Hideki Ando"], "year": 2019, "MAG papers": [{"PaperId": 2988607297, "PaperTitle": "improving the instruction fetch throughput with dynamically configuring the fetch pipeline", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nagoya university": 2.0, "university of tokyo": 1.0}}], "source": "ES"}, {"DBLP title": "Are Crossbar Memories Secure? New Security Vulnerabilities in Crossbar Memories.", "DBLP authors": ["Vamsee Reddy Kommareddy", "Baogang Zhang", "Fan Yao", "Rickard Ewetz", "Amro Awad"], "year": 2019, "MAG papers": [{"PaperId": 2988187473, "PaperTitle": "are crossbar memories secure new security vulnerabilities in crossbar memories", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of central florida": 5.0}}], "source": "ES"}, {"DBLP title": "Isolating Speculative Data to Prevent Transient Execution Attacks.", "DBLP authors": ["Kristin Barber", "Anys Bacha", "Li Zhou", "Yinqian Zhang", "Radu Teodorescu"], "year": 2019, "MAG papers": [{"PaperId": 2945639393, "PaperTitle": "isolating speculative data to prevent transient execution attacks", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ohio state university": 4.0, "university of michigan": 1.0}}], "source": "ES"}]