# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Final_Project.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../../Final_Project.srcs/sources_1/new/datagen.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/ip/design_1_dataGen_0_0/sim/design_1_dataGen_0_0.v" \
"../../../../Final_Project.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Final_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
