Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 16 02:17:17 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 407 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.821        0.000                      0                  299        0.030        0.000                      0                  299        2.633        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cpu_clk_inst/inst/fpga_clk  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 25.000}       50.000          20.000          
  upg_clk_clk_wiz_0         {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_clk_inst/inst/fpga_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                          2.633        0.000                       0                     3  
  upg_clk_clk_wiz_0              94.821        0.000                      0                  299        0.030        0.000                      0                  299       49.020        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_inst/inst/fpga_clk
  To Clock:  cpu_clk_inst/inst/fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_inst/inst/fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_clk_inst/inst/fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   cpu_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_clk_wiz_0
  To Clock:  upg_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.821ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.090ns (23.168%)  route 3.615ns (76.832%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.700     0.783    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.577    95.972    
                         clock uncertainty           -0.199    95.773    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    95.604    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.604    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 94.821    

Slack (MET) :             94.917ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.090ns (23.837%)  route 3.483ns (76.163%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.568     0.651    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X41Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.577    95.972    
                         clock uncertainty           -0.199    95.773    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.568    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.568    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                 94.917    

Slack (MET) :             95.018ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.090ns (23.937%)  route 3.464ns (76.063%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.549     0.632    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 95.018    

Slack (MET) :             95.018ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.090ns (23.937%)  route 3.464ns (76.063%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.549     0.632    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 95.018    

Slack (MET) :             95.106ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.090ns (24.867%)  route 3.293ns (75.133%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.379     0.462    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.577    95.972    
                         clock uncertainty           -0.199    95.773    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.568    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.568    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 95.106    

Slack (MET) :             95.207ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.090ns (24.975%)  route 3.274ns (75.025%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.360     0.443    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 95.207    

Slack (MET) :             95.207ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.090ns (24.975%)  route 3.274ns (75.025%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.360     0.443    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 95.207    

Slack (MET) :             95.236ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.090ns (25.144%)  route 3.245ns (74.856%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.453    -0.193    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.069 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.482     0.414    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y51         FDCE (Setup_fdce_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 95.236    

Slack (MET) :             95.236ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.090ns (25.144%)  route 3.245ns (74.856%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.453    -0.193    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.069 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.482     0.414    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y51         FDCE (Setup_fdce_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 95.236    

Slack (MET) :             95.352ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.090ns (25.682%)  route 3.154ns (74.318%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.453    -0.193    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.069 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.392     0.323    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.460    96.079    
                         clock uncertainty           -0.199    95.880    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    95.675    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.675    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                 95.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.187ns (45.778%)  route 0.221ns (54.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.221    -0.431    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X40Y48         LUT3 (Prop_lut3_I2_O)        0.046    -0.385 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000    -0.385    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X40Y48         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X40Y48         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.226    -0.522    
    SLICE_X40Y48         FDSE (Hold_fdse_C_D)         0.107    -0.415    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/RCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.953%)  route 0.268ns (59.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/RCS_reg[1]/Q
                         net (fo=9, routed)           0.268    -0.385    uart_inst/inst/upg_inst/RCS_reg_n_0_[1]
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.045    -0.340 r  uart_inst/inst/upg_inst/s_axi_arvalid_i_1/O
                         net (fo=1, routed)           0.000    -0.340    uart_inst/inst/upg_inst/s_axi_arvalid_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833    -0.749    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_arvalid_reg/C
                         clock pessimism              0.226    -0.523    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092    -0.431    uart_inst/inst/upg_inst/s_axi_arvalid_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.303%)  route 0.341ns (64.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.341    -0.312    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.267 r  uart_inst/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    uart_inst/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.226    -0.522    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.120    -0.402    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.973%)  route 0.203ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y44         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.203    -0.449    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y45         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y45         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.777    
    SLICE_X38Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.594    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.792    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y47         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.536    uart_inst/inst/upg_inst/s_axi_rdata[3]
    SLICE_X40Y47         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/C
                         clock pessimism             -0.008    -0.756    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.066    -0.690    uart_inst/inst/upg_inst/uart_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.574    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X42Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.044    -0.794    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.060    -0.734    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.512    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.028    -0.776    
    SLICE_X42Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.674    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/RCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.282%)  route 0.341ns (64.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/RCS_reg[1]/Q
                         net (fo=9, routed)           0.341    -0.312    uart_inst/inst/upg_inst/RCS_reg_n_0_[1]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833    -0.749    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091    -0.432    uart_inst/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.407%)  route 0.414ns (74.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.414    -0.239    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.226    -0.522    
    SLICE_X42Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.405    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.618%)  route 0.155ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.155    -0.496    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.028    -0.776    
    SLICE_X42Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.667    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y51    uart_inst/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y52    uart_inst/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y52    uart_inst/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK



