From d8ee14293395d31d7b3d0af843ec832d05d884ee Mon Sep 17 00:00:00 2001
From: David Thomas <dave@davespace.co.uk>
Date: Tue, 2 Mar 2021 23:21:21 +0000
Subject: [PATCH 02/24] 1: Replace entities where practical with 'real' UTF-8
 characters

---
 APPENDICES/CONVNOTES.HTML          |   6 +-
 APPENDICES/COPYRIGHT.HTML          |   2 +-
 BASIC/APPENDICES/ARMASSEMBLER.HTML |  54 +++---
 BASIC/APPENDICES/NUMERICREP.HTML   |  10 +-
 BASIC/PART2/NUMERICVARS.HTML       |   2 +-
 INDEX.HTML                         |   4 +-
 OVERVIEWS/OVERVIEW-ASM.HTML        |   2 +-
 OVERVIEWS/OVERVIEW-ASM.IDX         |   2 +-
 OVERVIEWS/OVERVIEW-PRM.HTML        |   4 +-
 PRM/ADFS.HTML                      |   6 +-
 PRM/ARM3.HTML                      |  14 +-
 PRM/ASM.HTML                       |  54 +++---
 PRM/AUN.HTML                       |   8 +-
 PRM/BROADCASTLOAD.HTML             |   2 +-
 PRM/BUFFERS.HTML                   |   4 +-
 PRM/CHARINPUT.HTML                 |   2 +-
 PRM/CHARSETS.HTML                  |   2 +-
 PRM/CMOS.HTML                      |  38 ++--
 PRM/COLOURTRANS.HTML               |   2 +-
 PRM/COMPRESSJPEG.HTML              |   6 +-
 PRM/CONVERSIONS.HTML               |   2 +-
 PRM/DEBUGGER.HTML                  |  20 +--
 PRM/DMA.HTML                       |   2 +-
 PRM/DRAW.HTML                      |   2 +-
 PRM/ECONET.HTML                    |   4 +-
 PRM/FILECORE.HTML                  |  22 +--
 PRM/FILECORENEW.HTML               |  14 +-
 PRM/FILEFORMATS.HTML               |  52 +++---
 PRM/FILESERVERS.HTML               |   4 +-
 PRM/FILESWITCH.HTML                |   2 +-
 PRM/FILETYPES.HTML                 |  52 +++---
 PRM/FLOATINGPOINT.HTML             |  50 +++---
 PRM/FONTMANAGER.HTML               |  34 ++--
 PRM/FSLOCK.HTML                    |   2 +-
 PRM/INTERNET.HTML                  |   6 +-
 PRM/JPEG.HTML                      |   2 +-
 PRM/MEMMAN.HTML                    |   4 +-
 PRM/MEMORYMAN.HTML                 |  64 +++----
 PRM/MODES.HTML                     | 266 +++++++++++++--------------
 PRM/PDRIVERS.HTML                  |  12 +-
 PRM/PDSUPPORT.HTML                 |   2 +-
 PRM/PDUMPERS.HTML                  |   2 +-
 PRM/PORTABLE.HTML                  |   4 +-
 PRM/PRINTERDEFS.HTML               |  14 +-
 PRM/PRINTSERVERS.HTML              |   6 +-
 PRM/SHAREDCLIBRARY.HTML            |   4 +-
 PRM/SOFTVECS.HTML                  |  28 +--
 PRM/SOUND.HTML                     |   6 +-
 PRM/SOUNDDMA.HTML                  |  14 +-
 PRM/SPRITES.HTML                   |  34 ++--
 PRM/TERRITORY.HTML                 |   2 +-
 PRM/TIP.HTML                       |   4 +-
 PRM/VDU.HTML                       | 276 ++++++++++++++---------------
 PRM/VIDEO.HTML                     |  36 ++--
 PRM/WIMP.HTML                      |  26 +--
 TOOLBOX/ASM/ASMEG.HTML             |   8 +-
 TOOLBOX/ASM/ASMLANG.HTML           |  10 +-
 TOOLBOX/ASM/DIRECTIV.HTML          |  24 +--
 TOOLBOX/ASM/FPINSTRS.HTML          |  96 +++++-----
 TOOLBOX/ASM/INSTRSET.HTML          | 190 ++++++++++----------
 TOOLBOX/ASM/INTRO.HTML             |   6 +-
 TOOLBOX/ASM/MACROS.HTML            |   6 +-
 TOOLBOX/ASM/OBJASM.HTML            |  10 +-
 TOOLBOX/ASM/WARNINGS.HTML          |  68 +++----
 TOOLBOX/C/CCANDCPP.HTML            |  30 ++--
 TOOLBOX/C/CIMPL.HTML               |   6 +-
 TOOLBOX/C/CLIB.HTML                |   4 +-
 TOOLBOX/C/CMATHLIB.HTML            |  12 +-
 TOOLBOX/C/CMHG.HTML                |   2 +-
 TOOLBOX/C/INTRO.HTML               |   4 +-
 TOOLBOX/C/TOANSI.HTML              |   4 +-
 TOOLBOX/C/TOPCC.HTML               |   4 +-
 TOOLBOX/TOOLBOX/WINDOWS.HTML       |  10 +-
 TOOLBOX/TOOLBOXIX.HTML             |   2 +-
 74 files changed, 897 insertions(+), 897 deletions(-)

diff --git a/APPENDICES/CONVNOTES.HTML b/APPENDICES/CONVNOTES.HTML
index 08bf6eb..5556b0f 100644
--- a/APPENDICES/CONVNOTES.HTML
+++ b/APPENDICES/CONVNOTES.HTML
@@ -15,7 +15,7 @@
 <dl>
 <dd>
 
-<p>These manuals were originally written and laid out using Adobe&reg; FrameMaker&reg; on UNIX&trade; machines. Since few people can read this format directly, a conversion into a more interchangable format was required before a public release could be made.</p>
+<p>These manuals were originally written and laid out using Adobe® FrameMaker® on UNIX™ machines. Since few people can read this format directly, a conversion into a more interchangable format was required before a public release could be made.</p>
 
 <p>After considering several possible release formats it was decided that HTML was the best candidate because:</p>
 
@@ -29,7 +29,7 @@
 <!-- and we felt like torturing Dave for a few months -->
 </ul>
 
-<p>The conversion was acheived by exporting each chapter from FrameMaker&reg; as HTML, then post-processing the files to try to retrieve some of the structure lost by the conversion.</p>
+<p>The conversion was acheived by exporting each chapter from FrameMaker® as HTML, then post-processing the files to try to retrieve some of the structure lost by the conversion.</p>
 
 <p>Finally, we manually updated some of the worst remaining bits of the HTML to try to ensure the chapters render well across all browsers.</p>
 
@@ -37,7 +37,7 @@
 <ul>
 <li>Figures are in PNG format, each figure is linked to the DrawFile original, if available
 <li>Some of source figures were unavailable, and these have been recreated.  Mainly this will be evident in the character set diagrams.
-<li>The available character <i>entities</i> (symbols such as &dagger; &frac12; &copy; etc) vary greatly between browsers and between fonts. These entities have been replaced with equivalent images in places to ensure they are shown correctly.
+<li>The available character <i>entities</i> (symbols such as † ½ © etc) vary greatly between browsers and between fonts. These entities have been replaced with equivalent images in places to ensure they are shown correctly.
 <li>Effects used in the original PRM, such as tabbed lists and groupings indicated by brackets have been replaced with approximations.
 </ul>
 
diff --git a/APPENDICES/COPYRIGHT.HTML b/APPENDICES/COPYRIGHT.HTML
index f33d3de..3d65259 100644
--- a/APPENDICES/COPYRIGHT.HTML
+++ b/APPENDICES/COPYRIGHT.HTML
@@ -13,7 +13,7 @@
 <dl><dd>
 <dl><dd>
 
-<p>Copyright &copy; Pace Micro Technolgy plc, 2000 All rights reserved.</p>
+<p>Copyright © Pace Micro Technolgy plc, 2000 All rights reserved.</p>
 <p>Published by RISCOS Limited.</p>
 
 <p>No part of this publication may be reproduced or transmitted, in any form
diff --git a/BASIC/APPENDICES/ARMASSEMBLER.HTML b/BASIC/APPENDICES/ARMASSEMBLER.HTML
index 3d3182b..e8a5d6f 100644
--- a/BASIC/APPENDICES/ARMASSEMBLER.HTML
+++ b/BASIC/APPENDICES/ARMASSEMBLER.HTML
@@ -345,7 +345,7 @@ M
 <p>
 <table>
 <tr>
-<td align="left" valign="top">&laquo; &raquo;
+<td align="left" valign="top">« »
 <td align="left" valign="top" colspan="3">indicates that the contents of the brackets are optional (unlike all other chapters, where we have been using [ ] instead)
 <tr>
 <td align="left" valign="top">(x|y)
@@ -395,8 +395,8 @@ M
 <h5><a name="idx-9"></a>Moves</h5>
 <dd>
 <h6>Syn<a name="marker-951057"></a>tax:</h6>
-<p>opcode&laquo;cond&raquo;&laquo;S&raquo; Rd, (#exp|Rm)&laquo;,shift&raquo;</p>
-<p>There are two move instructions. 'Op2' means '(#exp|Rm)&laquo;,shift&raquo;':</p>
+<p>opcode«cond»«S» Rd, (#exp|Rm)«,shift»</p>
+<p>There are two move instructions. 'Op2' means '(#exp|Rm)«,shift»':</p>
 <p>
 <table>
 <tr>
@@ -429,8 +429,8 @@ M
 <h5><a name="marker-951023"></a>Arithmetic and logical instructions</h5>
 <dd>
 <h6><a name="idx-11"></a>Syntax:</h6>
-<p>opcode&laquo;cond&raquo;&laquo;S&raquo; Rd, Rn, (#exp|Rm)&laquo;,shift&raquo;</p>
-<p>The instructions available are given below; again, 'Op2' means '(#exp|Rm)&laquo;,shift&raquo;':</p>
+<p>opcode«cond»«S» Rd, Rn, (#exp|Rm)«,shift»</p>
+<p>The instructions available are given below; again, 'Op2' means '(#exp|Rm)«,shift»':</p>
 <p>
 <table>
 <tr>
@@ -503,8 +503,8 @@ AND R3, R1, R2, LSR #2  ; Perform a logical AND on the contents of register R1
 <h5><a name="idx-13"></a>Comparisons</h5>
 <dd>
 <h6><a name="idx-14"></a>Syntax:</h6>
-<p>opcode&laquo;cond&raquo;&laquo;S|P&raquo; Rn, (#exp|Rm)&laquo;,shift&raquo;</p>
-<p>There are four comparison instructions; again, 'Op2' means '(#exp|Rm)&laquo;,shift&raquo;':</p>
+<p>opcode«cond»«S|P» Rn, (#exp|Rm)«,shift»</p>
+<p>There are four comparison instructions; again, 'Op2' means '(#exp|Rm)«,shift»':</p>
 <p>
 <table>
 <tr>
@@ -551,8 +551,8 @@ AND R3, R1, R2, LSR #2  ; Perform a logical AND on the contents of register R1
 <h5><a name="idx-16"></a>Multiply instructions</h5>
 <dd>
 <h6>Sy<a name="marker-951059"></a>ntax:</h6>
-<p>MUL&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs<br>
-MLA&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs,Rn</p>
+<p>MUL«cond»«S» Rd,Rm,Rs<br>
+MLA«cond»«S» Rd,Rm,Rs,Rn</p>
 <p>There are two multiply instructions:</p>
 <p>
 <table>
@@ -562,11 +562,11 @@ MLA&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs,Rn</p>
 <tr>
 <td align="left" valign="top">MUL
 <td align="left" valign="top">Multiply
-<td align="left" valign="top">Rd = Rm &times; Rs
+<td align="left" valign="top">Rd = Rm × Rs
 <tr>
 <td align="left" valign="top">MLA
 <td align="left" valign="top">Multiply-accumulate
-<td align="left" valign="top">Rd = Rm &times; Rs + Rn
+<td align="left" valign="top">Rd = Rm × Rs + Rn
 </table>
 <p>The multiply instructions perform integer multiplication, giving the least significant 32 bits of the product of two 32-bit operands.</p>
 <p>The destination register must not be R15 or the same as Rm. Any other register combinations can be used.</p>
@@ -579,8 +579,8 @@ MLA&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs,Rn</p>
 <dd>
 <h6><a name="marker-951061"></a>Syntax:</h6>
 <dd>
-<p>B&laquo;cond&raquo; expression<br>
-BL&laquo;cond&raquo; expression</p>
+<p>B«cond» expression<br>
+BL«cond» expression</p>
 <p>There are essentially only two branch instructions but in each case the branch can take place as a result of any of the 15 usable condition codes:</p>
 <p>
 <table>
@@ -612,7 +612,7 @@ BL
 <h5><a name="idx-21"></a>Single register load/save instructions</h5>
 <dd>
 <h6>Syn<a name="marker-951062"></a>tax:</h6>
-<p>opcode&laquo;cond&raquo;&laquo;B&raquo;&laquo;T&raquo; Rd, address</p>
+<p>opcode«cond»«B»«T» Rd, address</p>
 <p>The single register load/save instructions are as follows:</p>
 <p>
 <table>
@@ -648,14 +648,14 @@ BL
 <td align="left" valign="top">[Rn]
 <td align="left" valign="top">Contents of Rn
 <tr>
-<td align="left" valign="top">[Rn,#m]&laquo;!&raquo;
+<td align="left" valign="top">[Rn,#m]«!»
 <td align="left" valign="top">Contents of Rn + m
 <tr>
-<td align="left" valign="top">[Rn,&laquo;-&raquo;Rm]&laquo;!&raquo;
-<td align="left" valign="top">Contents of Rn &plusmn; contents of Rm
+<td align="left" valign="top">[Rn,«-»Rm]«!»
+<td align="left" valign="top">Contents of Rn ± contents of Rm
 <tr>
-<td align="left" valign="top">[Rn,&laquo;-&raquo;Rm,shift #s]&laquo;!&raquo;
-<td align="left" valign="top">Contents of Rn &plusmn; (contents of Rm shifted by s places)
+<td align="left" valign="top">[Rn,«-»Rm,shift #s]«!»
+<td align="left" valign="top">Contents of Rn ± (contents of Rm shifted by s places)
 </table>
 </p>
 <p>With post-indexed addressing the address being used is given solely by the contents of the register Rn. The rest of the instruction determines what value is written back into Rn. This write back is performed automatically; no '!' is needed. Post-indexing gets its name from the fact that the address that is written back to Rn is calculated after the load/save takes place.</p>
@@ -668,15 +668,15 @@ BL
 <td align="left" valign="top">[Rn],#m
 <td align="left" valign="top">Contents of Rn + m
 <tr>
-<td align="left" valign="top">[Rn],&laquo;-&raquo;Rm
-<td align="left" valign="top">Contents of Rn &plusmn; contents of Rm
+<td align="left" valign="top">[Rn],«-»Rm
+<td align="left" valign="top">Contents of Rn ± contents of Rm
 <tr>
-<td align="left" valign="top">[Rn],&laquo;-&raquo;Rm,shift #s
-<td align="left" valign="top">Contents of Rn &plusmn; (contents of Rm shifted by s places)
+<td align="left" valign="top">[Rn],«-»Rm,shift #s
+<td align="left" valign="top">Contents of Rn ± (contents of Rm shifted by s places)
 </table>
 </p>
 <h6><a name="idx-23"></a>Address given as an expression</h6>
-<p>If the address is given as a simple expression, the assembler will generate a pre-indexed instruction using R15 (the PC) as the base register. If the address is out of the range of the instruction (&plusmn;4095 bytes), an error is given.</p>
+<p>If the address is given as a simple expression, the assembler will generate a pre-indexed instruction using R15 (the PC) as the base register. If the address is out of the range of the instruction (±4095 bytes), an error is given.</p>
 <h6><a name="idx-24"></a>Options</h6>
 <p>If the 'B' option is specified after the condition, only a single byte is transferred, instead of a whole word. The top 3 bytes of the destination register are cleared by an LDRB instruction.</p>
 <p>If the 'T' option is specified after the condition, then the TRANs pin on the ARM processor will be active during the transfer, forcing an address translation. This allows you to access User mode memory from a privileged mode. This option is invalid for pre-indexed addressing.</p>
@@ -691,7 +691,7 @@ BL
 <h5><a name="idx-26"></a>Multiple load/save instructions</h5>
 <dd>
 <h6>Syn<a name="marker-951064"></a>tax:</h6>
-<p>opcode&laquo;cond&raquo;type Rn&laquo;!&raquo;, {Rlist}&laquo;^&raquo;</p>
+<p>opcode«cond»type Rn«!», {Rlist}«^»</p>
 <p>These instructions allow the loading or saving of several registers:</p>
 <p>
 <table>
@@ -839,8 +839,8 @@ BL
 <h5><a name="idx-30"></a>SWI instruction</h5>
 <dd>
 <h6>Synta<a name="marker-951065"></a>x:</h6>
-<p>SWI&laquo;cond&raquo; expression</p>
-<p>SWI&laquo;cond&raquo; "SWIname" (BBC BASIC assembler)</p>
+<p>SWI«cond» expression</p>
+<p>SWI«cond» "SWIname" (BBC BASIC assembler)</p>
 <p>The SWI mnemonic stands for <b>S</b>oft<b>W</b>are <b>I</b>nterrupt. On encountering a SWI, the ARM processor changes into SVC mode and stores the address of the next location in R14_svc - so the User mode value of R14 is not corrupted. The ARM then goes to the SWI routine handler via the hardware SWI vector containing its address.</p>
 <p>The first thing that this routine does is to discover which SWI was requested. It finds this out by using the location addressed by (R14_svc - 4) to read the current SWI instruction. The opcode for a SWI is 32 bits long; 4 bits identify the opcode as being for a SWI, 4 bits hold all the condition codes and the bottom 24 bits identify which SWI it is. Hence 2<em>24</em> different SWI routines can be distinguished.</p>
 <p>When it has found which particular SWI it is, the routine executes the appropriate code to deal with it and then returns by placing the contents of R14_svc back into the PC, which restores the mode the caller was in.</p>
diff --git a/BASIC/APPENDICES/NUMERICREP.HTML b/BASIC/APPENDICES/NUMERICREP.HTML
index b01333e..1f7cae1 100644
--- a/BASIC/APPENDICES/NUMERICREP.HTML
+++ b/BASIC/APPENDICES/NUMERICREP.HTML
@@ -104,16 +104,16 @@
 <td align="left" valign="top">4 bytes
 <tr>
 <th align="left" valign="top">5-byte reals
-<td align="left" valign="top">&plusmn;1.7x1038
+<td align="left" valign="top">±1.7x1038
 <td align="left" valign="top">to
-<td align="left" valign="top">&plusmn;1.5x10-39
+<td align="left" valign="top">±1.5x10-39
 <td align="left" valign="top">9 sig figs
 <td align="left" valign="top">5 bytes
 <tr>
 <th align="left" valign="top">8-byte reals
-<td align="left" valign="top">&plusmn;1.7x10308
+<td align="left" valign="top">±1.7x10308
 <td align="left" valign="top">to
-<td align="left" valign="top">&plusmn;1.5x10-323
+<td align="left" valign="top">±1.5x10-323
 <td align="left" valign="top">17 sig figs
 <td align="left" valign="top">8 bytes</table>
 <p>The rest of this appendix explains the two methods used by BASIC VI for implementing 8-byte floating point arithmetic to IEEE standard 754. BASIC V only employs one of these methods, and does perform its 5-byte arithmetic to the IEEE standard.</p>
@@ -163,4 +163,4 @@
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/BASIC/PART2/NUMERICVARS.HTML b/BASIC/PART2/NUMERICVARS.HTML
index e2200fc..51fc687 100644
--- a/BASIC/PART2/NUMERICVARS.HTML
+++ b/BASIC/PART2/NUMERICVARS.HTML
@@ -215,7 +215,7 @@ Priority
 </table>
 <p>For example, 12+3*4^2 is evaluated as 12+(3*(4^2)) and produces the result 60.</p>
 <p>Operators with the same priority are executed left to right, as they appear in the expression. Thus, 22 MOD 3/7 is evaluated as (22 MOD 3)/7.</p>
-<p>Note that the shift operators are entered by typing two (or three) &gt; or &lt; symbols, and should not be confused with the &laquo;and &raquo; characters in the ISO Latin1 alphabet. Note also that although you can say 1+2+3, you couldn't write 1&lt;&lt;2&lt;&lt;3. This would have to be bracketed thus: (1&lt;&lt;2)&lt;&lt;3. This is because you may only use one group 5 operator per (unbracketed) expression.</p>
+<p>Note that the shift operators are entered by typing two (or three) &gt; or &lt; symbols, and should not be confused with the « and » characters in the ISO Latin1 alphabet. Note also that although you can say 1+2+3, you couldn't write 1&lt;&lt;2&lt;&lt;3. This would have to be bracketed thus: (1&lt;&lt;2)&lt;&lt;3. This is because you may only use one group 5 operator per (unbracketed) expression.</p>
 </dl>
 </dl>
 </body>
diff --git a/INDEX.HTML b/INDEX.HTML
index 90f6c3e..8491951 100644
--- a/INDEX.HTML
+++ b/INDEX.HTML
@@ -60,8 +60,8 @@
 </dl>
 <hr>
 <dl>
-<dd>Copyright &copy; Pace Micro Technology plc, 2000.<br>
-    Copyright &copy; RISCOS Ltd, 2000.<br>
+<dd>Copyright © Pace Micro Technology plc, 2000.<br>
+    Copyright © RISCOS Ltd, 2000.<br>
 </dl>
 <hr>
 </body>
diff --git a/OVERVIEWS/OVERVIEW-ASM.HTML b/OVERVIEWS/OVERVIEW-ASM.HTML
index b9fa752..8804675 100644
--- a/OVERVIEWS/OVERVIEW-ASM.HTML
+++ b/OVERVIEWS/OVERVIEW-ASM.HTML
@@ -404,7 +404,7 @@
 <li><a href="../TOOLBOX/ASM/ASMEG.HTML#idx-11">Multiplication by 2n-1 (3,7,15...)</a>
 <li><a href="../TOOLBOX/ASM/ASMEG.HTML#idx-12">Multiplication by 6</a>
 <li><a href="../TOOLBOX/ASM/ASMEG.HTML#idx-13">Multiply by 10 and add in extra number</a>
-<li><a href="../TOOLBOX/ASM/ASMEG.HTML#idx-14">General recursive method for Rb := Ra&times;C, C a constant</a>
+<li><a href="../TOOLBOX/ASM/ASMEG.HTML#idx-14">General recursive method for Rb := Ra×C, C a constant</a>
 </ul></ul><li><a href="../TOOLBOX/ASM/ASMEG.HTML#idx-15">Loading a word from an unknown alignment</a>
 <li><a href="../TOOLBOX/ASM/ASMEG.HTML#marker-556797">Sign/zero extension of a half word</a>
 <li><a href="../TOOLBOX/ASM/ASMEG.HTML#marker-556799">Return setting condition codes</a>
diff --git a/OVERVIEWS/OVERVIEW-ASM.IDX b/OVERVIEWS/OVERVIEW-ASM.IDX
index bca51c6..0b13eec 100644
--- a/OVERVIEWS/OVERVIEW-ASM.IDX
+++ b/OVERVIEWS/OVERVIEW-ASM.IDX
@@ -406,7 +406,7 @@
 4 idx-11 Multiplication by 2n-1 (3,7,15...)
 4 idx-12 Multiplication by 6
 4 idx-13 Multiply by 10 and add in extra number
-4 idx-14 General recursive method for Rb := Ra&times;C, C a constant
+4 idx-14 General recursive method for Rb := Ra×C, C a constant
 2 idx-15 Loading a word from an unknown alignment
 2 marker-556797 Sign/zero extension of a half word
 2 marker-556799 Return setting condition codes
diff --git a/OVERVIEWS/OVERVIEW-PRM.HTML b/OVERVIEWS/OVERVIEW-PRM.HTML
index 72ee744..8c41bcd 100644
--- a/OVERVIEWS/OVERVIEW-PRM.HTML
+++ b/OVERVIEWS/OVERVIEW-PRM.HTML
@@ -60,7 +60,7 @@
 <li><a href="#Volume_2__Chapter_46__Writing_a_device_driver">Volume 2: Chapter 46: Writing a device driver</a>
 <li><a href="#Volume_2__Chapter_47__Econet">Volume 2: Chapter 47: Econet</a>
 <li><a href="#Volume_2__Chapter_48__File_server_protocol_interface">Volume 2: Chapter 48: File server protocol interface</a>
-<li><a href="#Volume_2__Chapter_48_frac12___Printer_server_protocol_interface">Volume 2: Chapter 48&frac12;: Printer server protocol interface</a>
+<li><a href="#Volume_2__Chapter_48_frac12___Printer_server_protocol_interface">Volume 2: Chapter 48½: Printer server protocol interface</a>
 <li><a href="#Volume_2__Chapter_49__The_Broadcast_Loader">Volume 2: Chapter 49: The Broadcast Loader</a>
 <li><a href="#Volume_2__Chapter_50__BBC_Econet">Volume 2: Chapter 50: BBC Econet</a>
 <li><a href="#Volume_2__Chapter_51__Hourglass">Volume 2: Chapter 51: Hourglass</a>
@@ -1757,7 +1757,7 @@
 <ul><ul><ul><li><a href="../PRM/FILESERVERS.HTML#idx-3717">The user environment</a>
 <li><a href="../PRM/FILESERVERS.HTML#idx-3734">Interfaces</a>
 <li><a href="../PRM/FILESERVERS.HTML#idx-3790">Error messages</a>
-</ul></ul></ul></ul><hr><h3><a name="Volume_2__Chapter_48_frac12___Printer_server_protocol_interface">Volume 2: Chapter 48&frac12;: Printer server protocol interface</h3><ul><li><a href="../PRM/PRINTSERVERS.HTML#28957">Printer server protocol interface</a>
+</ul></ul></ul></ul><hr><h3><a name="Volume_2__Chapter_48_frac12___Printer_server_protocol_interface">Volume 2: Chapter 48½: Printer server protocol interface</h3><ul><li><a href="../PRM/PRINTSERVERS.HTML#28957">Printer server protocol interface</a>
 <ul><ul><ul><li><a href="../PRM/PRINTSERVERS.HTML#marker-879951">NetPrint status protocol</a>
 <li><a href="../PRM/PRINTSERVERS.HTML#marker-879953">NetPrint printing protocol</a>
 <li><a href="../PRM/PRINTSERVERS.HTML#idx-7873">Port claiming</a>
diff --git a/PRM/ADFS.HTML b/PRM/ADFS.HTML
index 5233a79..e5ebc1d 100644
--- a/PRM/ADFS.HTML
+++ b/PRM/ADFS.HTML
@@ -96,7 +96,7 @@
 <tr>
 <td align="left" valign="top">
 Variation in speed:
-<td align="left" valign="top">&plusmn;1.5%
+<td align="left" valign="top">±1.5%
 <tr>
 <td align="left" valign="top">
 Min. Write to read changeover time:
@@ -381,7 +381,7 @@ Assuming the drive is always running fast gives an actual workable track length
 </table>
 </dl>
 <p>Evaluation of 'does it fit' is:</p>
-<p>Low track length - gap1 + gap3 - (secsize + SecOvrhead + gap3)&times;secs <img src="../SYMBOLS/ENTITIES/8805.PNG" alt="&GT;="> min. gap4</p>
+<p>Low track length - gap1 + gap3 - (secsize + SecOvrhead + gap3)×secs <img src="../SYMBOLS/ENTITIES/8805.PNG" alt="&GT;="> min. gap4</p>
 <p>If 'no', does it fit using minimum gap1 and minimum gap3?</p>
 <ul>
 <li>If so, divide slack amongst gaps (including gap4); else return error
@@ -1302,7 +1302,7 @@ R2 = drive autospindown, if R0 = 1:</p>
 <dl>
 <dd>
 <p>= 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> disable autospindown and spinup drive<br>
-<img src="../SYMBOLS/ENTITIES/8800.PNG" alt="[NOT EQUAL]"> 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> set autospindown to (R2 &times; 5) seconds</p>
+<img src="../SYMBOLS/ENTITIES/8800.PNG" alt="[NOT EQUAL]"> 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> set autospindown to (R2 × 5) seconds</p>
 </dl>
 <p>or action to take, if R0 = 2:</p>
 <dl>
diff --git a/PRM/ARM3.HTML b/PRM/ARM3.HTML
index 53d1b03..99a62ec 100644
--- a/PRM/ARM3.HTML
+++ b/PRM/ARM3.HTML
@@ -105,7 +105,7 @@ R1 = AND mask</p>
 <dt>
 <h5><a name="idx-389"></a>On exit</h5>
 <dd>
-<p>R0 = old value (bit <i>n</i> set <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2MBytes starting at <i>n</i>&times;2MBytes are cacheable)</p>
+<p>R0 = old value (bit <i>n</i> set <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2MBytes starting at <i>n</i>×2MBytes are cacheable)</p>
 
 <dt>
 <h5><a name="idx-390"></a>Interrupts</h5>
@@ -126,7 +126,7 @@ Fast interrupts are enabled</p>
 <dt>
 <h5><a name="idx-393"></a>Use</h5>
 <dd>
-<p>This call controls which areas of memory may be cached (ie are <i>cacheable</i>). The ARM3's control register 3 is altered by being masked with R1 and then exclusive ORd with R0: ie new value = ((old value AND R1) XOR R0). If bit <i>n</i> of the control register is set, the 2MBytes starting at <i>n</i>&times;2MBytes are cacheable.</p>
+<p>This call controls which areas of memory may be cached (ie are <i>cacheable</i>). The ARM3's control register 3 is altered by being masked with R1 and then exclusive ORd with R0: ie new value = ((old value AND R1) XOR R0). If bit <i>n</i> of the control register is set, the 2MBytes starting at <i>n</i>×2MBytes are cacheable.</p>
 <p>The default value stored is &amp;FC007CFF, so ROM and logical non-screen RAM are cacheable, but I/O space, physical memory, the RAM disc and logical screen memory are not.</p>
 
 <dt>
@@ -151,7 +151,7 @@ R1 = AND mask</p>
 <dt>
 <h5><a name="idx-397"></a>On exit</h5>
 <dd>
-<p>R0 = old value (bit <i>n</i> set <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2MBytes starting at <i>n</i>&times;2MBytes are updateable)</p>
+<p>R0 = old value (bit <i>n</i> set <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2MBytes starting at <i>n</i>×2MBytes are updateable)</p>
 
 <dt>
 <h5><a name="idx-398"></a>Interrupts</h5>
@@ -172,7 +172,7 @@ Fast interrupts are enabled</p>
 <dt>
 <h5><a name="idx-401"></a>Use</h5>
 <dd>
-<p>This call controls which areas of memory will be automatically updated in the cache when the processor writes to that area (ie are <i>updateable</i>). The ARM3's control register 4 is altered by being masked with R1 and then exclusive ORd with R0: ie new value = ((old value AND R1) XOR R0). If bit <i>n</i> of the control register is set, the 2MBytes starting at <i>n</i>&times;2MBytes are updateable.</p>
+<p>This call controls which areas of memory will be automatically updated in the cache when the processor writes to that area (ie are <i>updateable</i>). The ARM3's control register 4 is altered by being masked with R1 and then exclusive ORd with R0: ie new value = ((old value AND R1) XOR R0). If bit <i>n</i> of the control register is set, the 2MBytes starting at <i>n</i>×2MBytes are updateable.</p>
 <p>The default value stored is &amp;00007FFF, so logical non-screen RAM is updateable, but ROM/CAM/DAG, I/O space, physical memory and logical screen memory are not.</p>
 
 <dt>
@@ -197,7 +197,7 @@ R1 = AND mask</p>
 <dt>
 <h5><a name="idx-405"></a>On exit</h5>
 <dd>
-<p>R0 = old value (bit <i>n</i> set <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2MBytes starting at <i>n</i>&times;2MBytes are disruptive)</p>
+<p>R0 = old value (bit <i>n</i> set <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2MBytes starting at <i>n</i>×2MBytes are disruptive)</p>
 
 <dt>
 <h5><a name="idx-406"></a>Interrupts</h5>
@@ -218,7 +218,7 @@ Fast interrupts are enabled</p>
 <dt>
 <h5><a name="idx-409"></a>Use</h5>
 <dd>
-<p>This call controls which areas of memory cause automatic flushing of the cache when the processor writes to that area (ie are <i>disruptive</i>). The ARM3's control register 5 is altered by being masked with R1 and then exclusive ORd with R0: ie new value = ((old value AND R1) XOR R0). If bit <i>n</i> of the control register is set, the 2MBytes starting at <i>n</i>&times;2MBytes are disruptive.</p>
+<p>This call controls which areas of memory cause automatic flushing of the cache when the processor writes to that area (ie are <i>disruptive</i>). The ARM3's control register 5 is altered by being masked with R1 and then exclusive ORd with R0: ie new value = ((old value AND R1) XOR R0). If bit <i>n</i> of the control register is set, the 2MBytes starting at <i>n</i>×2MBytes are disruptive.</p>
 <p>The default value stored is &amp;F0000000, so the CAM map is disruptive, but ROM/DAG, I/O space, physical memory and logical memory are not. This causes automatic flushing whenever <a name="marker-616493"></a>MEMC's page <a name="marker-616494"></a>mapping is altered, which allows programs written for the ARM2 (including RISC OS itself) to run unaltered, but at the expense of unnecessary flushing on page swaps.</p>
 
 <dt>
@@ -374,4 +374,4 @@ IF arm3 THEN *Cache Off</pre></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/PRM/ASM.HTML b/PRM/ASM.HTML
index 300d6e4..5c3ba0e 100644
--- a/PRM/ASM.HTML
+++ b/PRM/ASM.HTML
@@ -379,7 +379,7 @@ USR <i>address</i></pre></p>
 <dd>
 <table>
 <tr>
-<td align="left" valign="top">&laquo; &raquo;
+<td align="left" valign="top">« »
 <td align="left" valign="top" colspan="3">indicates that the contents of the brackets are optional (unlike all other chapters, where we have been using [ ] instead)
 <tr>
 <td align="left" valign="top">(x|y)
@@ -435,8 +435,8 @@ In fact ASL and LSL are the same (because the ARM does not handle overflow for s
 <dd>
 
 <h6><a name="marker-907987"></a><a name="marker-907928"></a>Syntax</h6>
-<p>opcode&laquo;cond&raquo;&laquo;S&raquo; Rd, (#exp|Rm)&laquo;,shift&raquo;</p>
-<p>There are two move instructions. 'Op2' means '(#exp|Rm)&laquo;,shift&raquo;':</p>
+<p>opcode«cond»«S» Rd, (#exp|Rm)«,shift»</p>
+<p>There are two move instructions. 'Op2' means '(#exp|Rm)«,shift»':</p>
 <dl>
 <dd>
 <table>
@@ -474,8 +474,8 @@ In fact ASL and LSL are the same (because the ARM does not handle overflow for s
 <dd>
 
 <h6><a name="marker-907897"></a><a name="marker-907896"></a>Syntax</h6>
-<p>opcode&laquo;cond&raquo;&laquo;S&raquo; Rd, Rn, (#exp|Rm)&laquo;,shift&raquo;</p>
-<p>The instructions available are given below; again, 'Op2' means '(#exp|Rm)&laquo;,shift&raquo;':</p>
+<p>opcode«cond»«S» Rd, Rn, (#exp|Rm)«,shift»</p>
+<p>The instructions available are given below; again, 'Op2' means '(#exp|Rm)«,shift»':</p>
 <dl>
 <dd>
 <table>
@@ -556,8 +556,8 @@ In fact ASL and LSL are the same (because the ARM does not handle overflow for s
 
 <h6><a name="marker-907958"></a>Syntax</h6>
 <dd>
-<p>opcode&laquo;cond&raquo;&laquo;S|P&raquo; Rn, (#exp|Rm)&laquo;,shift&raquo;</p>
-<p>There are four comparison instructions; again, 'Op2' means '(#exp|Rm)&laquo;,shift&raquo;':</p>
+<p>opcode«cond»«S|P» Rn, (#exp|Rm)«,shift»</p>
+<p>There are four comparison instructions; again, 'Op2' means '(#exp|Rm)«,shift»':</p>
 <dl>
 <dd>
 <table>
@@ -609,8 +609,8 @@ In fact ASL and LSL are the same (because the ARM does not handle overflow for s
 
 <h6><a name="marker-907898"></a>Syntax</h6>
 <dd>
-<p>MUL&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs<br>
-MLA&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs,Rn</p>
+<p>MUL«cond»«S» Rd,Rm,Rs<br>
+MLA«cond»«S» Rd,Rm,Rs,Rn</p>
 <p>There are two multiply instructions:</p>
 <dl>
 <dd>
@@ -622,11 +622,11 @@ MLA&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs,Rn</p>
 <tr>
 <td align="left" valign="top">MUL
 <td align="left" valign="top">Multiply
-<td align="left" valign="top">Rd = Rm &times; Rs
+<td align="left" valign="top">Rd = Rm × Rs
 <tr>
 <td align="left" valign="top">MLA
 <td align="left" valign="top">Multiply-accumulate
-<td align="left" valign="top">Rd = Rm &times; Rs + Rn
+<td align="left" valign="top">Rd = Rm × Rs + Rn
 </table>
 </dl>
 <p>The multiply instructions perform integer multiplication, giving the least significant 32 bits of the product of two 32-bit operands.</p>
@@ -642,8 +642,8 @@ MLA&laquo;cond&raquo;&laquo;S&raquo; Rd,Rm,Rs,Rn</p>
 <dd>
 
 <h6><a name="marker-907900"></a>Syntax</h6>
-<p>B&laquo;cond&raquo; expression<br>
-BL&laquo;cond&raquo; expression</p>
+<p>B«cond» expression<br>
+BL«cond» expression</p>
 <p>There are essentially only two branch instructions but in each case the branch can take place as a result of any of the 15 usable condition codes:</p>
 <dl>
 <dd>
@@ -679,7 +679,7 @@ BL&laquo;cond&raquo; expression</p>
 
 <h6><a name="marker-907901"></a>Syntax</h6>
 <dd>
-<p>opcode&laquo;cond&raquo;&laquo;B&raquo;&laquo;T&raquo; Rd, address</p>
+<p>opcode«cond»«B»«T» Rd, address</p>
 <p>The single register load/save instructions are as follows:</p>
 <dl>
 <dd>
@@ -718,14 +718,14 @@ BL&laquo;cond&raquo; expression</p>
 <td align="left" valign="top">[Rn]
 <td align="left" valign="top">Contents of Rn
 <tr>
-<td align="left" valign="top">[Rn,#m]&laquo;!&raquo;
+<td align="left" valign="top">[Rn,#m]«!»
 <td align="left" valign="top">Contents of Rn + m
 <tr>
-<td align="left" valign="top">[Rn,&laquo;-&raquo;Rm]&laquo;!&raquo;
-<td align="left" valign="top">Contents of Rn &plusmn; contents of Rm
+<td align="left" valign="top">[Rn,«-»Rm]«!»
+<td align="left" valign="top">Contents of Rn ± contents of Rm
 <tr>
-<td align="left" valign="top">[Rn,&laquo;-&raquo;Rm,shift #s]&laquo;!&raquo;
-<td align="left" valign="top">Contents of Rn &plusmn; (contents of Rm shifted by s places)
+<td align="left" valign="top">[Rn,«-»Rm,shift #s]«!»
+<td align="left" valign="top">Contents of Rn ± (contents of Rm shifted by s places)
 </table>
 </dl>
 <p>With post-indexed addressing the address being used is given solely by the contents of the register Rn. The rest of the instruction determines what value is written back into Rn. This write back is performed automatically; no '!' is needed. Post-indexing gets its name from the fact that the address that is written back to Rn is calculated after the load/save takes place.</p>
@@ -739,16 +739,16 @@ BL&laquo;cond&raquo; expression</p>
 <td align="left" valign="top">[Rn],#m
 <td align="left" valign="top">Contents of Rn + m
 <tr>
-<td align="left" valign="top">[Rn],&laquo;-&raquo;Rm
-<td align="left" valign="top">Contents of Rn &plusmn; contents of Rm
+<td align="left" valign="top">[Rn],«-»Rm
+<td align="left" valign="top">Contents of Rn ± contents of Rm
 <tr>
-<td align="left" valign="top">[Rn],&laquo;-&raquo;Rm,shift #s
-<td align="left" valign="top">Contents of Rn &plusmn; (contents of Rm shifted by s places)
+<td align="left" valign="top">[Rn],«-»Rm,shift #s
+<td align="left" valign="top">Contents of Rn ± (contents of Rm shifted by s places)
 </table>
 </dl>
 
 <h6><a name="idx-475"></a>Address given as an expression</h6>
-<p>If the address is given as a simple expression, the assembler will generate a pre-indexed instruction using R15 (the PC) as the base register. If the address is out of the range of the instruction (&plusmn;4095 bytes), an error is given.</p>
+<p>If the address is given as a simple expression, the assembler will generate a pre-indexed instruction using R15 (the PC) as the base register. If the address is out of the range of the instruction (±4095 bytes), an error is given.</p>
 
 <h6><a name="idx-476"></a>Options</h6>
 <p>If the 'B' option is specified after the condition, only a single byte is transferred, instead of a whole word. The top 3 bytes of the destination register are cleared by an LDRB instruction.</p>
@@ -767,7 +767,7 @@ BL&laquo;cond&raquo; expression</p>
 <dd>
 
 <h6><a name="marker-907903"></a>Syntax</h6>
-<p>opcode&laquo;cond&raquo;type Rn&laquo;!&raquo;, {Rlist}&laquo;^&raquo;</p>
+<p>opcode«cond»type Rn«!», {Rlist}«^»</p>
 <p>These instructions allow the loading or saving of several registers:</p>
 <dl>
 <dd>
@@ -928,8 +928,8 @@ BL&laquo;cond&raquo; expression</p>
 <dd>
 
 <h6><a name="marker-907905"></a>Syntax</h6>
-<p>SWI&laquo;cond&raquo; expression</p>
-<p>SWI&laquo;cond&raquo; "SWIname"  (BBC BASIC assembler)</p>
+<p>SWI«cond» expression</p>
+<p>SWI«cond» "SWIname"  (BBC BASIC assembler)</p>
 <p>The SWI mnemonic stands for <b>S</b>oft<b>W</b>are <b>I</b>nterrupt. On encountering a SWI, the ARM processor changes into SVC mode and stores the address of the next location in R14_svc - so the User mode value of R14 is not corrupted. The ARM then goes to the SWI routine handler via the hardware SWI vector containing its address.</p>
 <p>The first thing that this routine does is to discover which SWI was requested. It finds this out by using the location addressed by (R14_svc - 4) to read the current SWI instruction. The opcode for a SWI is 32 bits long; 4 bits identify the opcode as being for a SWI, 4 bits hold all the condition codes and the bottom 24 bits identify which SWI it is. Hence 2<i>24</i> different SWI routines can be distinguished.</p>
 <p>When it has found which particular SWI it is, the routine executes the appropriate code to deal with it and then returns by placing the contents of R14_svc back into the PC, which restores the mode the caller was in.</p>
diff --git a/PRM/AUN.HTML b/PRM/AUN.HTML
index 6fbce5e..755e7c8 100644
--- a/PRM/AUN.HTML
+++ b/PRM/AUN.HTML
@@ -330,14 +330,14 @@ Slot 0          is backbone</pre></p>
 <td align="left" valign="top" rowspan="19">
 <td align="left" valign="top" colspan="4">The maximum elapsed timeout period in seconds (T) requested by the application is computed as:
 <tr>
-<td align="left" valign="top" colspan="4">T = (Count &times; Delay) / 100
+<td align="left" valign="top" colspan="4">T = (Count × Delay) / 100
 <tr>
 <td align="left" valign="top" colspan="4">On receipt of reject messages, the sender will retransmit the data frame 10 times after 1 centisecond timeouts, then:
 <tr>
 <td align="left" valign="top" colspan="4"><b>If</b> T &lt; 5
 <tr>
 <td align="left" valign="top">
-<td align="left" valign="top" colspan="3">T &times; 10 retransmissions will occur, each after 10 centisecond timeouts;
+<td align="left" valign="top" colspan="3">T × 10 retransmissions will occur, each after 10 centisecond timeouts;
 <tr>
 <td align="left" valign="top" colspan="4"><b>Else</b>
 <tr>
@@ -345,7 +345,7 @@ Slot 0          is backbone</pre></p>
 <td align="left" valign="top" colspan="3"><b>If</b> the destination station is not on the same network as the sender
 <tr>
 <td align="left" valign="top">
-<td align="left" valign="top" colspan="2">exactly 50 retransmissions will occur, each after (T &times; 100) / 50 centisecond timeouts;
+<td align="left" valign="top" colspan="2">exactly 50 retransmissions will occur, each after (T × 100) / 50 centisecond timeouts;
 <tr>
 <td align="left" valign="top" colspan="3"><b>Else</b>
 <tr>
@@ -358,7 +358,7 @@ Slot 0          is backbone</pre></p>
 <td align="left" valign="top" colspan="2"><b>Else</b>
 <tr>
 <td align="left" valign="top">
-<td align="left" valign="top">(T &times; 4) retransmissions will occur, each after a 25 centisecond timeout.
+<td align="left" valign="top">(T × 4) retransmissions will occur, each after a 25 centisecond timeout.
 <tr>
 <td align="left" valign="top" colspan="3">(This provides some optimisation for simultaneous loading of software from a local file serer, whilst protecting against excessive overload at gateway stations caused by rapid retransmission).
 <tr>
diff --git a/PRM/BROADCASTLOAD.HTML b/PRM/BROADCASTLOAD.HTML
index 1952e7f..e09e620 100644
--- a/PRM/BROADCASTLOAD.HTML
+++ b/PRM/BROADCASTLOAD.HTML
@@ -21,7 +21,7 @@
 <dt>
 <h5><a name="idx-681"></a>Performance</h5>
 <dd>
-<p>The Broadcast Loader greatly reduces the time taken to load the same file or application to a number of users. To a first approximation, the performance of a system using the Broadcast Loader to load a long file to <i>n</i> Clients will be 2 &times; (time to load single copy) as opposed to <i>n</i> &times; (time to load single copy). </p>
+<p>The Broadcast Loader greatly reduces the time taken to load the same file or application to a number of users. To a first approximation, the performance of a system using the Broadcast Loader to load a long file to <i>n</i> Clients will be 2 × (time to load single copy) as opposed to <i>n</i> × (time to load single copy). </p>
 
 <dt>
 <h5><a name="idx-682"></a>FileSwitch call interception</h5>
diff --git a/PRM/BUFFERS.HTML b/PRM/BUFFERS.HTML
index 54a772f..a6b7199 100644
--- a/PRM/BUFFERS.HTML
+++ b/PRM/BUFFERS.HTML
@@ -84,7 +84,7 @@ Number
 <td align="left" valign="top">
 3
 <td align="left" valign="top">Printer
-<td align="left" valign="top">1023 &dagger;
+<td align="left" valign="top">1023 †
 <tr>
 <td align="left" valign="top">
 4
@@ -121,7 +121,7 @@ Number
 <table>
 <tr>
 <td align="left" valign="top">
-&dagger;
+†
 <td align="left" valign="top">From RISC OS 3 onwards, the size of the printer buffer is configurable using *Configure PrinterBufferSize.
 </table>
 <p>Buffers 2 to 8 are output buffers. They hold data you generate until a device is ready to consume it. The others are input buffers. These store bytes generated by the keyboard, RS423 and mouse respectively until you are ready to read them.</p>
diff --git a/PRM/CHARINPUT.HTML b/PRM/CHARINPUT.HTML
index ccc2f3c..62b3e07 100644
--- a/PRM/CHARINPUT.HTML
+++ b/PRM/CHARINPUT.HTML
@@ -1162,7 +1162,7 @@ R2 = &amp;FF if the required key was pressed, 0 otherwise</dl></p>
 <p>In this operation, RISC OS waits up to a specified time for a key to be pressed, if there are none in the keyboard buffer.</p>
 <p>The time limit is set according to the following calculation:</p>
 <p><dl>
-<dd>R1+(R2&times;256) centiseconds</dl></p>
+<dd>R1+(R2×256) centiseconds</dl></p>
 <p>The upper limit is 32767 centiseconds. To indicate the time of (n) centiseconds, then:</p>
 <p><dl>
 <dd>R1 = n MOD &amp;100<br>
diff --git a/PRM/CHARSETS.HTML b/PRM/CHARSETS.HTML
index 9cdc67a..d5cac09 100644
--- a/PRM/CHARSETS.HTML
+++ b/PRM/CHARSETS.HTML
@@ -37,7 +37,7 @@
 <dd>
 <p>When the kernel is booted it sets up a default alphabet.</p>
 <p>The kernel's default alphabet always contains all characters that are defined in the Latin1 alphabet for the release of RISC OS in use (see <A HREF="#37706">Latin1 alphabet (ISO 8859/1)</a>). Note that this definition has been gradually extended by the addition of extra characters in the range &amp;80 - &amp;9F (128 - 159).</p>
-<p>The kernel's representation of characters that are neither defined in the Latin1 alphabet nor used by the VDU drivers varies. In RISC OS 2 they are represented by the underlined string 'These&middot;characters&middot;are&middot;not&middot;defined', and in RISC OS 3 by the hexadecimal value of their character code. In the future some of these undefined characters may be used to further extend the Latin1 alphabet, or their representation may change. Furthermore, it is these characters that users are most likely to redefine if necessary. Consequently, you must not rely upon their initial representation.</p>
+<p>The kernel's representation of characters that are neither defined in the Latin1 alphabet nor used by the VDU drivers varies. In RISC OS 2 they are represented by the underlined string 'These·characters·are·not·defined', and in RISC OS 3 by the hexadecimal value of their character code. In the future some of these undefined characters may be used to further extend the Latin1 alphabet, or their representation may change. Furthermore, it is these characters that users are most likely to redefine if necessary. Consequently, you must not rely upon their initial representation.</p>
 
 <dt>
 <h5><a name="idx-1483"></a>The configured alphabet</h5>
diff --git a/PRM/CMOS.HTML b/PRM/CMOS.HTML
index 34cb346..676b32c 100644
--- a/PRM/CMOS.HTML
+++ b/PRM/CMOS.HTML
@@ -24,7 +24,7 @@
 <dd>
 <dl>
 <dd>
-<p>The full usage of CMOS RAM in RISC OS 3.6 is given below. Locations marked '&dagger;' were reserved for Acorn use in RISC OS 3.5, unless noted otherwise. Locations marked '&Dagger;' were not used, or were used for a different purpose under RISC OS 3.1. For details of CMOS RAM usage in RISC OS 3.1 and RISC OS 2, see <A HREF="MEMORYMAN.HTML#40894">Non-volatile memory (CMOS RAM)</a>.</p>
+<p>The full usage of CMOS RAM in RISC OS 3.6 is given below. Locations marked '†' were reserved for Acorn use in RISC OS 3.5, unless noted otherwise. Locations marked '‡' were not used, or were used for a different purpose under RISC OS 3.1. For details of CMOS RAM usage in RISC OS 3.1 and RISC OS 2, see <A HREF="MEMORYMAN.HTML#40894">Non-volatile memory (CMOS RAM)</a>.</p>
 <dl>
 <dd>
 <table>
@@ -56,7 +56,7 @@
 <td align="left" valign="top">8
 <td align="left" valign="top" colspan="3">Reserved for Acorn use
 <tr>
-<td align="left" valign="top" nowrap>9 &dagger;
+<td align="left" valign="top" nowrap>9 †
 <td align="left" valign="top" colspan="3">*Unplug for ROM modules: 8 bits for up to 8 modules
 <tr>
 <td align="left" valign="top" rowspan="4">10
@@ -76,7 +76,7 @@
 <td align="left" valign="top" colspan="3">Misc configuration:
 <tr>
 <td align="left" valign="top" rowspan="4">
-<td align="left" valign="top" nowrap>Bits 0 - 2 &Dagger;
+<td align="left" valign="top" nowrap>Bits 0 - 2 ‡
 <td align="left" valign="top">ADFS drive
 <tr>
 <td align="left" valign="top" nowrap>Bits 3 - 5
@@ -191,7 +191,7 @@
 <td align="left" valign="top" nowrap>Bit 3
 <td align="left" valign="top">Wimp's use of dither patterns on desktop: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DON'T USE_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> use
 <tr>
-<td align="left" valign="top" nowrap>Bit 4 &dagger;&Dagger;
+<td align="left" valign="top" nowrap>Bit 4 †‡
 <td align="left" valign="top">type of click on toggle size icon that doesn't obscure icon bar: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> CLICK_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> Shift-click
 <tr>
 <td align="left" valign="top" nowrap>Bit 5
@@ -200,7 +200,7 @@
 <td align="left" valign="top" nowrap>Bits 6 - 7
 <td align="left" valign="top">state of last shutdown: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DON'T CARE_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> FAILED_ 2 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DUE TO POWER LOSS_ 3 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> undefined
 <tr>
-<td align="left" valign="top" rowspan="6" nowrap>29 &Dagger;
+<td align="left" valign="top" rowspan="6" nowrap>29 ‡
 <td align="left" valign="top" colspan="3">Mouse type:
 <tr>
 <td align="left" valign="top" colspan="2" rowspan="5"> <!-- hmm -->
@@ -210,7 +210,7 @@
 <tr>
 <td align="left" valign="top">2 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> Mouse Systems Corporation compatible serial mouse,
 <tr>
-<td align="left" valign="top">3 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> PS/2 compatible serial mouse &dagger;,
+<td align="left" valign="top">3 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> PS/2 compatible serial mouse †,
 <tr>
 <td align="left" valign="top">4 - 255 reserved for Acorn use
 <tr>
@@ -220,7 +220,7 @@
 <td align="left" valign="top" nowrap><B>46 - 59</B>
 <td align="left" valign="top" colspan="3"><B>Reserved for applications</B>
 <tr>
-<td align="left" valign="top" nowrap>60 - 79 &Dagger;
+<td align="left" valign="top" nowrap>60 - 79 ‡
 <td align="left" valign="top" colspan="3">Reserved for expansion card use
 <tr>
 <td align="left" valign="top">80
@@ -271,7 +271,7 @@
 <td align="left" valign="top" nowrap>128 - 129
 <td align="left" valign="top" colspan="3">Current year
 <tr>
-<td align="left" valign="top" nowrap>130 - 131 &dagger;
+<td align="left" valign="top" nowrap>130 - 131 †
 <td align="left" valign="top" colspan="3">*Unplug for ROM modules: 16 bits for up to 16 modules
 <tr>
 <td align="left" valign="top" rowspan="17">132
@@ -303,7 +303,7 @@
 <tr>
 <td align="left" valign="top">0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> STANDARD <img src="../SYMBOLS/ENTITIES/956.PNG" alt="[MU]">-law sound (ie no 16 bit sound output)
 <tr>
-<td align="left" valign="top">1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DAC clock is slave, 11.2896MHz external clock, standard VIDC20 or 44.1kHz&times;4/(4...45) rates (as on ESP card)
+<td align="left" valign="top">1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DAC clock is slave, 11.2896MHz external clock, standard VIDC20 or 44.1kHz×4/(4...45) rates (as on ESP card)
 <tr>
 <td align="left" valign="top">2 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DAC clock is slave, no external clock, standard VIDC20 rates only
 <tr>
@@ -323,7 +323,7 @@
 <td align="left" valign="top" nowrap>Bits 0, 7
 <td align="left" valign="top">0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> VERTICAL SYNC_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> COMPOSITE SYNC_ 3 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> auto sync)
 <tr>
-<td align="left" valign="top" nowrap>Bit 1 &dagger;
+<td align="left" valign="top" nowrap>Bit 1 †
 <td align="left" valign="top">0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> ENABLE LOADMODEFILE IN !BOOT_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> disable LoadModeFile in !Boot
 <tr>
 <td align="left" valign="top" nowrap>Bits 2 - 6
@@ -339,7 +339,7 @@
 <td align="left" valign="top" nowrap>Bits 0 - 2
 <td align="left" valign="top">floppy disc drives
 <tr>
-<td align="left" valign="top" nowrap>Bits 3 - 5 &Dagger;
+<td align="left" valign="top" nowrap>Bits 3 - 5 ‡
 <td align="left" valign="top">no longer used (was ST506) - reserved for Acorn use
 <tr>
 <td align="left" valign="top" nowrap>Bits 6 - 7
@@ -384,7 +384,7 @@
 <td align="left" valign="top" nowrap>Bit 0
 <td align="left" valign="top">3D: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2D LOOK_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 3D look
 <tr>
-<td align="left" valign="top" rowspan="4" nowrap>Bits 1 - 4 &Dagger;
+<td align="left" valign="top" rowspan="4" nowrap>Bits 1 - 4 ‡
 <td align="left" valign="top">desktop font setting:
 <tr>
 <td align="left" valign="top">0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> use Wimp$Font... variables,
@@ -396,10 +396,10 @@
 <td align="left" valign="top" nowrap><a name="pgfId-432991"></a>Bits 5 - 6
 <td align="left" valign="top">reserved for Acorn use
 <tr>
-<td align="left" valign="top" nowrap><a name="pgfId-432992"></a>Bit 7 &Dagger;
+<td align="left" valign="top" nowrap><a name="pgfId-432992"></a>Bit 7 ‡
 <td align="left" valign="top">window background tiling: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> USE TILE_1_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> not tiled (i.e. grey 1)
 <tr>
-<td align="left" valign="top" nowrap>141 - 142 &dagger;&Dagger;
+<td align="left" valign="top" nowrap>141 - 142 †‡
 <td align="left" valign="top" colspan="3">*Unplug for ROM modules: 16 bits for up to 16 modules
 <tr>
 <td align="left" valign="top">143
@@ -443,7 +443,7 @@
 <td align="left" valign="top" colspan="3">*Unplug for ROM modules: 32 bits for up to 32 modules
 <tr>
 <td align="left" valign="top" nowrap>177 - 184
-<td align="left" valign="top" colspan="3">*Unplug for expansion card modules: 8 &times; 8 bits for up to 8 modules per card
+<td align="left" valign="top" colspan="3">*Unplug for expansion card modules: 8 × 8 bits for up to 8 modules per card
 <tr>
 <td align="left" valign="top">185
 <td align="left" valign="top" colspan="3">Configured language
@@ -648,16 +648,16 @@
 <td align="left" valign="top" nowrap>224 - 229
 <td align="left" valign="top" colspan="3">Local print server's name, stored by printer server software, or reserved for RISC iX
 <tr>
-<td align="left" valign="top" nowrap>230 &dagger;
+<td align="left" valign="top" nowrap>230 †
 <td align="left" valign="top" colspan="3">LCD panel brightness and contrast, or reserved for RISC iX (was solely reserved for RISC iX under RISC OS 3.5)
 <tr>
-<td align="left" valign="top" nowrap>231 &dagger;&Dagger;
+<td align="left" valign="top" nowrap>231 †‡
 <td align="left" valign="top" colspan="3">*Unplug for ROM modules: 8 bits for up to 8 modules
 <tr>
-<td align="left" valign="top" nowrap>232 &Dagger;
+<td align="left" valign="top" nowrap>232 ‡
 <td align="left" valign="top" colspan="3">Reserved for Acorn use
 <tr>
-<td align="left" valign="top" nowrap>233 - 238 &Dagger;
+<td align="left" valign="top" nowrap>233 - 238 ‡
 <td align="left" valign="top" colspan="3">FSLock 
 <tr>
 <td align="left" valign="top">239
diff --git a/PRM/COLOURTRANS.HTML b/PRM/COLOURTRANS.HTML
index 906aa91..8f3d19e 100644
--- a/PRM/COLOURTRANS.HTML
+++ b/PRM/COLOURTRANS.HTML
@@ -260,7 +260,7 @@ Given palette entry, mode and palette pointer, return furthest colour number</p>
 <h5><a name="idx-1564"></a>Best fit colour</h5>
 <dd>
 <p>These calls use a simple algorithm to find the colour in the palette that most closely matches the high resolution colour specified in the palette entry. It calculates the distance between the colours, which is a weighted least squares function. If the desired colour is (R<i>d</i>, B<i>d</i>, G<i>d</i>) and a trial colour is (R<i>t</i>, B<i>t</i>, G<i>t</i>), then:</p>
-<p>distance = redweight &times; (R<sub>t</sub>-R<sub>d</sub>)<sup>2</sup> + greenweight &times; (G<sub>t</sub>-G<sub>d</sub>)<sup>2</sup> + blueweight &times; (B<sub>t</sub>-B<sub>d</sub>)<sup>2</sup></p>
+<p>distance = redweight × (R<sub>t</sub>-R<sub>d</sub>)<sup>2</sup> + greenweight × (G<sub>t</sub>-G<sub>d</sub>)<sup>2</sup> + blueweight × (B<sub>t</sub>-B<sub>d</sub>)<sup>2</sup></p>
 <p>where redweight = 2, greenweight = 4 and blueweight = 1. These <a name="marker-994429"></a>weights are set for the most visually effective solution to this problem. (In RISC OS 2, the weights used were 2, 3 and 1 respectively.)</p>
 </dl>
 
diff --git a/PRM/COMPRESSJPEG.HTML b/PRM/COMPRESSJPEG.HTML
index 5b549f6..f540098 100644
--- a/PRM/COMPRESSJPEG.HTML
+++ b/PRM/COMPRESSJPEG.HTML
@@ -35,7 +35,7 @@
 <ul>
 <li>Convert RGB data to YUV.
 <li>Throw away 3 out of 4 of the U and V pixels.
-<li>Convert 8&times;8 tiles of Y, U and V values through a Discrete Cosine Transform, into an 8&times;8 square of frequency coefficients.
+<li>Convert 8×8 tiles of Y, U and V values through a Discrete Cosine Transform, into an 8×8 square of frequency coefficients.
 <li>Discard coefficients which are zero, or close to zero. This will tend to change the visual appearance of the picture very little.
 <li>Reduce the accuracy with which the remaining coefficients are held (known as 'quantisation'). Again, this changes the appearance very little. The amount by which this is done, controls the compression factor of the image. By now, most of the coefficients will be zero.
 <li>Reorder the 64 coefficients in a zig-zag order, which increases the average length of runs of zeros in the coefficient block.
@@ -112,12 +112,12 @@ Fast interrupts are enabled</p>
 <p>If you wish to supply your own workspace area, its required size for a colour (24 bit) image is:
 <dl>
 <dd>
-20000 + ((image width rounded up to a multiple of 16) &times; 30)
+20000 + ((image width rounded up to a multiple of 16) × 30)
 </dl>
 <p>and its required size for a greyscale (8bit) image is:</p>
 <dl>
 <dd>
-20000 + ((image width rounded up to a multiple of 16) &times; 9)
+20000 + ((image width rounded up to a multiple of 16) × 9)
 </dl>
 <p>An error is returned if the workspace area becomes full.</p>
 
diff --git a/PRM/CONVERSIONS.HTML b/PRM/CONVERSIONS.HTML
index 465b0cb..3ffe7a7 100644
--- a/PRM/CONVERSIONS.HTML
+++ b/PRM/CONVERSIONS.HTML
@@ -1107,7 +1107,7 @@ Fast interrupts are enabled</p>
 
 <h6><a name="idx-2172"></a>Convert to a binary number</h6>
 <dd>
-<p>The <i>Number</i> is the number of bytes to be used from the input value. The string is padded with leading zeros, so is of fixed length (<i>number</i> &times; 8). The SWIs used in this group are:</p>
+<p>The <i>Number</i> is the number of bytes to be used from the input value. The string is padded with leading zeros, so is of fixed length (<i>number</i> × 8). The SWIs used in this group are:</p>
 <p>
 <table>
 <tr>
diff --git a/PRM/DEBUGGER.HTML b/PRM/DEBUGGER.HTML
index 2d5c681..a4c16ed 100644
--- a/PRM/DEBUGGER.HTML
+++ b/PRM/DEBUGGER.HTML
@@ -444,11 +444,11 @@ Execute out of line? [Y/N]?</tt></p>
 <p>*MemoryA displays and alters memory in bytes, if the optional B is given, or in words otherwise.</p>
 <p>If you give no further parameters, interactive mode is entered. At each line, something similar to the following is printed: </p>
 <p><pre><b>*MemoryA 8000</b>
-+ 00008000 : x&middot;.. : 00008F78 : ANDEQ R8,R0,R8,ROR PC
++ 00008000 : x·.. : 00008F78 : ANDEQ R8,R0,R8,ROR PC
   Enter new value :</pre></p>
 <p>or, for byte mode:</p>
 <p><pre><b>*MemoryA B 8001</b>
-+ 00008001 : &middot; : 8F :
++ 00008001 : · : 8F :
   Enter new value :</pre></p>
 <p> The first character shows the direction in which Return steps ('+' for forwards, '-' for backwards). Next is the address of the word/byte being altered, then the character(s) in that word/byte, then the current hexadecimal value of the word/byte, and finally (for words only) the instruction at that address.</p>
 <p>You may type any of the following at the prompt:</p>
@@ -537,17 +537,17 @@ No. Position Workspace Name
 0184D698 : &gt;... : 0000003E : ANDEQ R0,R0,R14,LSR R0
 0184D69C : h... : 00000168 : ANDEQ R0,R0,R8,ROR #2
 0184D6A0 :  ... : 00040380 : ANDEQ R0,R4,R0,LSL #7
-0184D6A4 : &uuml;... : 000005FC : MULEQ R0,R12,R5
+0184D6A4 : ü... : 000005FC : MULEQ R0,R12,R5
 <i>Offset of SWI handler is &amp;5FC</i>
 <i>Disassemble SWI handler</i>
 <b>*memoryi 184D684 +5FC +20</b>
-0184DC80 : .B-&eacute; : E92D4200 : STMDB R13!,{R9,R14}
-0184DC84 : .&Agrave;|&auml; : E49CC000 : LDR R12,[R12],#0
-0184DC88 : ..;&atilde; : E33B0000 : TEQ R11,#0
+0184DC80 : .B-é : E92D4200 : STMDB R13!,{R9,R14}
+0184DC84 : .À|ä : E49CC000 : LDR R12,[R12],#0
+0184DC88 : ..;ã : E33B0000 : TEQ R11,#0
 0184DC8C : .... : 0A000005 : BEQ &amp;0184DCA8
-0184DC90 : ..&middot;&acirc; : E28F0004 : ADR R0,&amp;0184DC9C
-0184DC94 : _..&euml; : EB00075F : BL &amp;0184FA18
-0184DC98 : . .&egrave; : E8BD8200 : LDMIA R13!,{R9,PC}
+0184DC90 : ..·â : E28F0004 : ADR R0,&amp;0184DC9C
+0184DC94 : _..ë : EB00075F : BL &amp;0184FA18
+0184DC98 : . .è : E8BD8200 : LDMIA R13!,{R9,PC}
 0184DC9C : .... : 0000010F : ANDEQ R0,R0,PC,LSL #2</pre>
 
 <dt>
@@ -620,4 +620,4 @@ Mode USR flags set : nzcvif</pre></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/PRM/DMA.HTML b/PRM/DMA.HTML
index dc157e6..df23ad9 100644
--- a/PRM/DMA.HTML
+++ b/PRM/DMA.HTML
@@ -294,7 +294,7 @@ All other registers preserved</p>
 <p>If the device driver wants the transfer to stop then a non-zero value can be returned in R0 which specifies how many more bytes to transfer. Note that the DMA manager will attempt to stop after the specified number of bytes, but that this may not be possible because the next two sections of the transfer may have been initiated already. This means that the transfer might continue for at most</p>
 <dl>
 <dd>
-<p>(2 &times; gap between DMASync calls + transfer unit size) bytes</p>
+<p>(2  gap between DMASync calls + transfer unit size) bytes</p>
 </dl>
 <p>If a number greater than or equal to this is returned by DMASync then the transfer is guaranteed to stop after the specified number of bytes.<a name="marker-226859"></a></p>
 </dl>
diff --git a/PRM/DRAW.HTML b/PRM/DRAW.HTML
index 8aa8706..4ac9586 100644
--- a/PRM/DRAW.HTML
+++ b/PRM/DRAW.HTML
@@ -953,7 +953,7 @@ Fast interrupts are enabled</p>
 <h5><a name="idx-2720"></a>Transformation matrix</h5>
 <dd>
 <p>The next step is to work out the scaling factors for the <a name="marker-895523"></a>transformation matrix. Taking the horizontal size first, we start with 327680 internal Draw units = 210000 user units, giving 1.5604 internal Draw units per user unit. Vertically, 262144 internal Draw units = 160000 user units, giving 1.6384 internal Draw units per user unit.</p>
-<p>These figures must now be converted to the Transform units used for scaling in the transformation matrix. The 32 bit Transform number is 2<i>16</i> times the actual value, since its fractional part is 16 bits long. So horizontally we want 2<i>16</i> &times; 1.5604, which is 102261 (&amp;18F75), and vertically we want 2<i>16</i> &times; 1.6384, which is 107374 (&amp;1A36E).</p>
+<p>These figures must now be converted to the Transform units used for scaling in the transformation matrix. The 32 bit Transform number is 2<i>16</i> times the actual value, since its fractional part is 16 bits long. So horizontally we want 2<i>16</i> × 1.5604, which is 102261 (&amp;18F75), and vertically we want 2<i>16</i> × 1.6384, which is 107374 (&amp;1A36E).</p>
 <p>The transformation matrix is initialised as follows:</p>
 <dl>
 <dd>
diff --git a/PRM/ECONET.HTML b/PRM/ECONET.HTML
index 93132cf..7c9bafa 100644
--- a/PRM/ECONET.HTML
+++ b/PRM/ECONET.HTML
@@ -225,7 +225,7 @@
 <td align="left" valign="top">Count = 40, Delay = 5
 <tr>
 <td align="left" valign="top">All other transmissions:
-<td align="left" valign="top">Delay &times; (Count - 1) <img src="../SYMBOLS/ENTITIES/8805.PNG" alt="&GT;="> 500<A NAME="MARKER-239999"></a>
+<td align="left" valign="top">Delay × (Count - 1) <img src="../SYMBOLS/ENTITIES/8805.PNG" alt="&GT;="> 500<A NAME="MARKER-239999"></a>
 </table>
 </dl>
 
@@ -2901,7 +2901,7 @@ R1 = net number</p>
 <h5><a name="idx-3033"></a>On exit</h5>
 <dd>
 <p>R0, R1 preserved<br>
-R2 = version number &times; 100 (eg 547 for version 5.47)</p>
+R2 = version number × 100 (eg 547 for version 5.47)</p>
 
 <dt>
 <h5><a name="idx-3034"></a>Interrupts</h5>
diff --git a/PRM/FILECORE.HTML b/PRM/FILECORE.HTML
index ce62c66..4498087 100644
--- a/PRM/FILECORE.HTML
+++ b/PRM/FILECORE.HTML
@@ -314,7 +314,7 @@
 <th align="left" valign="top">Meaning
 <tr>
 <td align="left" valign="top">FreeStart
-<td align="left" valign="top">82 &times; 3
+<td align="left" valign="top">82 × 3
 <td align="left" valign="top">Table of free space start sectors
 <tr>
 <td align="left" valign="top">Reserved
@@ -334,7 +334,7 @@
 <td align="left" valign="top">Checksum on first 256 bytes
 <tr>
 <td align="left" valign="top">FreeLen
-<td align="left" valign="top">82 &times; 3
+<td align="left" valign="top">82 × 3
 <td align="left" valign="top">Table of free space lengths
 <tr>
 <td align="left" valign="top">OldName1
@@ -564,7 +564,7 @@ Number of disc heads - 1 if sides sequenced<br>
 <li><a name="98153"></a>The smallest fragment size on a disc is:
 <dl>
 <dd>
-<p>(<i>idlen</i>+1) &times; allocation unit - <i>rounded up to the nearest unit of granularity</i></p>
+<p>(<i>idlen</i>+1) × allocation unit - <i>rounded up to the nearest unit of granularity</i></p>
 </dl>
 <p>because a fragment block cannot be smaller than <i>idlen</i>+1 bits (the <i>fragment id</i>, and the terminating 1 bit).</p>
 <li><i>idlen</i> must be at least:
@@ -576,7 +576,7 @@ Number of disc heads - 1 if sides sequenced<br>
 <li>The maximum number of <i>fragment id</i>s in a map block (and hence disc objects in a zone) is:
 <dl>
 <dd>
-<p>allocation bytes &times; 8 / (<i>idlen</i> + 1) - <i>ie allocation bits / minimum fragment size</i></p>
+<p>allocation bytes × 8 / (<i>idlen</i> + 1) - <i>ie allocation bits / minimum fragment size</i></p>
 </dl>
 <p>This value is smaller for Zone 0 than for other zones, because it has a copy of the disc record, and hence fewer allocation bytes:</p>
 <p align="center">
@@ -589,11 +589,11 @@ Number of disc heads - 1 if sides sequenced<br>
 <li>The allocation unit cannot be so small as to require more than 15 bits to represent all the fragment ids possible, ie:
 <dl>
 <dd>
-<p>(<i>ids per zone</i> <i>&times;</i> <i>nzones</i>) <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 2<sup>15</sup></p>
+<p>(<i>ids per zone</i> <i>×</i> <i>nzones</i>) <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 2<sup>15</sup></p>
 </dl>
 <p>since the fragment id cannot be more than 15 bits long.</p>
 </ul>
-<p>An object may have a number of fragments allocated to it in several zones. These fragments must be logically joined together in some way to make the object appear as a contiguous sequence of bytes. The na&iuml;ve approach would be to have the first fragment on the disc be the first fragment of the object. New map discs do not do this. The first fragment in an object is the first fragment on the disc searching from zone (<i>fragment id</i> / <i>ids per zone</i>) upwards, wrapping round from the disc's end to its start. Any subsequent fragments belonging to the same disc object are joined in the order they are found by this search.</p>
+<p>An object may have a number of fragments allocated to it in several zones. These fragments must be logically joined together in some way to make the object appear as a contiguous sequence of bytes. The naïve approach would be to have the first fragment on the disc be the first fragment of the object. New map discs do not do this. The first fragment in an object is the first fragment on the disc searching from zone (<i>fragment id</i> / <i>ids per zone</i>) upwards, wrapping round from the disc's end to its start. Any subsequent fragments belonging to the same disc object are joined in the order they are found by this search.</p>
 <p>Object 2, being the object which carries the map with it, is special. It is always at the beginning of the middle zone, as opposed to being at the beginning of zone 0.<a name="marker-884782"></a><a name="marker-884792"></a><a name="marker-884794"></a></p>
 
 <h6><a name="idx-3309"></a>Maximum disc sizes</h6>
@@ -735,7 +735,7 @@ NewCheck ROUT
 <li>its head number <b>h</b><li>its track number <b>t</b><li>its sector number <b>s</b><li>the number of bytes into the sector <b>b</b><li>the number of heads on the drive <b>H</b><li>the number of sectors per track <b>S</b><li>the number of bytes per sector <b>B</b><li>the number of defective sectors earlier on the disc x (for old map hard discs only - use zero for old map floppy discs or new map discs)
 </ul>
 <p>You can use this formula for any disc - except an L-format one - to get the values of bits 0 - 28 inclusive:</p>
-<p>address = ((t &times; H + h) &times; S + s - x) &times; B + b</p>
+<p>address = ((t × H + h) × S + s - x) × B + b</p>
 <p>Tracks, heads and sectors are all counted from zero.</p>
 <p>Bits 29 - 31 contain the drive number.</p>
 <p>See also the <A HREF="#19937">Calculating disc addresses</a>, which tells you how to calculate a physical disc address from the position of an allocation bit in a new map.<a name="marker-884801"></a></p>
@@ -1153,7 +1153,7 @@ loop
 <p>You can calculate the disc address of the start of the non-ADFS partition as follows:</p>
 <dl>
 <dd>
-<p>start cylinder &times; heads on drive &times; sectors per track &times; bytes per sector</p>
+<p>start cylinder × heads on drive × sectors per track × bytes per sector</p>
 </dl>
 
 <dt>
@@ -1401,10 +1401,10 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top">R2
 <tr>
 <td align="left" valign="top">7
-<td align="left" valign="top">Floppy disc: step in &dagger;
+<td align="left" valign="top">Floppy disc: step in †
 <tr>
 <td align="left" valign="top">8
-<td align="left" valign="top">Floppy disc: step out &dagger;
+<td align="left" valign="top">Floppy disc: step out †
 <tr>
 <td align="left" valign="top">9
 <td align="left" valign="top">Read sectors via cache
@@ -1415,7 +1415,7 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top">Hard disc: specify
 <td align="left" valign="top">R2
 </table>
-<p>&dagger; These reason codes are only valid with the 1772 disc controller. They are not supported on 710/711 based machines (such as the A5000) and should be avoided for future compatibility.</p>
+<p>† These reason codes are only valid with the 1772 disc controller. They are not supported on 710/711 based machines (such as the A5000) and should be avoided for future compatibility.</p>
 
 <h6><a name="idx-3343"></a>Option bits</h6>
 <p>The option bits have the following meanings:</p>
diff --git a/PRM/FILECORENEW.HTML b/PRM/FILECORENEW.HTML
index 4dbce85..c24db14 100644
--- a/PRM/FILECORENEW.HTML
+++ b/PRM/FILECORENEW.HTML
@@ -89,7 +89,7 @@
 <dd>
 <p>FileCore performs all low-level disc access through two entry points - DiscOp and MiscOp - provided by FileCore modules such as ADFS. Disc addresses are passed to these entry points as a 32 bit quantity.</p>
 <p>Under RISC OS 3.5 and earlier, the <A HREF="FILECORE.HTML#79779">physical <a name="marker-301779"></a>disc address</a> combines both the drive number (0 - 7, held in bits 29 - 31), and the byte offset into the disc (0 - 512 MB, held in bits 0 - 28). It is this offset field that restricts FileCore discs to a maximum size of 512 MB.</p>
-<p>However, some bits in the offset are redundant, since all programmer interfaces use sector aligned addresses. In RISC OS 3.6 FileCore has been enhanced to make use of these bits; it now also supports disc addresses where the offset is given in sectors, rather than in bytes. So with the resulting 29 bit sector number, and a sector size of 512 bytes (as typically used on IDE hard discs), this gives a maximum theoretical disc size of 229 &times; 512 bytes, or 256 GB.<a name="marker-301756"></a><a name="marker-301782"></a></p>
+<p>However, some bits in the offset are redundant, since all programmer interfaces use sector aligned addresses. In RISC OS 3.6 FileCore has been enhanced to make use of these bits; it now also supports disc addresses where the offset is given in sectors, rather than in bytes. So with the resulting 29 bit sector number, and a sector size of 512 bytes (as typically used on IDE hard discs), this gives a maximum theoretical disc size of 229 × 512 bytes, or 256 GB.<a name="marker-301756"></a><a name="marker-301782"></a></p>
 
 <dt>
 <h5><a name="98031"></a>Internal disc addresses</h5>
@@ -99,7 +99,7 @@
 <p>From RISC OS 3.6 onwards, you can increase the granularity of the offset within the disc object. It now gives the offset in units of 2<sup>share_size</sup> sectors, where <i>share_size</i> comes from the disc record. You should ensure that if you format a disc, <i>share_size</i> is sufficiently large for the following to be true:</p>
 <dl>
 <dd>
-<p>smallest fragment size &le; (254 &times; 2<sup>log2secsize</sup> &times; 2<sup>share_size</sup>)</p>
+<p>smallest fragment size ≤ (254 × 2<sup>log2secsize</sup> × 2<sup>share_size</sup>)</p>
 </dl>
 <p>FileCore can then share all the space within a shared disc object.</p>
 </dl>
@@ -126,9 +126,9 @@ defect sector address(es)
 <dd>
 <p><a name="marker-301761"></a>As discs get larger, so does the smallest <a name="marker-301794"></a>fragment size required to format them. For example on a 4 GB disc the smallest fragment size rises to 128K, for two reasons:</p>
 <ul>
-<li><p>The maximum length of a new <a name="marker-301795"></a>map is 64 KB, because the FreeLink field in the map block header (see <A HREF="FILECORE.HTML#97287">Header</a>) must be able to point to the end of the map, and is only two bytes long. There are hence 512K (64K &times; 8) <a name="marker-301800"></a>allocation bits in the map.</p>
+<li><p>The maximum length of a new <a name="marker-301795"></a>map is 64 KB, because the FreeLink field in the map block header (see <A HREF="FILECORE.HTML#97287">Header</a>) must be able to point to the end of the map, and is only two bytes long. There are hence 512K (64K × 8) <a name="marker-301800"></a>allocation bits in the map.</p>
 <p>The allocation size is disc size / allocation bits, which is 4GB / 512K, or 8 KB.</p>
-<p><A HREF="FILECORE.HTML#98153">Therefore</a>, the smallest fragment size is (<i>idlen</i> + 1) &times; allocation unit, which is (15 + 1) &times; 8 KB, or 128 KB.</p>
+<p><A HREF="FILECORE.HTML#98153">Therefore</a>, the smallest fragment size is (<i>idlen</i> + 1) × allocation unit, which is (15 + 1) × 8 KB, or 128 KB.</p>
 <li>The number of possible <a name="marker-301798"></a>fragment ids is 2<sup>idlen</sup>. Since idlen cannot exceed 15, this is a maximum of 2<sup>15</sup>.
 <p>Each fragment much have available its own fragment id. The smallest fragment size is therefore (disc size / maximum fragment id), which is 4 GB / 2<sup>15</sup>, or 128 KB.</p>
 </ul>
@@ -350,10 +350,10 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top">R2
 <tr>
 <td align="left" valign="top">7
-<td align="left" valign="top">Floppy disc: step in &dagger;
+<td align="left" valign="top">Floppy disc: step in †
 <tr>
 <td align="left" valign="top">8
-<td align="left" valign="top">Floppy disc: step out &dagger;
+<td align="left" valign="top">Floppy disc: step out †
 <tr>
 <td align="left" valign="top">9
 <td align="left" valign="top">Read sectors via cache
@@ -364,7 +364,7 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top">Hard disc: specify
 <td align="left" valign="top">R2
 </table>
-<p>&dagger; These reason codes are only valid with the 1772 disc controller. They are not supported on 710/711 based machines (such as the A5000) and should be avoided for future compatibility.</p>
+<p>† These reason codes are only valid with the 1772 disc controller. They are not supported on 710/711 based machines (such as the A5000) and should be avoided for future compatibility.</p>
 <p>This call provides the same functionality as <A HREF="FILECORE.HTML#18072">FileCore_DiscOp</a>, save that it uses sector addresses rather than byte addresses. It is only available from RISC OS 3.6 onwards.</p>
 
 <h6><a name="idx-3528"></a>Option bits</h6>
diff --git a/PRM/FILEFORMATS.HTML b/PRM/FILEFORMATS.HTML
index d00ad26..f5c36ae 100644
--- a/PRM/FILEFORMATS.HTML
+++ b/PRM/FILEFORMATS.HTML
@@ -134,7 +134,7 @@
 <td align="left" valign="top">88
 <td align="left" valign="top">window definition (as in Wimp_CreateWindow - see <A HREF="WIMP.HTML#71240">Wimp_CreateWindow</a>)
 <tr>
-<td align="left" valign="top"><i>ni</i> &times; 32
+<td align="left" valign="top"><i>ni</i> × 32
 <td align="left" valign="top">icon definitions (as in Wimp_CreateIcon - see <A HREF="WIMP.HTML#20152">Wimp_CreateIcon</a>)
 <tr>
 <td align="left" valign="top">?
@@ -158,10 +158,10 @@
 <th align="left" valign="top">Description
 <tr>
 <td align="left" valign="top">4
-<td align="left" valign="top">x-point-size &times; 16
+<td align="left" valign="top">x-point-size × 16
 <tr>
 <td align="left" valign="top">4
-<td align="left" valign="top">y-point-size &times; 16
+<td align="left" valign="top">y-point-size × 16
 <tr>
 <td align="left" valign="top">40
 <td align="left" valign="top">font name (control character terminated)
@@ -184,7 +184,7 @@
 <dd>
 <dl>
 <dd>
-<p>All coordinates within a Draw file are signed 32-bit integers that give absolute positions on a large image plane. The units are 1/(180 &times; 256) inches, or 1/640 of a printer's point. When plotting on a standard RISC OS screen, an assumption is made that one OS-unit on the screen is 1/180 of an inch. This gives an image reaching over half a mile in each direction from the origin. The actual image size (eg the page format) is not defined by the file, though the maximum extent of the objects defined is quite easy to calculate. Positive-x is to the right, positive-y is up. The printed page conventionally has the origin at its bottom left hand corner. When rendering the image on a raster device, the origin is at the bottom left hand corner of a device pixel.</p>
+<p>All coordinates within a Draw file are signed 32-bit integers that give absolute positions on a large image plane. The units are 1/(180 × 256) inches, or 1/640 of a printer's point. When plotting on a standard RISC OS screen, an assumption is made that one OS-unit on the screen is 1/180 of an inch. This gives an image reaching over half a mile in each direction from the origin. The actual image size (eg the page format) is not defined by the file, though the maximum extent of the objects defined is quite easy to calculate. Positive-x is to the right, positive-y is up. The printed page conventionally has the origin at its bottom left hand corner. When rendering the image on a raster device, the origin is at the bottom left hand corner of a device pixel.</p>
 </dl>
 
 <dt>
@@ -459,7 +459,7 @@ Byte
 <td align="left" valign="top">
 <td align="left" valign="top" colspan="3">bits 8 - 31 reserved (must be zero)
 <tr>
-<td align="left" valign="top"><i>n</i> &times; 8
+<td align="left" valign="top"><i>n</i> × 8
 <td align="left" valign="top" colspan="3">sequence of <i>n</i> 2-word (x, y) coordinate pairs (where <i>n</i> is zero, one or three, as determined by the value of the <i>tag identifier</i>)
 </table>
 </dl>
@@ -750,7 +750,7 @@ No further data, ie just an object header.</ul>
 <th align="left" valign="top" colspan="2">Description
 <tr>
 <td align="left" valign="top">4
-<td align="left" valign="top" colspan="2">(paper size + 1) &times; &amp;100 (ie &amp;500 for A4)
+<td align="left" valign="top" colspan="2">(paper size + 1) × &amp;100 (ie &amp;500 for A4)
 <tr>
 <td align="left" valign="top">4
 <td align="left" valign="top" colspan="2">paper limits options:
@@ -913,7 +913,7 @@ No further data, ie just an object header.</ul>
 </table>
 </dl>
 <p>This is followed by a sprite. See the chapter entitled <A HREF="SPRITES.HTML#22649">Format of a sprite</a> for details.</p>
-<p>This contains a pixelmap image. The image is transformed from its own coordinates (ie the bottom-left at (0, 0) and the top-right at (w &times; x_eig, h &times; y_eig), where (w, h) are the width and height of the sprite in pixels, and (x_eig, y_eig) are the EIG factors for the mode in which it was defined) by the transformation held in the matrix.</p>
+<p>This contains a pixelmap image. The image is transformed from its own coordinates (ie the bottom-left at (0, 0) and the top-right at (w × x_eig, h × y_eig), where (w, h) are the width and height of the sprite in pixels, and (x_eig, y_eig) are the EIG factors for the mode in which it was defined) by the transformation held in the matrix.</p>
 <p>If the sprite has a palette then this gives absolute values for the various possible pixels. If the sprite has no palette then colours are defined locally. Within RISC OS the available 'Wimp colours' are used - for further details see the chapter entitled <A HREF="SPRITES.HTML#57346">Sprites</a> and the <A HREF="WIMP.HTML#27794">The Window Manager</a>.</p>
 <p>The Draw application supplied with RISC OS 2 does not use this object type.<a name="marker-746443"></a></p>
 </dl>
@@ -1005,7 +1005,7 @@ No further data, ie just an object header.</ul>
 <td align="left" valign="top" colspan="3"><i>nhi</i> = high byte of number of characters that may be defined:
 <tr>
 <td align="left" valign="top" colspan="2">
-<td align="left" valign="top" colspan="2"><i>n</i> = <i>nhi</i> &times; 256 + <i>nlo</i>
+<td align="left" valign="top" colspan="2"><i>n</i> = <i>nhi</i> × 256 + <i>nlo</i>
 <tr>
 <td align="left" valign="top" colspan="4">If <i>flags</i> bit 5 is set:
 <tr>
@@ -1103,13 +1103,13 @@ If <i>flags</i> bit 5 is clear, 256 characters are mapped (ie <i>m</i> = 256).
 <i>flags</i> = byte at offset 50 in file<br>
 <i>nhi</i> = byte at offset 51 in file<br>
 If <i>version number</i> &lt; 2 then <i>flags</i> = 0 (which it should be anyway!)<br>
-<i>n</i> = <i>nhi</i> &times; 256 + <i>nlo</i>
+<i>n</i> = <i>nhi</i> × 256 + <i>nlo</i>
 </ul>
 <p>Then:</p>
 <ul>
 offset = 52<br>
 if (<i>flags</i> bit 5 clear) then offset += 256<br>
-else offset += 2 + byte(52) + 256 &times; byte(53)<br>
+else offset += 2 + byte(52) + 256 × byte(53)<br>
 if (<i>flags</i> bit 0 clear) then offset += 8<i>n<br>
 </i>if (<i>flags</i> bit 1 clear) then offset += 2<i>n<br>
 </i>if (<i>flags</i> bit 2 clear) then offset += 2<i>n</i>
@@ -1174,7 +1174,7 @@ if (<i>flags</i> bit 0 clear) then offset += 8<i>n<br>
 <td align="left" valign="top" colspan="2">default y-offset per char (if <i>flags</i> bit 2 is set), in 1/1000th em (16-bit signed)
 <tr>
 <td align="left" valign="top">2
-<td align="left" valign="top" colspan="2">italic h-offset per em (-1000 &times; TAN (italic angle)) (16-bit signed)
+<td align="left" valign="top" colspan="2">italic h-offset per em (-1000 × TAN (italic angle)) (16-bit signed)
 <tr>
 <td align="left" valign="top">1
 <td align="left" valign="top" colspan="2">underline position, in 1/256th em (signed)
@@ -1296,10 +1296,10 @@ if (<i>flags</i> bit 0 clear) then offset += 8<i>n<br>
 <th align="left" valign="top" colspan="2">Description
 <tr>
 <td align="left" valign="top">4
-<td align="left" valign="top" colspan="2">x-size, in 1/16ths point &times; x pixels per inch
+<td align="left" valign="top" colspan="2">x-size, in 1/16ths point × x pixels per inch
 <tr>
 <td align="left" valign="top">4
-<td align="left" valign="top" colspan="2">y-size, in 1/16ths point &times; y pixels per inch
+<td align="left" valign="top" colspan="2">y-size, in 1/16ths point × y pixels per inch
 <tr>
 <td align="left" valign="top">4
 <td align="left" valign="top" colspan="2">pixels per inch in the x-direction
@@ -1355,7 +1355,7 @@ A zero value means the character is not defined.
 <td align="left" valign="top">y1 - y0 = Y
 <td align="left" valign="top" bgcolor="#dddddd">all coordinates are in pixels
 <tr>
-<td align="left" valign="top">X &times; Y / 2
+<td align="left" valign="top">X × Y / 2
 <td align="left" valign="top" colspan="2">4-bits per pixel (bpp), consecutive rows bottom to top: not aligned until the end
 <tr>
 <td align="left" valign="top">0 - 3.5
@@ -1375,7 +1375,7 @@ A zero value means the character is not defined.
 <li>b9999x9999 (1-bpp bitmaps)
 <li>Outlines (outline font format, for all sizes)
 </ul>
-<p>'9999' = pixel size (ie point size &times; 16 &times; dpi / 72) zero-suppressed decimal number.</p>
+<p>'9999' = pixel size (ie point size × 16 × dpi / 72) zero-suppressed decimal number.</p>
 <p>If the length of an outlines file is less than 256 bytes, then the contents are the name of another font whose glyphs are to be used instead (with this font's metrics).</p>
 
 <dt>
@@ -1522,7 +1522,7 @@ If offset(<i>n</i>+1)=offset(<i>n</i>), then chunk <i>n</i> is null.
 <td align="left" valign="top" colspan="2">
 <td align="left" valign="top">bits 2 - 31 reserved (must be zero)
 <tr>
-<td align="left" valign="top">4 &times; 5
+<td align="left" valign="top">4 × 5
 <td align="left" valign="top" colspan="2">all reserved (must be zero)
 </table>
 </dl>
@@ -1578,7 +1578,7 @@ If offset(<i>n</i>+1)=offset(<i>n</i>), then chunk <i>n</i> is null.
 <th align="left" valign="top">Size
 <th align="left" valign="top" colspan="2">Description
 <tr>
-<td align="left" valign="top" nowrap><i>ns</i> &times; 2 - 2
+<td align="left" valign="top" nowrap><i>ns</i> × 2 - 2
 <td align="left" valign="top" colspan="2">offsets to scaffold data (16-bit):
 <tr>
 <td align="left" valign="top">
@@ -1686,7 +1686,7 @@ If offset(<i>n</i>+1)=offset(<i>n</i>), then chunk <i>n</i> is null.
 <td align="left" valign="top">4
 <td align="left" valign="top">file offset of chunk 1 (word-aligned)
 <tr>
-<td align="left" valign="top" nowrap>4 &times; (<i>nchunks</i>-3)
+<td align="left" valign="top" nowrap>4 × (<i>nchunks</i>-3)
 <td align="left" valign="top">file offset of further chunks in order (word-aligned)
 <tr>
 <td align="left" valign="top">4
@@ -1745,7 +1745,7 @@ If offset(<i>n</i>+1)=offset(<i>n</i>), then chunk <i>n</i> is null.
 <td align="left" valign="top">0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> character is not defined
 <tr>
 <td align="left" valign="top">
-<td align="left" valign="top" colspan="2">Size is &times; 4 if vertical placement is used, and &times; 4 if horizontal placement is used (because the character data is repeated for each of four possible sub-placements). Character index is more tightly bound than vertical placement, which is more tightly bound than horizontal placement.
+<td align="left" valign="top" colspan="2">Size is × 4 if vertical placement is used, and × 4 if horizontal placement is used (because the character data is repeated for each of four possible sub-placements). Character index is more tightly bound than vertical placement, which is more tightly bound than horizontal placement.
 <tr>
 <td align="left" valign="top">?
 <td align="left" valign="top" colspan="2">dependency bytes (if outline file, and <i>version</i> <i>number</i> <img src="../SYMBOLS/ENTITIES/8805.PNG" alt="&GT;="> 6)
@@ -1969,13 +1969,13 @@ If offset(<i>n</i>+1)=offset(<i>n</i>), then chunk <i>n</i> is null.
 <th align="left" valign="top">Meaning
 <tr>
 <td align="left" valign="top"><i>n</i> nibbles, value 0
-<td align="left" valign="top">run length = <i>next_n+1_nibbles</i> + (13-f) &times; 16 + f+1 - 16
+<td align="left" valign="top">run length = <i>next_n+1_nibbles</i> + (13-f) × 16 + f+1 - 16
 <tr>
 <td align="left" valign="top">1 nibble, value 1...<i>f</i>
 <td align="left" valign="top">run length = <i>this_nibble</i>
 <tr>
 <td align="left" valign="top">1 nibble, value <i>f</i>+1...13
-<td align="left" valign="top">run length = <i>next_nibble</i> + (<i>this_nibble</i>-f-1) &times; 16 + f+1
+<td align="left" valign="top">run length = <i>next_nibble</i> + (<i>this_nibble</i>-f-1) × 16 + f+1
 <tr>
 <td align="left" valign="top">1 nibble, value 14
 <td align="left" valign="top">row repeat count = <i>next_packed_number</i>
@@ -2145,7 +2145,7 @@ LFont_Trinity.Medium.Italic:</pre></p>
 <td align="left" valign="top">5
 <td align="left" valign="top"><i>n</i> = number of bytes in the 'Gates' array (stored as a BASIC integer - ie &amp;40 followed by four bytes of data, most significant first).
 <tr>
-<td align="left" valign="top">5 &times; 8
+<td align="left" valign="top">5 × 8
 <td align="left" valign="top"><i>q1</i>...<i>q8</i> = number of bytes in queue of notes and rests for each of the 8 channels 1...8 (stored as BASIC integers - ie &amp;40 followed by four bytes of data, most significant first). 
 <tr>
 <td align="left" valign="top"><i>n</i>
@@ -2296,7 +2296,7 @@ data for all notes or rests in channel <i>c</i> (see <A HREF="#70145">Notes and
 <td align="left" valign="top">1
 <td align="left" valign="top">4 indicates Volume data follows
 <tr>
-<td align="left" valign="top">1 &times; 8
+<td align="left" valign="top">1 × 8
 <td align="left" valign="top">volume on each channel (0 - 7 = ppp - fff); one byte for &nbsp;each channel
 </table>
 </dl>
@@ -2314,7 +2314,7 @@ data for all notes or rests in channel <i>c</i> (see <A HREF="#70145">Notes and
 <td align="left" valign="top">1
 <td align="left" valign="top">5 indicates Stereo data follows
 <tr>
-<td align="left" valign="top">1 &times; 8
+<td align="left" valign="top">1 × 8
 <td align="left" valign="top">stereo position of channel (0 - 6 = full left - full right); one byte for each channel
 </table>
 </dl>
@@ -2337,7 +2337,7 @@ data for all notes or rests in channel <i>c</i> (see <A HREF="#70145">Notes and
 </table>
 </dl>
 <p>To convert to values to program into SWI Sound_QTempo, use the formula:<ul>
-Sound_QTempo value = beats per minute &times; 128 &times; 4096 / 6000</ul></p>
+Sound_QTempo value = beats per minute × 128 × 4096 / 6000</ul></p>
 
 <dt>
 <h5><a name="idx-3615"></a>Title string</h5>
@@ -2388,7 +2388,7 @@ Sound_QTempo value = beats per minute &times; 128 &times; 4096 / 6000</ul></p>
 <td align="left" valign="top">1
 <td align="left" valign="top">9 indicates MIDI channel numbers follow
 <tr>
-<td align="left" valign="top">1 &times; 8
+<td align="left" valign="top">1 × 8
 <td align="left" valign="top">MIDI channel number on this stave (0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> not transmitted over MIDI, else 1 - 16); one byte for each channel
 </table>
 </dl>
diff --git a/PRM/FILESERVERS.HTML b/PRM/FILESERVERS.HTML
index 692e2c9..f24aa56 100644
--- a/PRM/FILESERVERS.HTML
+++ b/PRM/FILESERVERS.HTML
@@ -222,7 +222,7 @@
 <tr>
 <td align="left" valign="top">0
 <td align="left" valign="top">no
-<td align="left" valign="top">yes &dagger;
+<td align="left" valign="top">yes †
 <td align="left" valign="top">Decode command line
 <tr>
 <td align="left" valign="top">1
@@ -407,7 +407,7 @@
 <td align="left" valign="top">reserved
 </table>
 </dl>
-<p>&dagger; There is no need to be logged-on to decode the *I Am command.</p>
+<p>† There is no need to be logged-on to decode the *I Am command.</p>
 </dl>
 
 <dt>
diff --git a/PRM/FILESWITCH.HTML b/PRM/FILESWITCH.HTML
index 037a02a..68d84f1 100644
--- a/PRM/FILESWITCH.HTML
+++ b/PRM/FILESWITCH.HTML
@@ -4569,7 +4569,7 @@ This is the first line of testfile</pre></p>
 <td align="left" valign="top"><tt>&lt;&amp;<i>h</i>&gt;</tt> is used, where <tt><i>h</i></tt> is a hexadecimal number
 </table>
 </dl>
-<p>If bit 2 is set, characters which have their top bit set are treated as printable characters; otherwise they are treated as control characters. n=5, for example, causes ASCII character 247 to be printed as &divide; (Latin fonts only).</p>
+<p>If bit 2 is set, characters which have their top bit set are treated as printable characters; otherwise they are treated as control characters. n=5, for example, causes ASCII character 247 to be printed as  (Latin fonts only).</p>
 <p>If bit 3 is set, characters which have their top bit set are ANDed with &amp;7F before being processed so the top bit is no longer set; otherwise they are left as they are.</p>
 
 <dt>
diff --git a/PRM/FILETYPES.HTML b/PRM/FILETYPES.HTML
index e5274d7..1de5cd0 100644
--- a/PRM/FILETYPES.HTML
+++ b/PRM/FILETYPES.HTML
@@ -40,7 +40,7 @@
 </dl>
 <p>For information about the allocation of file types, see <A HREF="REGISTERING.HTML#14872">Appendix H: Registering names</a>.</p>
 <p>For each type, there may be a default action on loading and running the file. These actions may change, depending on whether the desktop is in use, and which applications have been seen. The system variables <a name="marker-183150"></a>Alias$@LoadType_XXX and <a name="marker-183151"></a>Alias$@RunType_XXX give the actions (XXX = file type).</p>
-<p>Some types have a textual equivalent set at start-up, which may be used in most commands (but not in the above system variables) instead of the hexadecimal code. These are indicated in the table below by a double dagger '&Dagger;', or by a single dagger '&dagger;' if not available in RISC OS 2. For example, file type &amp;FFF is set at start-up to have the textual equivalent <i>Text</i>. Other textual equivalents may be set as an application is first 'seen' by the Filer, or as it starts - for example, Acorn Desktop Publisher sets up file type &amp;AF9 to be <i>DtpDoc</i>, and file type &amp;AFA to be <i>DtpStyle</i>. These textual equivalents are set using the system variables <a name="marker-183152"></a>File$Type_XXX, where XXX is the hexadecimal file type.</p>
+<p>Some types have a textual equivalent set at start-up, which may be used in most commands (but not in the above system variables) instead of the hexadecimal code. These are indicated in the table below by a double dagger '‡', or by a single dagger '†' if not available in RISC OS 2. For example, file type &amp;FFF is set at start-up to have the textual equivalent <i>Text</i>. Other textual equivalents may be set as an application is first 'seen' by the Filer, or as it starts - for example, Acorn Desktop Publisher sets up file type &amp;AF9 to be <i>DtpDoc</i>, and file type &amp;AFA to be <i>DtpStyle</i>. These textual equivalents are set using the system variables <a name="marker-183152"></a>File$Type_XXX, where XXX is the hexadecimal file type.</p>
 <p>You should use the hexadecimal file type in command scripts and in programs, otherwise you will find that your files will give an error if you try to run them on a machine that uses a territory with different textual equivalents.</p>
 <p>The following types are currently used or reserved by Acorn. Most file types used by other software houses are not shown. This list may be extended from time to time:</p>
 
@@ -56,62 +56,62 @@
 <td align="left" valign="top">FFF
 <td align="left" valign="top">Plain ASCII text
 <td align="left" valign="top">Text
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FFE
 <td align="left" valign="top">Command (Exec) file
 <td align="left" valign="top">Command
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FFD
 <td align="left" valign="top">Data
 <td align="left" valign="top">Data
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FFC
 <td align="left" valign="top">Position independent code
 <td align="left" valign="top">Utility
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FFB
 <td align="left" valign="top">Tokenised BASIC program
 <td align="left" valign="top">BASIC
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FFA
 <td align="left" valign="top">Relocatable module
 <td align="left" valign="top">Module
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FF9
 <td align="left" valign="top">Sprite or saved screen
 <td align="left" valign="top">Sprite
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FF8
 <td align="left" valign="top">Absolute application loaded at &amp;8000
 <td align="left" valign="top">Absolute
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FF7
 <td align="left" valign="top">BBC font file (sequence of VDU operations)
 <td align="left" valign="top">BBC font
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FF6
 <td align="left" valign="top">Font (4 bpp bitmap only)
 <td align="left" valign="top">Font
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FF5
 <td align="left" valign="top">PostScript
 <td align="left" valign="top">PoScript
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FF4
 <td align="left" valign="top">Dot Matrix data file
 <td align="left" valign="top">Printout
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FF3
 <td align="left" valign="top">LaserJet data file
@@ -120,7 +120,7 @@
 <td align="left" valign="top">FF2
 <td align="left" valign="top">Configuration (CMOS RAM)
 <td align="left" valign="top">Config
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FF1
 <td align="left" valign="top">Raw unprocessed data (eg terminal streams)
@@ -133,22 +133,22 @@
 <td align="left" valign="top">FED
 <td align="left" valign="top">Palette data
 <td align="left" valign="top">Palette
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FEC
 <td align="left" valign="top">Template file
 <td align="left" valign="top">Template
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FEB
 <td align="left" valign="top">Obey file
 <td align="left" valign="top">Obey
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FEA
 <td align="left" valign="top">Desktop
 <td align="left" valign="top">Desktop
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FE9
 <td align="left" valign="top">ViewWord
@@ -169,7 +169,7 @@
 <td align="left" valign="top">FE4
 <td align="left" valign="top">DOS file
 <td align="left" valign="top">DOS
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FE3
 <td align="left" valign="top">Atari file
@@ -218,12 +218,12 @@
 <td align="left" valign="top">FD7
 <td align="left" valign="top">Obey file in a task window
 <td align="left" valign="top">TaskObey
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FD6
 <td align="left" valign="top">Exec file in a task window
 <td align="left" valign="top">TaskExec
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FD5
 <td align="left" valign="top">DOS Pict
@@ -248,7 +248,7 @@
 <td align="left" valign="top">FCF
 <td align="left" valign="top">Font cache
 <td align="left" valign="top">FontCache
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FCE
 <td align="left" valign="top">FileCore floppy disc image
@@ -261,7 +261,7 @@
 <td align="left" valign="top">FCC
 <td align="left" valign="top">Device object within DeviceFS
 <td align="left" valign="top">Device
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">FCA
 <td align="left" valign="top">Single compressed file
@@ -274,7 +274,7 @@
 <td align="left" valign="top">FC8
 <td align="left" valign="top">DOS MultiFS disc image
 <td align="left" valign="top">DOSDisc
-<td align="left" valign="top">&Dagger;
+<td align="left" valign="top">‡
 <tr>
 <td align="left" valign="top">FC7
 <td align="left" valign="top">Macintosh format Type 1 font
@@ -367,7 +367,7 @@
 <td align="left" valign="top">BBC
 <td align="left" valign="top">BBC ROM file (ROMFS)
 <td align="left" valign="top">BBC ROM
-<td align="left" valign="top">&Dagger;</p>
+<td align="left" valign="top">‡</p>
 </table>
 
 <dt>
@@ -382,7 +382,7 @@
 <td align="left" valign="top">AFF
 <td align="left" valign="top">Draw file
 <td align="left" valign="top">DrawFile
-<td align="left" valign="top">&dagger;
+<td align="left" valign="top">†
 <tr>
 <td align="left" valign="top">AFE
 <td align="left" valign="top">Mouse event record
diff --git a/PRM/FLOATINGPOINT.HTML b/PRM/FLOATINGPOINT.HTML
index 2743bae..27cae15 100644
--- a/PRM/FLOATINGPOINT.HTML
+++ b/PRM/FLOATINGPOINT.HTML
@@ -92,10 +92,10 @@
 <a href="FLOATINGPOINT-2.DRAW"><img src="FLOATINGPOINT-2.PNG"  border=0></a><br>
 <i>Single precision format</i></p>
 <ul>
-<li>If the <a name="marker-110429"></a>exponent is 0 and the fraction is 0, the number represented is &plusmn;0.
-<li>If the exponent is 0 and the fraction is non-zero, the number represented is &plusmn;0.<i>fraction</i> &times; 2<sup>-126</sup>.
-<li>If the exponent is in the range 1 to 254, the number represented is &plusmn;1.<i>fraction</i> &times; 2 <sup><i>exponent</i> - 127</sup>.
-<li>If the exponent is 255 and the fraction is 0, the number represented is <a name="marker-110427"></a>&plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the <a name="marker-110429"></a>exponent is 0 and the fraction is 0, the number represented is ±0.
+<li>If the exponent is 0 and the fraction is non-zero, the number represented is ±0.<i>fraction</i> × 2<sup>-126</sup>.
+<li>If the exponent is in the range 1 to 254, the number represented is ±1.<i>fraction</i> × 2 <sup><i>exponent</i> - 127</sup>.
+<li>If the exponent is 255 and the fraction is 0, the number represented is <a name="marker-110427"></a>±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is 255 and the fraction is non-zero, a <a name="marker-110425"></a>NaN (not-a-number) is represented. If the most significant bit of the fraction is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 
@@ -106,10 +106,10 @@
 <a href="FLOATINGPOINT-3.DRAW"><img src="FLOATINGPOINT-3.PNG"  border=0></a><br>
 <i>Double precision format</i></p>
 <ul>
-<li>If the exponent is 0 and the fraction is 0, the number represented is &plusmn;0.
-<li>If the exponent is 0 and the fraction is non-zero, the number represented is &plusmn;0.<i>fraction</i> &times; 2 <sup>-1022</sup>.
-<li>If the exponent is in the range 1 to 2046, the number represented is &plusmn;1.<i>fraction</i> &times; 2 <sup><i>exponent</i> - 1023</sup>.
-<li>If the exponent is 2047 and the fraction is 0, the number represented is &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the exponent is 0 and the fraction is 0, the number represented is ±0.
+<li>If the exponent is 0 and the fraction is non-zero, the number represented is ±0.<i>fraction</i> × 2 <sup>-1022</sup>.
+<li>If the exponent is in the range 1 to 2046, the number represented is ±1.<i>fraction</i> × 2 <sup><i>exponent</i> - 1023</sup>.
+<li>If the exponent is 2047 and the fraction is 0, the number represented is ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is 2047 and the fraction is non-zero, a NaN (not-a-number) is represented. If the most significant bit of the fraction is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 
@@ -120,10 +120,10 @@
 <a href="FLOATINGPOINT-4.DRAW"><img src="FLOATINGPOINT-4.PNG"  border=0></a><br>
 <i>Double extended precision format</i></p>
 <ul>
-<li>If the exponent is 0, J is 0, and the fraction is 0, the number represented is &plusmn;0.
-<li>If the exponent is 0, J is 0, and the fraction is non-zero, the number represented is &plusmn;0.<i>fraction</i> &times; 2 <sup>-16382</sup>.
-<li>If the exponent is in the range 0 to 32766, J is 1, and the fraction is non-zero, the number represented is &plusmn;1.<i>fraction</i> &times; 2 <sup><i>exponent</i> - 16383</sup>.
-<li>If the exponent is 32767, J is 0, and the fraction is 0, the number represented is &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the exponent is 0, J is 0, and the fraction is 0, the number represented is ±0.
+<li>If the exponent is 0, J is 0, and the fraction is non-zero, the number represented is ±0.<i>fraction</i> × 2 <sup>-16382</sup>.
+<li>If the exponent is in the range 0 to 32766, J is 1, and the fraction is non-zero, the number represented is ±1.<i>fraction</i> × 2 <sup><i>exponent</i> - 16383</sup>.
+<li>If the exponent is 32767, J is 0, and the fraction is 0, the number represented is ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is 32767 and the fraction is non-zero, a NaN (not-a-number) is represented. If the most significant bit of the fraction is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 <p>Other values are illegal and shall not be used (ie the exponent is in the range 1 to 32766 and J is 0; or the exponent is 32767, J is 1, and the fraction is 0).</p>
@@ -138,12 +138,12 @@
 <i>Packed decimal format</i></p>
 <p>The sign nibble contains both the significand's sign (top bit) and the exponent's sign (next bit); the other two bits are zero.</p>
 <p>d18 is the most significant digit of the significand <i>d</i>, and e3 of the exponent <i>e</i>. The significand has an assumed decimal point between d18 and d17, and is normalised so that for a normal number l <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> D18 <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 9. The guaranteed ranges for <i>d</i> and <i>e</i> are 17 and 3 digits respectively; d0, d1 and e3 may always be zero in a particular system. (By comparison, an S format number has 9 digits of significand and a maximum exponent of 53; a D format number has 17 digits in the significand and a maximum exponent of 340.)</p>
-<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
+<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
 <ul>
-<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is &plusmn;0.
-<li>If the exponent is in the range 0 to 9999 and the significand is in the range 1 to 9.999999999999999999, the number represented is &plusmn;<i>d</i> &times; 10<sup><i> &plusmn;e</i></sup>
+<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is ±0.
+<li>If the exponent is in the range 0 to 9999 and the significand is in the range 1 to 9.999999999999999999, the number represented is ±<i>d</i> × 10<sup><i> ±e</i></sup>
 .
-<li>If the exponent is &amp;FFFF (ie all the bits in e3 - e0 are set) and the significand is 0, the number represented is &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the exponent is &amp;FFFF (ie all the bits in e3 - e0 are set) and the significand is 0, the number represented is ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is &amp;FFFF and d0 - d17 are non-zero, a NaN (not-a-number) is represented. If the most significant bit of d18 is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 <p>All other combinations are undefined.</p>
@@ -156,12 +156,12 @@
 <i>Expanded packed decimal format</i></p>
 <p>The sign nibble contains both the significand's sign (top bit) and the exponent's sign (next bit); the other two bits are zero.</p>
 <p>d23 is the most significant digit of the significand <i>d</i>, and e6 of the exponent <i>e</i>. The significand has an assumed decimal point between d23 and d22, and is normalised so that for a normal number l <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> D23 <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 9. The guaranteed ranges for <i>d</i> and <i>e</i> are 21 and 4 digits respectively; d0, d1, d2, e4, e5 and e6 may always be zero in a particular system. (By comparison, an S format number has 9 digits of significand and a maximum exponent of 53; a D format number has 17 digits in the significand and a maximum exponent of 340.)</p>
-<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
+<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
 <ul>
-<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is &plusmn;0.
-<li>If the exponent is in the range 0 to 9999999 and the significand is in the range 1 to 9.99999999999999999999999, the number represented is &plusmn;<i>d</i> &times; 10<sup><i> &plusmn;e</i></sup>
+<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is ±0.
+<li>If the exponent is in the range 0 to 9999999 and the significand is in the range 1 to 9.99999999999999999999999, the number represented is ±<i>d</i> × 10<sup><i> ±e</i></sup>
 .
-<li>If the exponent is &amp;FFFFFFF (ie all the bits in e6 - e0 are set) and the significand is 0, the number represented is &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.<A NAME="MARKER-110428"></a>
+<li>If the exponent is &amp;FFFFFFF (ie all the bits in e6 - e0 are set) and the significand is 0, the number represented is ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.<A NAME="MARKER-110428"></a>
 <li>If the <a name="marker-110430"></a>exponent is &amp;FFFFFFF and d0 - d22 are non-zero, a NaN (not-a-number) is represented. If the most significant bit of d23 is set, it is a non-trapping NaN; otherwise it is a trapping NaN.<a name="marker-110426"></a>
 </ul>
 <p>All other combinations are undefined.</p>
@@ -300,14 +300,14 @@
 <ul>
 <li>Any operation on a trapping <a name="marker-110450"></a>NaN (not-a-number) 
 <li>Magnitude subtraction of <a name="marker-110451"></a>infinities, eg +<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> P -<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
-<li>Multiplication of 0 by &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
+<li>Multiplication of 0 by ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
 <li>Division of 0/0 or <img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">/<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
 <li>x REM y where x = <img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or y = 0 
 <li>Square root of any number &lt; 0 (but <img src="../SYMBOLS/ENTITIES/8730.PNG" alt="[ROOT]">(-0) = -0) 
 <li>Conversion to integer or decimal when overflow, <img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN operand make it impossible
 <li>Comparison with exceptions of Unordered operands
 <li>ACS, ASN when argument's absolute value is &gt; 1 
-<li>SIN, COS, TAN when argument is &plusmn;<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">
+<li>SIN, COS, TAN when argument is ±<img src="../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">
 <li>LOG, LGN when argument is <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 0
 <li>POW when first operand is &lt; 0 and second operand is not an integer, or first operand is 0 and second operand is <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 0
 <li>RPW when first operand is not an integer and second operand is &lt; 0, or first operand is <img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 0 and second operand is 0.
@@ -720,7 +720,7 @@ LFM     F4,2,[R13],#24  ;equivalent to same instruction
 <tr>
 <td align="left" valign="top">MUF
 <td align="left" valign="top">Multiply
-<td align="left" valign="top">Fd := Fn &times; Fm
+<td align="left" valign="top">Fd := Fn × Fm
 <tr>
 <td align="left" valign="top">SUF
 <td align="left" valign="top">Subtract
@@ -749,11 +749,11 @@ LFM     F4,2,[R13],#24  ;equivalent to same instruction
 <td align="left" valign="top">RMF
 <td align="left" valign="top">Remainder
 <td align="left" valign="top">Fd := remainder of Fn / Fm<br>
-(Fd := Fn - integer value of (Fn/Fm) &times; Fm)
+(Fd := Fn - integer value of (Fn/Fm) × Fm)
 <tr>
 <td align="left" valign="top">FML
 <td align="left" valign="top">Fast Multiply
-<td align="left" valign="top">Fd := Fn &times; Fm
+<td align="left" valign="top">Fd := Fn × Fm
 <tr>
 <td align="left" valign="top">FDV
 <td align="left" valign="top">Fast Divide
diff --git a/PRM/FONTMANAGER.HTML b/PRM/FONTMANAGER.HTML
index 8091ef5..5c31d6f 100644
--- a/PRM/FONTMANAGER.HTML
+++ b/PRM/FONTMANAGER.HTML
@@ -227,9 +227,9 @@
 <p>The '9999's referred to above mean 'any decimal number in the range 1 - 9999'. They refer to the pixel size of the font contained within the file, which is equal to:</p>
 <dl>
 <dd>
-<p>(font size in 1/16ths of a point) &times; dots per inch / 72</p>
+<p>(font size in 1/16ths of a point) × dots per inch / 72</p>
 </dl>
-<p>so, for example, a file containing 4-bits-per-pixel 12 point text at 90 dots per inch would be called f240x240, because 12 &times; 16 &times; 90 / 72 = 240.</p>
+<p>so, for example, a file containing 4-bits-per-pixel 12 point text at 90 dots per inch would be called f240x240, because 12 × 16 × 90 / 72 = 240.</p>
 <p>The formats of these files are detailed in <A HREF="FILEFORMATS.HTML#96542">Appendix E: File formats</a> on <A HREF="FILEFORMATS.HTML#31018">Draw files</a>.</p>
 <p>The default encoding for an alphabetic font (as opposed to symbol fonts, which have a fixed encoding) depends on the <a name="marker-513937"></a>alphabet number of the current encoding. The encoding /Base0 includes all the characters supplied with a font; for an example of it, and of the Latin... encodings, see the file:</p>
 <dl><dd>
@@ -562,8 +562,8 @@ Fast interrupts are enabled</p>
 <h5><a name="idx-4553"></a>On entry</h5>
 <dd>
 <p>R1 = pointer to font identifier (terminated by a Ctrl char) <br>
-R2 = x point size &times; 16 (ie in 1/16ths point) <br>
-R3 = y point size &times; 16 (ie in 1/16ths point) <br>
+R2 = x point size × 16 (ie in 1/16ths point) <br>
+R3 = y point size × 16 (ie in 1/16ths point) <br>
 R4 = x resolution in dots per inch (0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> USE DEFAULT_ -1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> use current) <br>
 R5 = y resolution in dots per inch (0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> USE DEFAULT_ -1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> use current) </p>
 
@@ -729,8 +729,8 @@ R3 = &amp;4C4C5546 ('FULL') to return full information about encoding and matrix
 <h5><a name="idx-4570"></a>On exit</h5>
 <dd>
 <p>R0, R1 preserved<br>
-R2 = x point size &times; 16 (ie in 1/16ths point)<br>
-R3 = y point size &times; 16 (ie in 1/16ths point)<br>
+R2 = x point size × 16 (ie in 1/16ths point)<br>
+R3 = y point size × 16 (ie in 1/16ths point)<br>
 R4 = x resolution (dots per inch) <br>
 R5 = y resolution (dots per inch) <br>
 R6 = age of font<br>
@@ -2173,8 +2173,8 @@ Fast interrupts are enabled</p>
 <h5><a name="idx-4757"></a>On entry</h5>
 <dd>
 <p>R1 = font handle, or pointer to font identifier<br>
-R2 = x point size &times; 16<br>
-R3 = y point size &times; 16<br>
+R2 = x point size × 16<br>
+R3 = y point size × 16<br>
 R4 = x dots per inch<br>
 R5 = y dots per inch<br>
 R6 = flags</p>
@@ -2304,7 +2304,7 @@ SYS "Font_UnCacheFile",,"<i>filename</i>",1</pre></p>
 <h5><a name="idx-4773"></a>On entry</h5>
 <dd>
 <p>R0 = new value of FontMax (bytes)<br>
-R1 - R5 = new values of FontMax1 - FontMax5 (in points, or in pixels &times; 72 &times; 16 under RISC OS 2)<br>
+R1 - R5 = new values of FontMax1 - FontMax5 (in points, or in pixels × 72 × 16 under RISC OS 2)<br>
 R6, R7 reserved (must be zero)</p>
 
 <dt>
@@ -2356,7 +2356,7 @@ Fast interrupts are enabled</p>
 <h5><a name="idx-4782"></a>On exit</h5>
 <dd>
 <p>R0 = value of FontMax (bytes)<br>
-R1 - R5 = values of FontMax1 - FontMax5 (in points, or in pixels &times; 72 &times; 16 under RISC OS 2)<br>
+R1 - R5 = values of FontMax1 - FontMax5 (in points, or in pixels × 72 × 16 under RISC OS 2)<br>
 R6, R7 may be corrupted</p>
 
 <dt>
@@ -2646,7 +2646,7 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top" colspan="3">default y offset per char (if <i>flags</i> bit 2 is set), in millipoints (16-bit signed)
 <tr>
 <td align="left" valign="top">2
-<td align="left" valign="top" colspan="3">italic h-offset per em (-1000 &times; TAN(italic angle)) (16-bit signed)
+<td align="left" valign="top" colspan="3">italic h-offset per em (-1000 × TAN(italic angle)) (16-bit signed)
 <tr>
 <td align="left" valign="top">1
 <td align="left" valign="top" colspan="3">underline position, in 1/256th em (signed)
@@ -2685,7 +2685,7 @@ Fast interrupts are enabled</p>
 <th align="left" valign="top">Size
 <th align="left" valign="top">Description
 <tr>
-<td align="left" valign="top">256 &times; 4
+<td align="left" valign="top">256 × 4
 <td align="left" valign="top">hash table giving offset from table start of first kern pair for each possible value (0 - 255) of hash function
 <tr>
 <td align="left" valign="top">4
@@ -3335,7 +3335,7 @@ Fast interrupts are enabled</p>
 <p>The height is set in points, except under RISC OS 2 which uses pixel height:</p>
 <dl>
 <dd>
-<p>pixel height = height in points &times; pixels (or dots) per inch / 72</p>
+<p>pixel height = height in points × pixels (or dots) per inch / 72</p>
 </dl>
 <p>The pixel height corresponds to different point sizes on different resolution output devices.</p>
 
@@ -3385,7 +3385,7 @@ Fast interrupts are enabled</p>
 <p>The height is set in points, except under RISC OS 2 which uses pixel height:</p>
 <dl>
 <dd>
-<p>pixel height = height in points &times; pixels (or dots) per inch / 72</p>
+<p>pixel height = height in points × pixels (or dots) per inch / 72</p>
 </dl>
 <p>The pixel height corresponds to different point sizes on different resolution output devices.</p>
 
@@ -3455,7 +3455,7 @@ Fast interrupts are enabled</p>
 <p>The height is set in points, except under RISC OS 2 which uses pixel height:</p>
 <dl>
 <dd>
-<p>pixel height = height in points &times; pixels (or dots) per inch / 72</p>
+<p>pixel height = height in points × pixels (or dots) per inch / 72</p>
 </dl>
 <p>The pixel height corresponds to different point sizes on different resolution output devices.</p>
 
@@ -3506,7 +3506,7 @@ Fast interrupts are enabled</p>
 <p>The width is set in points, except under RISC OS 2 which uses pixel width:</p>
 <dl>
 <dd>
-<p>pixel height = height in points &times; pixels (or dots) per inch / 72</p>
+<p>pixel height = height in points × pixels (or dots) per inch / 72</p>
 </dl>
 <p>The pixel width corresponds to different point sizes on different resolution output devices.</p>
 
@@ -3559,7 +3559,7 @@ Fast interrupts are enabled</p>
 <p>The height is set in points, except under RISC OS 2 which uses pixel height:</p>
 <dl>
 <dd>
-<p>pixel height = height in points &times; pixels (or dots) per inch / 72</p>
+<p>pixel height = height in points × pixels (or dots) per inch / 72</p>
 </dl>
 <p>The pixel height corresponds to different point sizes on different resolution output devices.</p>
 
diff --git a/PRM/FSLOCK.HTML b/PRM/FSLOCK.HTML
index ab62952..834dd8a 100644
--- a/PRM/FSLOCK.HTML
+++ b/PRM/FSLOCK.HTML
@@ -205,7 +205,7 @@
 <dt>
 <h5><a name="idx-5073"></a>On exit</h5>
 <dd>
-<p>R0 = version number &times; 100<br>
+<p>R0 = version number × 100<br>
 R1 = pointer to module's workspace</p>
 
 <dt>
diff --git a/PRM/INTERNET.HTML b/PRM/INTERNET.HTML
index 858e8ff..71c3dff 100644
--- a/PRM/INTERNET.HTML
+++ b/PRM/INTERNET.HTML
@@ -4481,7 +4481,7 @@ int s, backlog;</pre></p>
 <p>It is not the queue length - this is currently defined by:</p>
 <dl>
 <dd>
-(<i>backlog</i> &times; 3)/2 + 1
+(<i>backlog</i> × 3)/2 + 1
 </dl>
 
 <dt>
@@ -5832,7 +5832,7 @@ R1 preserved to pass on call</p>
 <p>R0 = pointer to driver information block for starting/terminating driver<br>
 R1 = &amp;9D (reason code)<br>
 R2 = status (0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> STARTING_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> terminating)<br>
-R3 = DCI version supported &times; 100 (eg 403 for version 4.03)</p>
+R3 = DCI version supported × 100 (eg 403 for version 4.03)</p>
 
 <dt>
 <h5><a name="idx-5767"></a>On exit</h5>
@@ -5867,7 +5867,7 @@ R3 = DCI version supported &times; 100 (eg 403 for version 4.03)</p>
 <p>R0 = protocol module's private word pointer<br>
 R1 = &amp;9F (reason code)<br>
 R2 = status (0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> STARTING_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> terminating)<br>
-R3 = DCI version supported &times; 100 (eg 403 for version 4.03)<br>
+R3 = DCI version supported × 100 (eg 403 for version 4.03)<br>
 R4 = pointer to protocol module's title string</p>
 
 <dt>
diff --git a/PRM/JPEG.HTML b/PRM/JPEG.HTML
index 6838d63..74418da 100644
--- a/PRM/JPEG.HTML
+++ b/PRM/JPEG.HTML
@@ -15,7 +15,7 @@
 <dl>
 <dd>
 <p>The SpriteExtend module has been extended in RISC OS 3.6 to support JPEG images through a SWI interface.</p>
-<p>JPEG is an international standard data format for the lossy compression of photographic data, capable of encoding colour images at screen resolutions using about 1&frac12; - 2&frac12; bits per pixel.</p>
+<p>JPEG is an international standard data format for the lossy compression of photographic data, capable of encoding colour images at screen resolutions using about 1½ - 2½ bits per pixel.</p>
 <p>Because of the compression used, many of the operations you can perform on uncompressed bitmaps - such as sprites - are difficult or impossible to perform on JPEG images. This includes operations such as adding or deleting rows or columns, and arbitrary transformations. The support provided for JPEG images is therefore <a name="marker-299773"></a>restricted in RISC OS 3.6 to providing information on them, and simple scaled plotting and printing.</p>
 </dl>
 
diff --git a/PRM/MEMMAN.HTML b/PRM/MEMMAN.HTML
index e031dc0..abe6d9f 100644
--- a/PRM/MEMMAN.HTML
+++ b/PRM/MEMMAN.HTML
@@ -335,7 +335,7 @@ R2 = maximum size (<img src="../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 28MB-32k
 <p>R0 = 0 (reason code)<br>
 R1 = pointer to a page block, the physical page numbers of which are set to -1; or undefined if bit 8 of the areas flags was clear on creation (see <A HREF="#88218">OS_DynamicArea 0</a>)<br>
 R2 = number of entries in page block (i.e. number of pages area is growing by)<br>
-R3 = amount area is growing by, in bytes (i.e. R2 &times; R5)<br>
+R3 = amount area is growing by, in bytes (i.e. R2 × R5)<br>
 R4 = current size of area, in bytes<br>
 R5 = page size, in bytes<br>
 R12 = pointer to workspace</p>
@@ -357,7 +357,7 @@ R12 = pointer to workspace</p>
 <p>R0 = 1 (reason code)<br>
 R1 = pointer to a page block, only the physical page numbers of which are defined; or undefined if bit 8 of the areas flags was clear on creation (see <A HREF="#88218">OS_DynamicArea 0</a>)<br>
 R2 = number of entries in page block (i.e. number of pages area grew by)<br>
-R3 = amount area grew by, in bytes (i.e. R2 &times; R5)<br>
+R3 = amount area grew by, in bytes (i.e. R2 × R5)<br>
 R4 = new size of area, in bytes<br>
 R5 = page size, in bytes<br>
 R12 = pointer to workspace</p>
diff --git a/PRM/MEMORYMAN.HTML b/PRM/MEMORYMAN.HTML
index 5a39c30..c71b524 100644
--- a/PRM/MEMORYMAN.HTML
+++ b/PRM/MEMORYMAN.HTML
@@ -518,7 +518,7 @@
 <dt>
 <h5><a name="55389"></a>RISC OS 3</h5>
 <dd>
-<p>The full usage of CMOS RAM in RISC OS 3 is given below. Locations marked '&dagger;' are unused in RISC OS 2, and are therefore reserved for Acorn use. Locations marked '&Dagger;' have differing usage in RISC OS 2, and you should see <A HREF="#83799">RISC OS 2</a> for details:</p>
+<p>The full usage of CMOS RAM in RISC OS 3 is given below. Locations marked '†' are unused in RISC OS 2, and are therefore reserved for Acorn use. Locations marked '‡' have differing usage in RISC OS 2, and you should see <A HREF="#83799">RISC OS 2</a> for details:</p>
 <dd>
 <table>
 <tr>
@@ -543,7 +543,7 @@
 <td valign=top>5
 <td align="left" valign="top">Default filing system number
 <tr>
-<td valign=top>6 - 7 &dagger;
+<td valign=top>6 - 7 †
 <td align="left" valign="top">*Unplug for ROM modules: 16 bits for up to 16 modules
 <tr>
 <td valign=top>8 - 9
@@ -553,7 +553,7 @@
 <td align="left" valign="top">Screen info:<br>
 <table>
 <tr>
-<td valign=top>Bits 0 - 3 &Dagger;
+<td valign=top>Bits 0 - 3 ‡
 <td align="left" valign="top">reserved for Acorn use
 <tr>
 <td valign=top>Bit 4
@@ -668,39 +668,39 @@ Bits 4 - 7
 </table>
 <tr>
 <td valign=top>
-18 - 19 &dagger;
+18 - 19 †
 <td align="left" valign="top">*Unplug for ROM modules: 16 bits for up to 16 modules
 <tr>
 <td valign=top>
-20 - 21 &dagger;
+20 - 21 †
 <td align="left" valign="top">*Unplug for extension ROM modules: 16 bits for up to 16 modules
 <tr>
 <td valign=top>
-22 &dagger;
+22 †
 <td align="left" valign="top">Wimp double-click move limit
 <tr>
 <td valign=top>
-23 &dagger;
+23 †
 <td align="left" valign="top">Wimp auto-menu delay
 <tr>
 <td valign=top>
-24 &dagger;
+24 †
 <td align="left" valign="top">Territory
 <tr>
 <td valign=top>
-25 &dagger;
+25 †
 <td align="left" valign="top">Printer buffer size
 <tr>
 <td valign=top>
-26 &dagger;
+26 †
 <td align="left" valign="top">IDE disc auto-spindown delay
 <tr>
 <td valign=top>
-27 &dagger;
+27 †
 <td align="left" valign="top">Wimp menu drag delay
 <tr>
 <td valign=top>
-28 &dagger;
+28 †
 <td align="left" valign="top">FileSwitch options:<br>
 <table>
 <tr>
@@ -792,7 +792,7 @@ Bits 6,7
 </table>
 <tr>
 <td valign=top>
-133 &Dagger;
+133 ‡
 <td align="left" valign="top">Sync, monitor type, some mode information:<br>
 <table>
 <tr>
@@ -823,11 +823,11 @@ Bits 2 - 6
 <td align="left" valign="top">Allocated to CDROMFS
 <tr>
 <td valign=top>
-139 &dagger;
+139 †
 <td align="left" valign="top">TimeZone in 15min offsets from UTC, stored as signed 2's complement number (RISC OS 3 version 3.10 onwards)
 <tr>
 <td valign=top>
-140 &Dagger;
+140 ‡
 <td align="left" valign="top">Desktop features:<br>
 <table>
 <tr>
@@ -841,7 +841,7 @@ Bits 1 - 7
 </table>
 <tr>
 <td valign=top>
-141 &dagger;
+141 †
 <td align="left" valign="top">Currently selected printer, stored as printer number within current PrData file
 <tr>
 <td valign=top>
@@ -904,7 +904,7 @@ Bit 7
 <tr>
 <td valign=top>
 177 - 180
-<td align="left" valign="top">*Unplug for expansion card modules: 4 &times; 8 bits for up to 8 modules per card
+<td align="left" valign="top">*Unplug for expansion card modules: 4 × 8 bits for up to 8 modules per card
 <tr>
 <td valign=top>
 181 - 184
@@ -932,19 +932,19 @@ Bits 0 - 1
 <td align="left" valign="top">ROMFS Opt 4 state
 <tr>
 <td valign=top>
-Bit 2 &dagger;
+Bit 2 †
 <td align="left" valign="top">cache icon enable state
 <tr>
 <td valign=top>
-Bits 3 - 5 &dagger;
+Bits 3 - 5 †
 <td align="left" valign="top">screen blanker time:<br>0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> OFF_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 30S_ 2 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 1MIN_ 3 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 2MINS_ 4 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 5MINS_ 5 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 10MINS_ 6 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 15MINS_ 7 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> 30mins
 <tr>
 <td valign=top>
-Bit 6 &dagger;
+Bit 6 †
 <td align="left" valign="top">screen blanker/Wrch interaction:<br>0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> IGNORE WRCH_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> Wrch unblanks screen
 <tr>
 <td valign=top>
-Bit 7 &dagger;
+Bit 7 †
 <td align="left" valign="top">hardware test disable:<br>0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> FULL TESTS_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> disable long tests at power-up
 </table>
 <tr>
@@ -989,7 +989,7 @@ Bit 6
 <td align="left" valign="top">Mouse multiplier
 <tr>
 <td valign=top>
-195 &dagger;
+195 †
 <td align="left" valign="top">Miscellaneous:<br>
 <table>
 <tr>
@@ -1027,7 +1027,7 @@ Bit 7
 </table>
 <tr>
 <td valign=top>
-196 &Dagger;
+196 ‡
 <td align="left" valign="top">Mode and Wimp mode
 <tr>
 <td valign=top>
@@ -1048,7 +1048,7 @@ Bits 2, 3
 <td align="left" valign="top">Filer sorting mode:<br>0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> SORT BY NAME_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> SORT BY TYPE_ 2 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> SORT BY SIZE_ 3 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> sort by date
 <tr>
 <td valign=top>
-Bit 4 &dagger;
+Bit 4 †
 <td align="left" valign="top">force option (1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> force)
 <tr>
 <td valign=top>
@@ -1060,7 +1060,7 @@ Bit 6
 <td align="left" valign="top">verbose option (1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> verbose)
 <tr>
 <td valign=top>
-Bit 7 &dagger;
+Bit 7 †
 <td align="left" valign="top">newer option (1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> newer)
 </table>
 <tr>
@@ -1073,7 +1073,7 @@ Bit 7 &dagger;
 <td align="left" valign="top">FontMax, FontMax1 - FontMax7
 <tr>
 <td valign=top>
-208 &dagger;
+208 †
 <td align="left" valign="top">SCSIFS flags :<br>
 <table>
 <tr>
@@ -1091,15 +1091,15 @@ Bits 6, 7
 </table>
 <tr>
 <td valign=top>
-209 &dagger;
+209 †
 <td align="left" valign="top">SCSIFS file cache buffers (must be 0)
 <tr>
 <td valign=top>
-210 &dagger;
+210 †
 <td align="left" valign="top">SCSIFS directory cache size
 <tr>
 <td valign=top>
-211 - 214 &dagger;
+211 - 214 †
 <td align="left" valign="top">SCSIFS disc sizes (their maps' sizes / 256)
 <tr>
 <td valign=top>
@@ -1107,7 +1107,7 @@ Bits 6, 7
 <td align="left" valign="top">Reserved for RISC iX
 <tr>
 <td valign=top>
-239 &dagger;
+239 †
 <td align="left" valign="top">CMOS RAM checksum
 </table>
 <p>The checksum must be correct for some of the above locations to have effect. See the documentation of OS_Byte 162 on <A HREF="#94131">OS_Byte 162</a> for more details.</p>
@@ -1115,7 +1115,7 @@ Bits 6, 7
 <dt>
 <h5><a name="83799"></a>RISC OS 2</h5>
 <dd>
-<p>Locations marked '&dagger;' above are unused in RISC OS 2, and are therefore reserved for Acorn use. Locations marked '&Dagger;' above have this differing usage in RISC OS 2:</p>
+<p>Locations marked '†' above are unused in RISC OS 2, and are therefore reserved for Acorn use. Locations marked '‡' above have this differing usage in RISC OS 2:</p>
 <p><table>
 <tr>
 <th align="left" valign="top">Location
@@ -1924,7 +1924,7 @@ Fast interrupts are enabled</p>
 <dt>
 <h5><a name="idx-6340"></a>Use</h5>
 <dd>
-<p>This call reads the page size used by MEMC and the number of pages in use. The valid page numbers are 0 to R1 - 1, and the total memory size is R0 &times; R1 bytes.</p>
+<p>This call reads the page size used by MEMC and the number of pages in use. The valid page numbers are 0 to R1 - 1, and the total memory size is R0 × R1 bytes.</p>
 
 <dt>
 <h5><a name="idx-6341"></a>Related SWIs</h5>
diff --git a/PRM/MODES.HTML b/PRM/MODES.HTML
index 7ccb7e0..8cef7a0 100644
--- a/PRM/MODES.HTML
+++ b/PRM/MODES.HTML
@@ -14,7 +14,7 @@
 <p>The <a name="marker-154260"></a>modes available in RISC OS depend on the configured monitor type (see *Configure MonitorType on <A HREF="VDU.HTML#83675">*Configure MonitorType</a>) and the model of computer. Below is a table of all modes provided by RISC OS, which shows:</p>
 <ul>
 <li>the mode number
-<li>the text resolution in columns &times; rows
+<li>the text resolution in columns × rows
 <li>the graphics <a name="marker-154264"></a>resolution in pixels, which corresponds to the clarity of the mode's display
 <li>the resolution in <a name="marker-154279"></a>OS units, which corresponds to the area of workspace shown by the mode
 <li>the number of logical colours available
@@ -64,9 +64,9 @@
 <th align="left" valign="top">Notes
 <tr>
 <td align="left" valign="top">0
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">2
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -75,9 +75,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">1
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -86,9 +86,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">2
-<td align="left" valign="top">20 &times; 32
-<td align="left" valign="top">160 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">20 × 32
+<td align="left" valign="top">160 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -97,7 +97,7 @@
 <td align="left" valign="top">(3) (5) (7)
 <tr>
 <td align="left" valign="top">3
-<td align="left" valign="top">80 &times; 25
+<td align="left" valign="top">80 × 25
 <td align="left" valign="top">Text only
 <td align="left" valign="top">Text only
 <td align="left" valign="top">2
@@ -108,9 +108,9 @@
 <td align="left" valign="top">(3) (5)
 <tr>
 <td align="left" valign="top">4
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">2
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -119,9 +119,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">5
-<td align="left" valign="top">20 &times; 32
-<td align="left" valign="top">160 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">20 × 32
+<td align="left" valign="top">160 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -130,7 +130,7 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">6
-<td align="left" valign="top">40 &times; 25
+<td align="left" valign="top">40 × 25
 <td align="left" valign="top">Text only
 <td align="left" valign="top">Text only
 <td align="left" valign="top">2
@@ -141,7 +141,7 @@
 <td align="left" valign="top">(3) (5) (7)
 <tr>
 <td align="left" valign="top">7
-<td align="left" valign="top">40 &times; 25
+<td align="left" valign="top">40 × 25
 <td align="left" valign="top"><a name="marker-154284"></a>Teletext
 <td align="left" valign="top">Teletext
 <td align="left" valign="top">16
@@ -152,9 +152,9 @@
 <td align="left" valign="top">(3) (5)
 <tr>
 <td align="left" valign="top">8
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -163,9 +163,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">9
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -174,9 +174,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">10
-<td align="left" valign="top">20 &times; 32
-<td align="left" valign="top">160 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">20 × 32
+<td align="left" valign="top">160 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -185,9 +185,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">11
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 250
-<td align="left" valign="top">1280 &times; 1000
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 250
+<td align="left" valign="top">1280 × 1000
 <td align="left" valign="top">4
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -196,9 +196,9 @@
 <td align="left" valign="top">(3) (8)
 <tr>
 <td align="left" valign="top">12
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -207,9 +207,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">13
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -218,9 +218,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">14
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 250
-<td align="left" valign="top">1280 &times; 1000
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 250
+<td align="left" valign="top">1280 × 1000
 <td align="left" valign="top">16
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -229,9 +229,9 @@
 <td align="left" valign="top">(3) (8)
 <tr>
 <td align="left" valign="top">15
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">160K
 <td align="left" valign="top">50Hz
@@ -240,9 +240,9 @@
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">16
-<td align="left" valign="top">132 &times; 32
-<td align="left" valign="top">1056 &times; 256
-<td align="left" valign="top">2112 &times; 1024
+<td align="left" valign="top">132 × 32
+<td align="left" valign="top">1056 × 256
+<td align="left" valign="top">2112 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">132K
 <td align="left" valign="top">50Hz
@@ -251,9 +251,9 @@
 <td align="left" valign="top">(6)
 <tr>
 <td align="left" valign="top">17
-<td align="left" valign="top">132 &times; 25
-<td align="left" valign="top">1056 &times; 250
-<td align="left" valign="top">2112 &times; 1000
+<td align="left" valign="top">132 × 25
+<td align="left" valign="top">1056 × 250
+<td align="left" valign="top">2112 × 1000
 <td align="left" valign="top">16
 <td align="left" valign="top">132K
 <td align="left" valign="top">50Hz
@@ -262,9 +262,9 @@
 <td align="left" valign="top">(6) (8)
 <tr>
 <td align="left" valign="top">18
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">2
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -272,9 +272,9 @@
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">19
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -282,9 +282,9 @@
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">20
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">160K
 <td align="left" valign="top">50Hz
@@ -292,9 +292,9 @@
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">21
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">320K
 <td align="left" valign="top">50Hz
@@ -302,9 +302,9 @@
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">22
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">768 &times; 576
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">768 × 576
 <td align="left" valign="top">16
 <td align="left" valign="top">108K
 <td align="left" valign="top">50Hz
@@ -313,9 +313,9 @@
 <td align="left" valign="top">(1) (9)
 <tr>
 <td align="left" valign="top">23
-<td align="left" valign="top">144 &times; 56
-<td align="left" valign="top">1152 &times; 896
-<td align="left" valign="top">2304 &times; 1792
+<td align="left" valign="top">144 × 56
+<td align="left" valign="top">1152 × 896
+<td align="left" valign="top">2304 × 1792
 <td align="left" valign="top">2
 <td align="left" valign="top">126K
 <td align="left" valign="top">64Hz
@@ -323,9 +323,9 @@
 <td align="left" valign="top">2
 <tr>
 <td align="left" valign="top">24
-<td align="left" valign="top">132 &times; 32
-<td align="left" valign="top">1056 &times; 256
-<td align="left" valign="top">2112 &times; 1024
+<td align="left" valign="top">132 × 32
+<td align="left" valign="top">1056 × 256
+<td align="left" valign="top">2112 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">264K
 <td align="left" valign="top">50Hz
@@ -334,9 +334,9 @@
 <td align="left" valign="top">(6)
 <tr>
 <td align="left" valign="top">25
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">2
 <td align="left" valign="top">37.5K
 <td align="left" valign="top">60Hz
@@ -344,9 +344,9 @@
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">26
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">4
 <td align="left" valign="top">75K
 <td align="left" valign="top">60Hz
@@ -354,9 +354,9 @@
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">27
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">16
 <td align="left" valign="top">150K
 <td align="left" valign="top">60Hz
@@ -364,9 +364,9 @@
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">28
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">256
 <td align="left" valign="top">300K
 <td align="left" valign="top">60Hz
@@ -374,9 +374,9 @@
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">29
-<td align="left" valign="top">100 &times; 75
-<td align="left" valign="top">800 &times; 600
-<td align="left" valign="top">1600 &times; 1200
+<td align="left" valign="top">100 × 75
+<td align="left" valign="top">800 × 600
+<td align="left" valign="top">1600 × 1200
 <td align="left" valign="top">2
 <td align="left" valign="top">58.6K
 <td align="left" valign="top">56Hz
@@ -385,9 +385,9 @@
 <td align="left" valign="top">(1) (2)
 <tr>
 <td align="left" valign="top">30
-<td align="left" valign="top">100 &times; 75
-<td align="left" valign="top">800 &times; 600
-<td align="left" valign="top">1600 &times; 1200
+<td align="left" valign="top">100 × 75
+<td align="left" valign="top">800 × 600
+<td align="left" valign="top">1600 × 1200
 <td align="left" valign="top">4
 <td align="left" valign="top">117.2K
 <td align="left" valign="top">56Hz
@@ -396,9 +396,9 @@
 <td align="left" valign="top">(1) (2)
 <tr>
 <td align="left" valign="top">31
-<td align="left" valign="top">100 &times; 75
-<td align="left" valign="top">800 &times; 600
-<td align="left" valign="top">1600 &times; 1200
+<td align="left" valign="top">100 × 75
+<td align="left" valign="top">800 × 600
+<td align="left" valign="top">1600 × 1200
 <td align="left" valign="top">16
 <td align="left" valign="top">234.4K
 <td align="left" valign="top">56Hz
@@ -407,9 +407,9 @@
 <td align="left" valign="top">(1) (2)
 <tr>
 <td align="left" valign="top">33
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">2
 <td align="left" valign="top">27K
 <td align="left" valign="top">50Hz
@@ -418,9 +418,9 @@
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">34
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">4
 <td align="left" valign="top">54K
 <td align="left" valign="top">50Hz
@@ -429,9 +429,9 @@
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">35
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">16
 <td align="left" valign="top">108K
 <td align="left" valign="top">50Hz
@@ -440,9 +440,9 @@
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">36
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">256
 <td align="left" valign="top">216K
 <td align="left" valign="top">50Hz
@@ -451,9 +451,9 @@
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">37
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">2
 <td align="left" valign="top">38.5K
 <td align="left" valign="top">60Hz
@@ -462,9 +462,9 @@
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">38
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">4
 <td align="left" valign="top">77K
 <td align="left" valign="top">60Hz
@@ -473,9 +473,9 @@
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">39
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">16
 <td align="left" valign="top">154K
 <td align="left" valign="top">60Hz
@@ -484,9 +484,9 @@
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">40
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">256
 <td align="left" valign="top">308K
 <td align="left" valign="top">60Hz
@@ -495,9 +495,9 @@
 <td align="left" valign="top">(1) (3) (4)
 <tr>
 <td align="left" valign="top">41
-<td align="left" valign="top">80 &times; 44
-<td align="left" valign="top">640 &times; 352
-<td align="left" valign="top">1280 &times; 1408
+<td align="left" valign="top">80 × 44
+<td align="left" valign="top">640 × 352
+<td align="left" valign="top">1280 × 1408
 <td align="left" valign="top">2
 <td align="left" valign="top">27.5K
 <td align="left" valign="top">60Hz
@@ -506,9 +506,9 @@
 <td align="left" valign="top">(1) (3) (4)
 <tr>
 <td align="left" valign="top">42
-<td align="left" valign="top">80 &times; 44
-<td align="left" valign="top">640 &times; 352
-<td align="left" valign="top">1280 &times; 1408
+<td align="left" valign="top">80 × 44
+<td align="left" valign="top">640 × 352
+<td align="left" valign="top">1280 × 1408
 <td align="left" valign="top">4
 <td align="left" valign="top">55K
 <td align="left" valign="top">60Hz
@@ -517,9 +517,9 @@
 <td align="left" valign="top">(1) (3) (4)
 <tr>
 <td align="left" valign="top">43
-<td align="left" valign="top">80 &times; 44
-<td align="left" valign="top">640 &times; 352
-<td align="left" valign="top">1280 &times; 1408
+<td align="left" valign="top">80 × 44
+<td align="left" valign="top">640 × 352
+<td align="left" valign="top">1280 × 1408
 <td align="left" valign="top">16
 <td align="left" valign="top">110K
 <td align="left" valign="top">60Hz
@@ -528,9 +528,9 @@
 <td align="left" valign="top">(1) (3) 
 <tr>
 <td align="left" valign="top">44
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 200
-<td align="left" valign="top">1280 &times; 800
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 200
+<td align="left" valign="top">1280 × 800
 <td align="left" valign="top">2
 <td align="left" valign="top">15.7K
 <td align="left" valign="top">60Hz
@@ -539,9 +539,9 @@
 <td align="left" valign="top">(1) (3)
 <tr>
 <td align="left" valign="top">45
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 200
-<td align="left" valign="top">1280 &times; 800
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 200
+<td align="left" valign="top">1280 × 800
 <td align="left" valign="top">4
 <td align="left" valign="top">31.3K
 <td align="left" valign="top">60Hz
@@ -550,9 +550,9 @@
 <td align="left" valign="top">(1) (3)
 <tr>
 <td align="left" valign="top">46
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 200
-<td align="left" valign="top">1280 &times; 800
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 200
+<td align="left" valign="top">1280 × 800
 <td align="left" valign="top">16
 <td align="left" valign="top">62.5K
 <td align="left" valign="top">60Hz
diff --git a/PRM/PDRIVERS.HTML b/PRM/PDRIVERS.HTML
index 65f8429..397a287 100644
--- a/PRM/PDRIVERS.HTML
+++ b/PRM/PDRIVERS.HTML
@@ -2053,7 +2053,7 @@ R2 = printer driver number of new driver (see <A HREF="#98920">Printer driver nu
 <p>R0 = version number and type:
 <dl>
 <dd>
-bits 0 - 15 - printer driver's version number &times; 100<br>
+bits 0 - 15 - printer driver's version number × 100<br>
 bits 16 - 31 - printer driver number (see <A HREF="#98920">Printer driver numbers</a>)
 </dl>
 R1 = x resolution of printer driven, in dots per inch<br>
@@ -2085,7 +2085,7 @@ Fast interrupts are enabled</p>
 <dd>
 <p>This calls tells an application what the capabilities of the attached printer are. This allows the application to change the way it outputs its data to suit the printer.</p>
 <p>The values can be changed by the SWI PDriver_SetInfo, typically as a result of the user changing the printer configuration using the Printers application. If this call is made while a print job is selected, the values returned are those for that job (ie those in force when the job was first selected using PDriver_SelectJob). If this call is made when no print job is active, the values returned are those that would be used for a new print job.</p>
-<p>The value returned in R0 is split in half. The bottom 16 bits of R0 have the <a name="marker-132602"></a>version number of the printer driver &times; 100: eg Version 3.21 would be 321 (&amp;0141). The top 16 bits contain the printer driver number of the currently selected driver; see <A HREF="#98920">Printer driver numbers</a> for a list of these.</p>
+<p>The value returned in R0 is split in half. The bottom 16 bits of R0 have the <a name="marker-132602"></a>version number of the printer driver × 100: eg Version 3.21 would be 321 (&amp;0141). The top 16 bits contain the printer driver number of the currently selected driver; see <A HREF="#98920">Printer driver numbers</a> for a list of these.</p>
 <p>R3 returns a <a name="marker-132716"></a>bitfield that describes the available features of the current printer. Most applications shouldn't need to look at this word, unless they wish to alter their output depending on the facilities available.</p>
 <p>It is split into several fields:</p>
 <dl>
@@ -2825,8 +2825,8 @@ Fast interrupts are enabled</p>
 <p>The value passed in R2 is the dimensionless <a name="marker-132665"></a>transformation to be applied to the specified rectangle before printing it. The entries are given as fixed point numbers with 16 binary places, so the transformation is:</p>
 <dl>
 <dd>
-<p>x' = (x &times; R2!0 + y &times; R2!8)/2<sup>16</sup><br>
-y' = (x &times; R2!4 + y &times; R2!12)/2<sup>16</sup></p>
+<p>x' = (x × R2!0 + y × R2!8)/2<sup>16</sup><br>
+y' = (x × R2!4 + y × R2!12)/2<sup>16</sup></p>
 </dl>
 <p>(The rectangle and the transformation are very similar to Draw module rectangles and transformation matrices.)</p>
 <p>The value passed in R3 is the position where the bottom left corner of the rectangle is to be plotted on the printed page in millipoints.</p>
@@ -3734,7 +3734,7 @@ R3, R4 preserved</p>
 <dd>
 <p>R0 = &amp;80000000 (reason code)<br>
 R1 = <a name="marker-132698"></a>number of printer dumper to register (see <A HREF="PDUMPERS.HTML#66620">Printer dumper numbers and names</a>)<br>
-R2 = version of PDriverDP required by dumper &times; 100<br>
+R2 = version of PDriverDP required by dumper × 100<br>
 R3 = pointer to dumper's <a name="marker-132699"></a>private word (to be passed in R12 when calling dumper)<br>
 R4 = pointer to <a name="marker-132700"></a>reason code handler for dumper<br>
 R5 = supported calls bit mask<br>
@@ -3897,7 +3897,7 @@ Fast interrupts are enabled</p>
 <th align="left" valign="top">Meaning
 <tr>
 <td align="left" valign="top">0
-<td align="left" valign="top">height in dots of a strip (pin height &times; no. of vertical interlace passes:
+<td align="left" valign="top">height in dots of a strip (pin height × no. of vertical interlace passes:
 <tr>
 <td align="left" valign="top">
 <td align="left" valign="top">ie PrintEdit's DumpDepth)
diff --git a/PRM/PDSUPPORT.HTML b/PRM/PDSUPPORT.HTML
index 2f2ee8d..b2fd2a3 100644
--- a/PRM/PDSUPPORT.HTML
+++ b/PRM/PDSUPPORT.HTML
@@ -34,7 +34,7 @@
 <dt>
 <h5><a name="idx-7606"></a>On exit</h5>
 <dd>
-<p>R0 = version number &times;100 (eg version 1.23 stored as 123)<br>
+<p>R0 = version number ×100 (eg version 1.23 stored as 123)<br>
 R1 = bit field of optional features implemented by support module:
 <dl>
 <dd>
diff --git a/PRM/PDUMPERS.HTML b/PRM/PDUMPERS.HTML
index 6860527..1fe08ba 100644
--- a/PRM/PDUMPERS.HTML
+++ b/PRM/PDUMPERS.HTML
@@ -260,7 +260,7 @@ R12 = pointer to dumper's private word</p>
 <td align="left" valign="top"><i>data length multiplier</i>
 <tr>
 <td align="left" valign="top" nowrap>+
-<td align="left" valign="top"><i>data length added</i> (line as printer sees it is dlm &times; width + dla)
+<td align="left" valign="top"><i>data length added</i> (line as printer sees it is dlm × width + dla)
 <tr>
 <td align="left" valign="top" nowrap>+
 <td align="left" valign="top"><i>dump height</i> - ie bit rows high per dump
diff --git a/PRM/PORTABLE.HTML b/PRM/PORTABLE.HTML
index ebaea64..373038c 100644
--- a/PRM/PORTABLE.HTML
+++ b/PRM/PORTABLE.HTML
@@ -28,9 +28,9 @@
 <p>The Portable module has to convert the users RGB palette settings into a grey-scale value in the range 0 to 14 (since the <a name="marker-648549"></a>LCD panel only supports 15 unique grey levels). It does this using the following algorithm:</p>
 <dl>
 <dd>
-<p>Luminance = (4 &times; Green) + (2 &times; Red) + Blue</p>
+<p>Luminance = (4 × Green) + (2 × Red) + Blue</p>
 </dl>
-<p>Red, Green and Blue are in the range 0 to 255, so the luminance is in the range 0 to 1785 (255 &times; 7). It is then mapped down onto the range 0 to 14 using the following table:</p>
+<p>Red, Green and Blue are in the range 0 to 255, so the luminance is in the range 0 to 1785 (255 × 7). It is then mapped down onto the range 0 to 14 using the following table:</p>
 <dl>
 <dd>
 <table>
diff --git a/PRM/PRINTERDEFS.HTML b/PRM/PRINTERDEFS.HTML
index 0bae5bf..473defc 100644
--- a/PRM/PRINTERDEFS.HTML
+++ b/PRM/PRINTERDEFS.HTML
@@ -119,13 +119,13 @@
 <p>The zero skip resolution as passed to the dumpers needs some explanation. It is passed in a form that is easier for the dumper code to use, as a multiplier (R4!(12+24)) and a divider (R4!(12+28)). There is also a specified number of leading zeros you should leave to allow the print head time to accelerate (R4?(12+23)). Finally you should include the left margin in output pixels (R4!268), by adding it to the number of actual zero printer pixels at the start of your output data.</p>
 <p>To convert from a number of zero pixels at the output horizontal resolution to a number of zero skip pixels, use the following formula:</p>
 <p><ul>
-skip_zeros = ((output_zeros + left_margin - run_up) &times; multiplier) DIV divider
+skip_zeros = ((output_zeros + left_margin - run_up) × multiplier) DIV divider
 </ul></p>
 <p>The number of actual zero data pixels which should still be output as print data is a combination of the remainder from this and the run_up itself, given by:</p>
 <p><ul>
-run_up + (((output_zeros + left_margin - run_up) &times; multiplier) MOD divider) DIV multiplier
+run_up + (((output_zeros + left_margin - run_up) × multiplier) MOD divider) DIV multiplier
 </ul>
-<p>You can probably perform the DIV and the MOD of ((output_zeros + left_margin - run_up) &times; multiplier) as a single operation if you are writing your dumper in assembler. If (output_zeros + left_margin - run_up) is negative, then you should do no leading zero skipping, and the actual number of print data zeros to output should be:</p>
+<p>You can probably perform the DIV and the MOD of ((output_zeros + left_margin - run_up) × multiplier) as a single operation if you are writing your dumper in assembler. If (output_zeros + left_margin - run_up) is negative, then you should do no leading zero skipping, and the actual number of print data zeros to output should be:</p>
 <p><ul>
 output_zeros + left_margin
 </ul>
@@ -134,7 +134,7 @@ output_zeros + left_margin
 left_margin = (R4!268) - (R4!(12+40))
 </ul></p>
 <p>If this gives a negative left margin, then set it to zero. The divider and/or multiplier are optimised down to 1 if possible by PrintEdit (eg. 180 dpi output, 60 dpi skip gives multiplier of 1 and divider of 3), so your DIV and MOD code should be optimised for small numbers (1 in particular), or should treat 1 as a special case if not optimised.</p>
-<p><b>Dump depth</b> (R4?0) is the number of pins on the print head (ie <b>Dump height</b>) multiplied by the number of vertical interlace passes (ie <b>Y interlace</b> + 1); so for the EX-800 at 240 by 216 dpi, the <b>Dump depth</b> of 24 is obtained from 8 pins and a <b>Y interlace</b> of 2, giving 8 &times; (2 + 1) = 24. PDumperDM (with vertical output) requires the <b>Dump depth</b> to be a multiple of 8.</p>
+<p><b>Dump depth</b> (R4?0) is the number of pins on the print head (ie <b>Dump height</b>) multiplied by the number of vertical interlace passes (ie <b>Y interlace</b> + 1); so for the EX-800 at 240 by 216 dpi, the <b>Dump depth</b> of 24 is obtained from 8 pins and a <b>Y interlace</b> of 2, giving 8 × (2 + 1) = 24. PDumperDM (with vertical output) requires the <b>Dump depth</b> to be a multiple of 8.</p>
 <p><b>Dump height</b> (R4?(12+2)) is the number of pins used for graphics printing on the print head; for example it is 8 on 9 pin printers. PDumperDM (with vertical output) requires the <b>Dump height</b> to be a multiple of 8.</p>
 <p><b>X interlace</b><a name="marker-93265"></a> (R4?2) is the number of horizontal interlace passes of the print head (starting from pass 0). For example at 240 dpi horizontal resolution most printers cannot print adjacent dots, so two passes (<b>X interlace</b> of 1) are required, with alternate dots set to zero:</p>
 <p align="center">
@@ -166,7 +166,7 @@ In both cases the data length (after manipulation) is sent out as a 2 byte binar
 <dd>
 27, '*', <i>graphics mode</i>, <i>low</i> <i>byte</i>, <i>high byte</i>
 </dl>
-<p>where <i>low byte</i> &times; 256 + <i>high byte</i> = <i>size</i>.</p>
+<p>where <i>low byte</i> × 256 + <i>high byte</i> = <i>size</i>.</p>
 <p>Both schemes are sensible; they are just different ways of counting how much data there is in the graphics line.</p>
 
 <dt>
@@ -434,7 +434,7 @@ In both cases the data length (after manipulation) is sent out as a 2 byte binar
 <p>For example:</p>
 <ul><li>The <b>Dump depth</b> is given as 27, 'G', '1', '5', '3', '2' for 1532 columns.
 <li>The number of lines is given as the length of the page in <sup>1</sup>/<sub>144</sub>ths of an inch eg 27, 'H', '1', '6', '8', '0' for <sup>1680</sup>/<sub>144</sub>".
-<p>In obtaining this number, PDumperIW assumes that there are 6 lines per inch, so the conversion factor is <sup>144</sup>/<sub>6</sub> = 24. A4 paper is 70 lines long, so 70 &times; 24 = 1680.</p>
+<p>In obtaining this number, PDumperIW assumes that there are 6 lines per inch, so the conversion factor is <sup>144</sup>/<sub>6</sub> = 24. A4 paper is 70 lines long, so 70 × 24 = 1680.</p>
 <li>The <b>Zero skip</b> is given as 27, 'F', '0', '3', '5', '3'. 
 </ul>
 </ul>
@@ -565,7 +565,7 @@ In both cases the data length (after manipulation) is sent out as a 2 byte binar
 <p>The complete character mappings for the DeskJet+ file are:</p>
 <p align="center">
 <a href="PRINTERDEFS-21.DRAW"><img src="PRINTERDEFS-21.PNG"  border=0></a></p>
-<p>Only the Acorn extensions to Latin1 (characters 128 to 159) need to be mapped, because the 'Start of text job' string selects the ECMA-94 character set, which is the same as ISO Latin1. Character mappings 140 and 150 are of interest. Character 140 ('...' - the ellipsis symbol) is obtained by moving the text baseline down and printing the '&uml;' (diaeresis) character, and then, of course, moving the baseline back. This gives two dots at the right height, which is better than one, although there should be three. Similarly character 150 ',' (bottom double quote) is obtained by moving the baseline down and printing a normal double quote. These two examples show that it pays to be imaginative when dealing with a flexible printer like a LaserJet compatible. Such tricks are impossible on a dot matrix printer.<a name="marker-93264"></a><a name="marker-93243"></a><a name="marker-93245"></a></p>
+<p>Only the Acorn extensions to Latin1 (characters 128 to 159) need to be mapped, because the 'Start of text job' string selects the ECMA-94 character set, which is the same as ISO Latin1. Character mappings 140 and 150 are of interest. Character 140 ('...' - the ellipsis symbol) is obtained by moving the text baseline down and printing the '¨' (diaeresis) character, and then, of course, moving the baseline back. This gives two dots at the right height, which is better than one, although there should be three. Similarly character 150 ',' (bottom double quote) is obtained by moving the baseline down and printing a normal double quote. These two examples show that it pays to be imaginative when dealing with a flexible printer like a LaserJet compatible. Such tricks are impossible on a dot matrix printer.<a name="marker-93264"></a><a name="marker-93243"></a><a name="marker-93245"></a></p>
 </dl>
 </dl>
 </body>
diff --git a/PRM/PRINTSERVERS.HTML b/PRM/PRINTSERVERS.HTML
index 2d4fb8e..6a56e5a 100644
--- a/PRM/PRINTSERVERS.HTML
+++ b/PRM/PRINTSERVERS.HTML
@@ -1,6 +1,6 @@
 <html>
 <head>
-<title>RISC OS PRMs: Volume 2: Chapter 48&frac12;: Printer server protocol interface</title>
+<title>RISC OS PRMs: Volume 2: Chapter 48½: Printer server protocol interface</title>
 </head>
 <body bgcolor="white" text="black" link="blue" alink="red" vlink="darkblue">
 <hr>
@@ -136,7 +136,7 @@ If a non-zero byte is sent, the client is also seeking to negotiate a features m
 <th align="left" valign="top">Bit
 <th align="left" valign="top">Meaning when set
 <tr>
-<td align="left" valign="top">0 &dagger;
+<td align="left" valign="top">0 †
 <td align="left" valign="top">Use reply port &amp;D0 (allows local loopback etc to work)
 <tr>
 <td align="left" valign="top">1
@@ -152,7 +152,7 @@ If a non-zero byte is sent, the client is also seeking to negotiate a features m
 <td align="left" valign="top">More features in extension packet (not yet implemented)
 </table>
 </dl>
-<p>&dagger; This bit must always be set if any other bits are set.</p>
+<p>† This bit must always be set if any other bits are set.</p>
 <li>Other values of the flag byte's task id are reserved.
 </ul>
 <p>If the server is unwilling to accept the print it doesn't send a reply. If it is willing then it replies as follows:</p>
diff --git a/PRM/SHAREDCLIBRARY.HTML b/PRM/SHAREDCLIBRARY.HTML
index c5ac607..bae88ab 100644
--- a/PRM/SHAREDCLIBRARY.HTML
+++ b/PRM/SHAREDCLIBRARY.HTML
@@ -3169,7 +3169,7 @@ R1 = pointer to register dump</p>
 R1 = multiplier</p>
 
 <h6><a name="idx-8617"></a>On exit:</h6>
-<p>R0 = R0 &times; R1<br>
+<p>R0 = R0 × R1<br>
 R1, R2 scrambled.</p>
 
 <dt>
@@ -3895,7 +3895,7 @@ R1 = pointer to block containing R0 + <i>n</i> words, each word of which points
 <td align="left" valign="top">double value printed in the style <tt>[-]ddd.ddd</tt>
 <tr>
 <td align="left" valign="top"><tt>e, E</tt>
-<td align="left" valign="top">double value printed in the style <tt>[-]d.ddd...e&plusmn;dd</tt>
+<td align="left" valign="top">double value printed in the style <tt>[-]d.ddd...e±dd</tt>
 <tr>
 <td align="left" valign="top"><tt>g, G</tt>
 <td align="left" valign="top">double printed in f or e format, whichever is more appropriate
diff --git a/PRM/SOFTVECS.HTML b/PRM/SOFTVECS.HTML
index 6789066..52f3df7 100644
--- a/PRM/SOFTVECS.HTML
+++ b/PRM/SOFTVECS.HTML
@@ -453,7 +453,7 @@ Fast interrupts are enabled</p>
 <dd>
 <dl>
 <dd>
-<p>The <a name="marker-567785"></a>software vectors are listed below. The following <A HREF="#28152">Summary of vectors</a> gives a summary of each vector, and tells you where to find out more about it. A few vectors also merit a more detailed description in the <A HREF="#10433">Vector descriptions</a>. Such vectors are indicated in the list below by a dagger '&dagger;'. Also, the names of the routines which can cause each vector to be called are in brackets:</p>
+<p>The <a name="marker-567785"></a>software vectors are listed below. The following <A HREF="#28152">Summary of vectors</a> gives a summary of each vector, and tells you where to find out more about it. A few vectors also merit a more detailed description in the <A HREF="#10433">Vector descriptions</a>. Such vectors are indicated in the list below by a dagger '†'. Also, the names of the routines which can cause each vector to be called are in brackets:</p>
 <p><dd>
 <table>
 <tr>
@@ -470,7 +470,7 @@ Vector
 <td align="left" valign="top">(&amp;01)
 <td align="left" valign="top">Error vector (OS_GenerateError)
 <tr>
-<td align="left" valign="top">IrqV &dagger;
+<td align="left" valign="top">IrqV †
 <td align="left" valign="top">(&amp;02)
 <td align="left" valign="top">Interrupt vector
 <tr>
@@ -530,27 +530,27 @@ Vector
 <td align="left" valign="top">(&amp;10)
 <td align="left" valign="top">Event vector (OS_GenerateEvent)
 <tr>
-<td align="left" valign="top">InsV &dagger;
+<td align="left" valign="top">InsV †
 <td align="left" valign="top">(&amp;14)
 <td align="left" valign="top">Buffer insert vector (OS_Byte)
 <tr>
-<td align="left" valign="top">RemV &dagger;
+<td align="left" valign="top">RemV †
 <td align="left" valign="top">(&amp;15)
 <td align="left" valign="top">Buffer remove vector (OS_Byte)
 <tr>
-<td align="left" valign="top">CnpV &dagger;
+<td align="left" valign="top">CnpV †
 <td align="left" valign="top">(&amp;16)
 <td align="left" valign="top">Count/Flush Buffer vector (OS_Byte)
 <tr>
-<td align="left" valign="top">UKVDU23V &dagger;
+<td align="left" valign="top">UKVDU23V †
 <td align="left" valign="top">(&amp;17)
 <td align="left" valign="top">Unknown VDU23 vector (OS_WriteC)
 <tr>
-<td align="left" valign="top">UKSWIV &dagger;
+<td align="left" valign="top">UKSWIV †
 <td align="left" valign="top">(&amp;18)
 <td align="left" valign="top">Unknown SWI vector (SWI)
 <tr>
-<td align="left" valign="top">UKPLOTV &dagger;
+<td align="left" valign="top">UKPLOTV †
 <td align="left" valign="top">(&amp;19)
 <td align="left" valign="top">Unknown VDU25 vector (OS_WriteC)
 <tr>
@@ -558,11 +558,11 @@ Vector
 <td align="left" valign="top">(&amp;1A)
 <td align="left" valign="top">Mouse vector (OS_Mouse)
 <tr>
-<td align="left" valign="top">VDUXV &dagger;
+<td align="left" valign="top">VDUXV †
 <td align="left" valign="top">(&amp;1B)
 <td align="left" valign="top">VDU vector (OS_WriteC)
 <tr>
-<td align="left" valign="top">TickerV &dagger;
+<td align="left" valign="top">TickerV †
 <td align="left" valign="top">(&amp;1C)
 <td align="left" valign="top">100Hz vector
 <tr>
@@ -578,19 +578,19 @@ Vector
 <td align="left" valign="top">(&amp;1F)
 <td align="left" valign="top">OS_SpriteOp indirection vector (OS_SpriteOp)
 <tr>
-<td align="left" valign="top">DrawV &dagger;
+<td align="left" valign="top">DrawV †
 <td align="left" valign="top">(&amp;20)
 <td align="left" valign="top">Draw SWI vector (Draw_...)
 <tr>
-<td align="left" valign="top">EconetV &dagger;
+<td align="left" valign="top">EconetV †
 <td align="left" valign="top">(&amp;21)
 <td align="left" valign="top">Econet activity vector (Econet_...)
 <tr>
-<td align="left" valign="top">ColourV &dagger;
+<td align="left" valign="top">ColourV †
 <td align="left" valign="top">(&amp;22)
 <td align="left" valign="top">ColourTrans SWI vector (ColourTrans_...)
 <tr>
-<td align="left" valign="top">PaletteV &dagger;
+<td align="left" valign="top">PaletteV †
 <td align="left" valign="top">(&amp;23)
 <td align="left" valign="top">Read/write palette vector
 <tr>
diff --git a/PRM/SOUND.HTML b/PRM/SOUND.HTML
index 978baf7..bf5f384 100644
--- a/PRM/SOUND.HTML
+++ b/PRM/SOUND.HTML
@@ -121,10 +121,10 @@
 <dd>
 <p>The <a name="marker-650648"></a>clock for the Sound system is derived from the system clock for the video controller, which is then divided by a multiple of 24. Current ARM based computers use a <a name="marker-650647"></a>VIDC system clock of 24MHz, 25.175MHz or 36MHz, depending on the screen mode and monitor type selected. The default output period is 6<img src="../SYMBOLS/ENTITIES/956.PNG" alt="[MU]">S_ WHICH IS COMPATIBLE WITH VIDC SYSTEM CLOCKS RUNNING AT MULTIPLES OF 4MHZ FROM 12MHZ UPWARDS (IE 12MHZ_ 16MHZ_ 20MHZ...). THIS 6<img src="../SYMBOLS/ENTITIES/956.PNG" alt="[MU]">s output period is obtained as follows from the 24MHz and 36MHz VIDC system clocks:</p>
 <ul>
-<li>24MHz clock divided by 144 (6 &times; 24)
-<li>36MHz clock divided by 216 (9 &times; 24)
+<li>24MHz clock divided by 144 (6 × 24)
+<li>36MHz clock divided by 216 (9 × 24)
 </ul>
-<p>Unfortunately with a VIDC system clock of 25.175MHz (used for VGA screen modes) the same output period cannot be produced. The divider used is the same as for a 24MHz VIDC system clock (ie 144, or 6 &times; 24), which results in a slightly shorter output period, and so <a name="marker-650646"></a>sounds are approximately a semitone higher.</p>
+<p>Unfortunately with a VIDC system clock of 25.175MHz (used for VGA screen modes) the same output period cannot be produced. The divider used is the same as for a 24MHz VIDC system clock (ie 144, or 6 × 24), which results in a slightly shorter output period, and so <a name="marker-650646"></a>sounds are approximately a semitone higher.</p>
 <p>Outputting a byte to one of eight channels every 6<img src="../SYMBOLS/ENTITIES/956.PNG" alt="[MU]">S RESULTS IN A SAMPLE PERIOD OF 48<img src="../SYMBOLS/ENTITIES/956.PNG" alt="[MU]">s, which gives a default sample rate of 20.833kHz.</p>
 
 <dt>
diff --git a/PRM/SOUNDDMA.HTML b/PRM/SOUNDDMA.HTML
index 4f95828..84f5d6e 100644
--- a/PRM/SOUNDDMA.HTML
+++ b/PRM/SOUNDDMA.HTML
@@ -173,7 +173,7 @@ R3 = flags:
 <td align="left" valign="top" colspan="2">reserved, and should be ignored
 </table>
 </dl>
-R4 = sample rate for playback, measured in units of 1/1024 Hz; for example 20 kHz (20000 Hz) would be passed as 20000 &times; 1024, which is 20480000</p>
+R4 = sample rate for playback, measured in units of 1/1024 Hz; for example 20 kHz (20000 Hz) would be passed as 20000 × 1024, which is 20480000</p>
 
 <h6><a name="idx-9137"></a>On exit</h6>
 <p>R0 - R10 may be corrupted<br>
@@ -311,18 +311,18 @@ R1 = the configuration stored in SoundSystem bits at offset 132 of <A HREF="CMOS
 <h5><a name="idx-9152"></a>On entry</h5>
 <dd>
 <p>R0 = 1 (reason code)<br>
-R1 = new state of automatic linear 2&times; oversampling: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DISABLED_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> enabled</p>
+R1 = new state of automatic linear 2× oversampling: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DISABLED_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> enabled</p>
 
 <dt>
 <h5><a name="idx-9153"></a>On exit</h5>
 <dd>
 <p>R0 preserved<br>
-R1 = previous state of automatic linear 2&times; oversampling: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DISABLED_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> enabled</p>
+R1 = previous state of automatic linear 2× oversampling: 0 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> DISABLED_ 1 <img src="../SYMBOLS/ENTITIES/8658.PNG" alt="=&GT;"> enabled</p>
 
 <dt>
 <h5><a name="idx-9154"></a>Use</h5>
 <dd>
-<p>This call enables or disables automatic linear 2&times; oversampling, overriding the default set in CMOS RAM by <A HREF="#67169">*Configure SoundSystem</a>.</p>
+<p>This call enables or disables automatic linear 2× oversampling, overriding the default set in CMOS RAM by <A HREF="#67169">*Configure SoundSystem</a>.</p>
 <p>For a description of oversampling, see <A HREF="#87802">Oversampling</a>.<a name="marker-300332"></a><a name="marker-300348"></a></p>
 <dd>
 <hr><h2 align="right"><a name="85568"></a>Sound_LinearHandler<br>(<acronym>SWI</acronym> &amp;40145)</h2>
@@ -544,7 +544,7 @@ R2 = current sample rate, in units of 1/1024 Hz</p>
 <dt>
 <h5><a name="idx-9182"></a>Use</h5>
 <dd>
-<p>This call reads the current sample rate index, and the corresponding sample rate, measured in units of 1/1024 Hz. For example a sample rate of 20 kHz (20000 Hz) would be returned in R2 as 20000 &times; 1024, which is 20480000.</p>
+<p>This call reads the current sample rate index, and the corresponding sample rate, measured in units of 1/1024 Hz. For example a sample rate of 20 kHz (20000 Hz) would be returned in R2 as 20000 × 1024, which is 20480000.</p>
 <dd>
 <hr><h2 align="right"><a name="76696"></a>Sound_SampleRate 2<br>(<acronym>SWI</acronym> &amp;40146)</h2>
 <p>Reads the sample rate corresponding to a sample rate index</p>
@@ -564,7 +564,7 @@ R2 = sample rate corresponding to the given sample rate index, in units of 1/102
 <dt>
 <h5><a name="idx-9185"></a>Use</h5>
 <dd>
-<p>This call reads the sample rate corresponding to a sample rate index, in units of 1/1024 Hz. For example a sample rate of 20 kHz (20000 Hz) would be returned in R2 as 20000 &times; 1024, which is 20480000.</p>
+<p>This call reads the sample rate corresponding to a sample rate index, in units of 1/1024 Hz. For example a sample rate of 20 kHz (20000 Hz) would be returned in R2 as 20000 × 1024, which is 20480000.</p>
 <p>Once you have called Sound_SampleRate 0 to find the number of available sample rates (<i>nsr</i>), you can then:</p>
 <ul>
 <li>Enumerate the available sample rates by repeatedly making this call with R1 set to all valid indexes (ie 1 - <i>nsr</i> inclusive).
@@ -591,7 +591,7 @@ R2 = previous sample rate, in units of 1/1024 Hz</p>
 <h5><a name="idx-9188"></a>Use</h5>
 <dd>
 <p>This call sets the current sample rate index.</p>
-<p>It returns the previous sample rate index, and the corresponding sample rate measured in units of 1/1024 Hz. For example a sample rate of 20 kHz (20000 Hz) would be returned in R2 as 20000 &times; 1024, which is 20480000.<a name="marker-300422"></a><a name="marker-300428"></a></p>
+<p>It returns the previous sample rate index, and the corresponding sample rate measured in units of 1/1024 Hz. For example a sample rate of 20 kHz (20000 Hz) would be returned in R2 as 20000 × 1024, which is 20480000.<a name="marker-300422"></a><a name="marker-300428"></a></p>
 </dl>
 
 <dt>
diff --git a/PRM/SPRITES.HTML b/PRM/SPRITES.HTML
index 13b30b6..7b8e097 100644
--- a/PRM/SPRITES.HTML
+++ b/PRM/SPRITES.HTML
@@ -293,19 +293,19 @@ R0 bit 8 &amp; 9 values
 <th align="left" valign="top">16 colours
 <th align="left" valign="top">256 colours
 <TR>
-<th align="left" valign="top">2 &times; 4 OS unit pixels
+<th align="left" valign="top">2 × 4 OS unit pixels
 <td align="left" valign="top">0
 <td align="left" valign="top">8
 <td align="left" valign="top">12
 <td align="left" valign="top">15
 <TR>
-<th align="left" valign="top">4 &times; 4 OS unit pixels
+<th align="left" valign="top">4 × 4 OS unit pixels
 <td align="left" valign="top">4
 <td align="left" valign="top">1
 <td align="left" valign="top">9
 <td align="left" valign="top">13
 <TR>
-<th align="left" valign="top">2 &times; 2 OS unit pixels
+<th align="left" valign="top">2 × 2 OS unit pixels
 <td align="left" valign="top">18
 <td align="left" valign="top">19
 <td align="left" valign="top">20
@@ -339,8 +339,8 @@ R0 bit 8 &amp; 9 values
 <p>The size of the specified sprite on the screen when it has been plotted in pixels (<i>not</i> OS units), is multiplied by the multiplier and divided by the divisor, ie:</p>
 <dl>
 <dd>
-<p>x pixel size = x start size (in pixels) &times; x multiplier / x divisor<br>
-y pixel size = y start size (in pixels) &times; y multiplier / y divisor</p>
+<p>x pixel size = x start size (in pixels) × x multiplier / x divisor<br>
+y pixel size = y start size (in pixels) × y multiplier / y divisor</p>
 </dl>
 <p>If the plot action is using an <a name="marker-43031"></a>ECF pattern, then the pattern will not be scaled up with the sprite. This is so that the patterning will be correct when used with a large scale factor. See the chapter entitled <A HREF="VDU.HTML#26260">ECF patterns</a> for a description of ECF patterns.</p>
 <p>If the pointer is zero, then no scaling is performed; ie 1:1 scale.</p>
@@ -768,15 +768,15 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top"><p>Put sprite at user coordinates</p>
 <td align="left" valign="top"><p><A HREF="#56314">OS_SpriteOp 34</a></p>
 <tr>
-<td align="left" valign="top"><p>35 &dagger;</p>
+<td align="left" valign="top"><p>35 †</p>
 <td align="left" valign="top"><p>Append sprite</p>
 <td align="left" valign="top"><p><A HREF="#63529">OS_SpriteOp 35</a></p>
 <tr>
-<td align="left" valign="top"><p>36 &dagger;</p>
+<td align="left" valign="top"><p>36 †</p>
 <td align="left" valign="top"><p>Set pointer shape</p>
 <td align="left" valign="top"><p><A HREF="#84842">OS_SpriteOp 36</a></p>
 <tr>
-<td align="left" valign="top"><p>37 &dagger;</p>
+<td align="left" valign="top"><p>37 †</p>
 <td align="left" valign="top"><p>Create/remove palette</p>
 <td align="left" valign="top"><p><A HREF="#80472">OS_SpriteOp 37</a></p>
 <tr>
@@ -820,19 +820,19 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top"><p>Plot mask at user coordinates</p>
 <td align="left" valign="top"><p><A HREF="#33418">OS_SpriteOp 49</a></p>
 <tr>
-<td align="left" valign="top"><p>50 &dagger;</p>
+<td align="left" valign="top"><p>50 †</p>
 <td align="left" valign="top"><p>Plot mask scaled</p>
 <td align="left" valign="top"><p><A HREF="#14949">OS_SpriteOp 50</a></p>
 <tr>
-<td align="left" valign="top"><p>51 &dagger;</p>
+<td align="left" valign="top"><p>51 †</p>
 <td align="left" valign="top"><p>Paint character scaled</p>
 <td align="left" valign="top"><p><A HREF="#95693">OS_SpriteOp 51</a></p>
 <tr>
-<td align="left" valign="top"><p>52 &dagger;</p>
+<td align="left" valign="top"><p>52 †</p>
 <td align="left" valign="top"><p>Put sprite scaled</p>
 <td align="left" valign="top"><p><A HREF="#16753">OS_SpriteOp 52</a></p>
 <tr>
-<td align="left" valign="top"><p>53 &dagger;</p>
+<td align="left" valign="top"><p>53 †</p>
 <td align="left" valign="top"><p>Put sprite grey scaled</p>
 <td align="left" valign="top"><p><A HREF="#87153">OS_SpriteOp 53</a></p>
 <tr>
@@ -840,19 +840,19 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top"><p>Remove lefthand wastage</p>
 <td align="left" valign="top"><p><A HREF="#76871">OS_SpriteOp 54</a></p>
 <tr>
-<td align="left" valign="top"><p>55 &dagger;</p>
+<td align="left" valign="top"><p>55 †</p>
 <td align="left" valign="top"><p>Plot mask transformed</p>
 <td align="left" valign="top"><p><A HREF="#25015">OS_SpriteOp 55 and 56</a></p>
 <tr>
-<td align="left" valign="top"><p>56 &dagger;</p>
+<td align="left" valign="top"><p>56 †</p>
 <td align="left" valign="top"><p>Put sprite transformed</p>
 <td align="left" valign="top"><p><A HREF="#25015">OS_SpriteOp 55 and 56</a></p>
 <tr>
-<td align="left" valign="top"><p>57 &dagger;</p>
+<td align="left" valign="top"><p>57 †</p>
 <td align="left" valign="top"><p>Insert/delete rows</p>
 <td align="left" valign="top"><p><A HREF="#35885">OS_SpriteOp 57 and 58</a></p>
 <tr>
-<td align="left" valign="top"><p>58 &dagger;</p>
+<td align="left" valign="top"><p>58 †</p>
 <td align="left" valign="top"><p>Insert/delete columns</p>
 <td align="left" valign="top"><p><A HREF="#35885">OS_SpriteOp 57 and 58</a></p>
 <tr>
@@ -2432,7 +2432,7 @@ R4 = number of rows/columns to insert (if +ve) or delete (if -ve)</p>
 <h5><a name="idx-9449"></a>Use</h5>
 <dd>
 <p>This call is not available in RISC OS 2.</p>
-<p>For insertion R4 &gt; 0, and R3 specifies the row or column to insert before. For a sprite of <i>n</i> rows &times; <i>m</i> columns the rows are numbered from 0 at the bottom to <i>n</i>-1 at the top, and columns from 0 at the left to <i>m</i>-1 at the top. Thus to insert rows/columns on the edges of the sprite:</p>
+<p>For insertion R4 &gt; 0, and R3 specifies the row or column to insert before. For a sprite of <i>n</i> rows × <i>m</i> columns the rows are numbered from 0 at the bottom to <i>n</i>-1 at the top, and columns from 0 at the left to <i>m</i>-1 at the top. Thus to insert rows/columns on the edges of the sprite:</p>
 <dl>
 <dd>
 <table>
diff --git a/PRM/TERRITORY.HTML b/PRM/TERRITORY.HTML
index 6862c37..8ea3618 100644
--- a/PRM/TERRITORY.HTML
+++ b/PRM/TERRITORY.HTML
@@ -143,7 +143,7 @@
 <dd>
 <p>Sometimes it might appear that a region needs to be split into several territories because of a single minor difference. In such cases you may consider supplying a single generic territory with an extra configuration option.</p>
 <p>For example, to support the whole of the USA you might think you would need five territories identical in every respect, except for their use of <a name="marker-801994"></a>time zones. Instead, you can provide a single USA territory that uses a command to configure the correct time zone. Because supporting different time zones is so common a requirement, the Territory module supplies the *Configure TimeZone command to do so.</p>
-<p>For other such minor differences, you can provide your own configuration commands with your territory. For example, an Irish territory might have a configuration command to choose the currency symbol used ('&pound;' for Northern Ireland, or 'Ir&pound;' for &Eacute;ire).</p>
+<p>For other such minor differences, you can provide your own configuration commands with your territory. For example, an Irish territory might have a configuration command to choose the currency symbol used ('£' for Northern Ireland, or 'Ir£' for Éire).</p>
 <p>Remember that if you wish to store this configuration option in CMOS RAM, you must apply for an allocation from Acorn. See the chapter entitled <A HREF="REGISTERING.HTML#75236">CMOS RAM bytes</a>.</p>
 </dl>
 
diff --git a/PRM/TIP.HTML b/PRM/TIP.HTML
index e348f6e..a5bca67 100644
--- a/PRM/TIP.HTML
+++ b/PRM/TIP.HTML
@@ -309,8 +309,8 @@
 <h5><a name="idx-10266"></a>On entry</h5>
 <dd>
 <p>R1 = &amp;41580 (reason code)<br>
-R2 = lowest TIP version supported  &times; 100 (first public version was 1.00)<br>
-R3 = last TIP version known &times; 100 (current version is 1.00)<br>
+R2 = lowest TIP version supported × 100 (first public version was 1.00)<br>
+R3 = last TIP version known × 100 (current version is 1.00)<br>
 R4 = emulator flags</p>
 
 <dt>
diff --git a/PRM/VDU.HTML b/PRM/VDU.HTML
index b41095c..0dbce65 100644
--- a/PRM/VDU.HTML
+++ b/PRM/VDU.HTML
@@ -1512,7 +1512,7 @@ Bit 0 - Red bit 2</ul>
 <p>VDU 22 is used to select a screen mode. The bottom seven bits of the mode parameter are used to select the mode. The modes available in RISC OS depend on the configured monitor type (see *Configure MonitorType on <A HREF="#83675">*Configure MonitorType</a>) and the model of computer. Below is a table of all modes provided by RISC OS, which shows:</p>
 <ul>
 <li>the mode number
-<li>the text resolution in columns &times; rows
+<li>the text resolution in columns × rows
 <li>the graphics <a name="marker-186402"></a>resolution in pixels, which corresponds to the clarity of the mode's display
 <li>the resolution in <a name="marker-186398"></a>OS units, which corresponds to the area of workspace shown by the mode
 <li>the number of logical colours available
@@ -1562,9 +1562,9 @@ Bit 0 - Red bit 2</ul>
 <th align="left" valign="top">Notes
 <tr>
 <td align="left" valign="top">0
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">2
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -1573,9 +1573,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">1
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -1584,9 +1584,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">2
-<td align="left" valign="top">20 &times; 32
-<td align="left" valign="top">160 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">20 × 32
+<td align="left" valign="top">160 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -1595,7 +1595,7 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">3
-<td align="left" valign="top">80 &times; 25
+<td align="left" valign="top">80 × 25
 <td align="left" valign="top">Text only
 <td align="left" valign="top">Text only
 <td align="left" valign="top">2
@@ -1606,9 +1606,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3) (5) (7)
 <tr>
 <td align="left" valign="top">4
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">2
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -1617,9 +1617,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">5
-<td align="left" valign="top">20 &times; 32
-<td align="left" valign="top">160 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">20 × 32
+<td align="left" valign="top">160 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">20K
 <td align="left" valign="top">50Hz
@@ -1628,7 +1628,7 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">6
-<td align="left" valign="top">40 &times; 25
+<td align="left" valign="top">40 × 25
 <td align="left" valign="top">Text only
 <td align="left" valign="top">Text only
 <td align="left" valign="top">2
@@ -1639,7 +1639,7 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3) (5) (7)
 <tr>
 <td align="left" valign="top">7
-<td align="left" valign="top">40 &times; 25
+<td align="left" valign="top">40 × 25
 <td align="left" valign="top"><a name="marker-186423"></a>Teletext
 <td align="left" valign="top">Teletext
 <td align="left" valign="top">16
@@ -1650,9 +1650,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3) (5)
 <tr>
 <td align="left" valign="top">8
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -1661,9 +1661,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">9
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -1672,9 +1672,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">10
-<td align="left" valign="top">20 &times; 32
-<td align="left" valign="top">160 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">20 × 32
+<td align="left" valign="top">160 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -1683,9 +1683,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">11
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 250
-<td align="left" valign="top">1280 &times; 1000
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 250
+<td align="left" valign="top">1280 × 1000
 <td align="left" valign="top">4
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -1694,9 +1694,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3) (8)
 <tr>
 <td align="left" valign="top">12
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -1705,9 +1705,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">13
-<td align="left" valign="top">40 &times; 32
-<td align="left" valign="top">320 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">40 × 32
+<td align="left" valign="top">320 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -1716,9 +1716,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">14
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 250
-<td align="left" valign="top">1280 &times; 1000
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 250
+<td align="left" valign="top">1280 × 1000
 <td align="left" valign="top">16
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -1727,9 +1727,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3) (8)
 <tr>
 <td align="left" valign="top">15
-<td align="left" valign="top">80 &times; 32
-<td align="left" valign="top">640 &times; 256
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 32
+<td align="left" valign="top">640 × 256
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">160K
 <td align="left" valign="top">50Hz
@@ -1738,9 +1738,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(3)
 <tr>
 <td align="left" valign="top">16
-<td align="left" valign="top">132 &times; 32
-<td align="left" valign="top">1056 &times; 256
-<td align="left" valign="top">2112 &times; 1024
+<td align="left" valign="top">132 × 32
+<td align="left" valign="top">1056 × 256
+<td align="left" valign="top">2112 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">132K
 <td align="left" valign="top">50Hz
@@ -1749,9 +1749,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(6)
 <tr>
 <td align="left" valign="top">17
-<td align="left" valign="top">132 &times; 25
-<td align="left" valign="top">1056 &times; 250
-<td align="left" valign="top">2112 &times; 1000
+<td align="left" valign="top">132 × 25
+<td align="left" valign="top">1056 × 250
+<td align="left" valign="top">2112 × 1000
 <td align="left" valign="top">16
 <td align="left" valign="top">132K
 <td align="left" valign="top">50Hz
@@ -1760,9 +1760,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(6) (8)
 <tr>
 <td align="left" valign="top">18
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">2
 <td align="left" valign="top">40K
 <td align="left" valign="top">50Hz
@@ -1770,9 +1770,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">19
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4
 <td align="left" valign="top">80K
 <td align="left" valign="top">50Hz
@@ -1780,9 +1780,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">20
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">16
 <td align="left" valign="top">160K
 <td align="left" valign="top">50Hz
@@ -1790,9 +1790,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">21
-<td align="left" valign="top">80 &times; 64
-<td align="left" valign="top">640 &times; 512
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">80 × 64
+<td align="left" valign="top">640 × 512
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">320K
 <td align="left" valign="top">50Hz
@@ -1800,9 +1800,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1
 <tr>
 <td align="left" valign="top">22
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">768 &times; 576
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">768 × 576
 <td align="left" valign="top">16
 <td align="left" valign="top">108K
 <td align="left" valign="top">50Hz
@@ -1811,9 +1811,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (9)
 <tr>
 <td align="left" valign="top">23
-<td align="left" valign="top">144 &times; 56
-<td align="left" valign="top">1152 &times; 896
-<td align="left" valign="top">2304 &times; 1792
+<td align="left" valign="top">144 × 56
+<td align="left" valign="top">1152 × 896
+<td align="left" valign="top">2304 × 1792
 <td align="left" valign="top">2
 <td align="left" valign="top">126K
 <td align="left" valign="top">64Hz
@@ -1821,9 +1821,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">2
 <tr>
 <td align="left" valign="top">24
-<td align="left" valign="top">132 &times; 32
-<td align="left" valign="top">1056 &times; 256
-<td align="left" valign="top">2112 &times; 1024
+<td align="left" valign="top">132 × 32
+<td align="left" valign="top">1056 × 256
+<td align="left" valign="top">2112 × 1024
 <td align="left" valign="top">256
 <td align="left" valign="top">264K
 <td align="left" valign="top">50Hz
@@ -1832,9 +1832,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(6)
 <tr>
 <td align="left" valign="top">25
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">2
 <td align="left" valign="top">37.5K
 <td align="left" valign="top">60Hz
@@ -1842,9 +1842,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">26
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">4
 <td align="left" valign="top">75K
 <td align="left" valign="top">60Hz
@@ -1852,9 +1852,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">27
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">16
 <td align="left" valign="top">150K
 <td align="left" valign="top">60Hz
@@ -1862,9 +1862,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">28
-<td align="left" valign="top">80 &times; 60
-<td align="left" valign="top">640 &times; 480
-<td align="left" valign="top">1280 &times; 960
+<td align="left" valign="top">80 × 60
+<td align="left" valign="top">640 × 480
+<td align="left" valign="top">1280 × 960
 <td align="left" valign="top">256
 <td align="left" valign="top">300K
 <td align="left" valign="top">60Hz
@@ -1872,9 +1872,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">1,3,4,5
 <tr>
 <td align="left" valign="top">29
-<td align="left" valign="top">100 &times; 75
-<td align="left" valign="top">800 &times; 600
-<td align="left" valign="top">1600 &times; 1200
+<td align="left" valign="top">100 × 75
+<td align="left" valign="top">800 × 600
+<td align="left" valign="top">1600 × 1200
 <td align="left" valign="top">2
 <td align="left" valign="top">58.6K
 <td align="left" valign="top">56Hz
@@ -1883,9 +1883,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (2)
 <tr>
 <td align="left" valign="top">30
-<td align="left" valign="top">100 &times; 75
-<td align="left" valign="top">800 &times; 600
-<td align="left" valign="top">1600 &times; 1200
+<td align="left" valign="top">100 × 75
+<td align="left" valign="top">800 × 600
+<td align="left" valign="top">1600 × 1200
 <td align="left" valign="top">4
 <td align="left" valign="top">117.2K
 <td align="left" valign="top">56Hz
@@ -1894,9 +1894,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (2)
 <tr>
 <td align="left" valign="top">31
-<td align="left" valign="top">100 &times; 75
-<td align="left" valign="top">800 &times; 600
-<td align="left" valign="top">1600 &times; 1200
+<td align="left" valign="top">100 × 75
+<td align="left" valign="top">800 × 600
+<td align="left" valign="top">1600 × 1200
 <td align="left" valign="top">16
 <td align="left" valign="top">234.4K
 <td align="left" valign="top">56Hz
@@ -1905,9 +1905,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (2)
 <tr>
 <td align="left" valign="top">33
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">2
 <td align="left" valign="top">27K
 <td align="left" valign="top">50Hz
@@ -1916,9 +1916,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">34
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">4
 <td align="left" valign="top">54K
 <td align="left" valign="top">50Hz
@@ -1927,9 +1927,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">35
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">16
 <td align="left" valign="top">108K
 <td align="left" valign="top">50Hz
@@ -1938,9 +1938,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">36
-<td align="left" valign="top">96 &times; 36
-<td align="left" valign="top">768 &times; 288
-<td align="left" valign="top">1536 &times; 1152
+<td align="left" valign="top">96 × 36
+<td align="left" valign="top">768 × 288
+<td align="left" valign="top">1536 × 1152
 <td align="left" valign="top">256
 <td align="left" valign="top">216K
 <td align="left" valign="top">50Hz
@@ -1949,9 +1949,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">37
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">2
 <td align="left" valign="top">38.5K
 <td align="left" valign="top">60Hz
@@ -1960,9 +1960,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">38
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">4
 <td align="left" valign="top">77K
 <td align="left" valign="top">60Hz
@@ -1971,9 +1971,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">39
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">16
 <td align="left" valign="top">154K
 <td align="left" valign="top">60Hz
@@ -1982,9 +1982,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">40
-<td align="left" valign="top">112 &times; 44
-<td align="left" valign="top">896 &times; 352
-<td align="left" valign="top">1792 &times; 1408
+<td align="left" valign="top">112 × 44
+<td align="left" valign="top">896 × 352
+<td align="left" valign="top">1792 × 1408
 <td align="left" valign="top">256
 <td align="left" valign="top">308K
 <td align="left" valign="top">60Hz
@@ -1993,9 +1993,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1)
 <tr>
 <td align="left" valign="top">41
-<td align="left" valign="top">80 &times; 44
-<td align="left" valign="top">640 &times; 352
-<td align="left" valign="top">1280 &times; 1408
+<td align="left" valign="top">80 × 44
+<td align="left" valign="top">640 × 352
+<td align="left" valign="top">1280 × 1408
 <td align="left" valign="top">2
 <td align="left" valign="top">27.5K
 <td align="left" valign="top">60Hz
@@ -2004,9 +2004,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (3) (4)
 <tr>
 <td align="left" valign="top">42
-<td align="left" valign="top">80 &times; 44
-<td align="left" valign="top">640 &times; 352
-<td align="left" valign="top">1280 &times; 1408
+<td align="left" valign="top">80 × 44
+<td align="left" valign="top">640 × 352
+<td align="left" valign="top">1280 × 1408
 <td align="left" valign="top">4
 <td align="left" valign="top">55K
 <td align="left" valign="top">60Hz
@@ -2015,9 +2015,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (3) (4)
 <tr>
 <td align="left" valign="top">43
-<td align="left" valign="top">80 &times; 44
-<td align="left" valign="top">640 &times; 352
-<td align="left" valign="top">1280 &times; 1408
+<td align="left" valign="top">80 × 44
+<td align="left" valign="top">640 × 352
+<td align="left" valign="top">1280 × 1408
 <td align="left" valign="top">16
 <td align="left" valign="top">110K
 <td align="left" valign="top">60Hz
@@ -2026,9 +2026,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (3) (4)
 <tr>
 <td align="left" valign="top">44
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 200
-<td align="left" valign="top">1280 &times; 800
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 200
+<td align="left" valign="top">1280 × 800
 <td align="left" valign="top">2
 <td align="left" valign="top">15.7K
 <td align="left" valign="top">60Hz
@@ -2037,9 +2037,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (3)
 <tr>
 <td align="left" valign="top">45
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 200
-<td align="left" valign="top">1280 &times; 800
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 200
+<td align="left" valign="top">1280 × 800
 <td align="left" valign="top">4
 <td align="left" valign="top">31.3K
 <td align="left" valign="top">60Hz
@@ -2048,9 +2048,9 @@ Bit 0 - Red bit 2</ul>
 <td align="left" valign="top">(1) (3)
 <tr>
 <td align="left" valign="top">46
-<td align="left" valign="top">80 &times; 25
-<td align="left" valign="top">640 &times; 200
-<td align="left" valign="top">1280 &times; 800
+<td align="left" valign="top">80 × 25
+<td align="left" valign="top">640 × 200
+<td align="left" valign="top">1280 × 800
 <td align="left" valign="top">16
 <td align="left" valign="top">62.5K
 <td align="left" valign="top">60Hz
@@ -3188,7 +3188,7 @@ Bit
 <p>You should not use this call in programs that might be run under the desktop, as your redefinitions may affect other programs. If you must use this call, ensure you only redefine characters that are normally unused.</p>
 <p>Note that the desktop redefines some characters for its own use, and you must not redefine these yourself. To determine which characters are normally unused, view the entire system font under the desktop (the !Chars application is ideal for this):</p>
 <ul>
-<li>In RISC OS 2, the unused characters are those remaining from the underlined string 'These&middot;characters&middot;are&middot;not&middot;defined'
+<li>In RISC OS 2, the unused characters are those remaining from the underlined string 'These·characters·are·not·defined'
 <li>In later versions of RISC OS, the unused characters are those represented as small hexadecimal numbers
 </ul>
 
@@ -3580,7 +3580,7 @@ xwindsize%  = (xwindlimit% + 1) &lt;&lt; xeigfactor%: REM in OS units</pre></p>
 <dd>
 <p>VDU 31 moves the <a name="marker-186437"></a>text cursor to a specified x and y coordinate on the screen. The parameters x and y are the column and row numbers.</p>
 <p>In VDU 4 mode, x and y are given relative to the text 'home' position which is at (0,0). If the position lies outside the text window, nothing happens, unless the scroll protect option is enabled and the x coordinate is just beyond the positive x edge of the window. In this case, the text cursor is moved to position (x-1,y) and a pending newline is generated.</p>
-<p>In VDU 5 mode the graphics cursor is moved to its 'home' position plus (x character spacing &times; x) pixels in the positive x direction, plus (y character spacing &times; y) pixels in the positive y direction. It is possible to move the cursor outside the graphics window in VDU 5 mode.</p>
+<p>In VDU 5 mode the graphics cursor is moved to its 'home' position plus (x character spacing × x) pixels in the positive x direction, plus (y character spacing × y) pixels in the positive y direction. It is possible to move the cursor outside the graphics window in VDU 5 mode.</p>
 <p>You can read the position of the text cursor using <A HREF="#21485">OS_Byte 134</a>.</p>
 
 <dt>
@@ -4926,7 +4926,7 @@ Fast interrupts are enabled</p>
 </ul></p>
 <p><ul>
 <li>(ic) means internal coordinates: the origin is always the bottom left of the screen. One unit is one pixel wide and one pixel high.
-<li>(ec) means external coordinates: a pixel is (1 &laquo; XEigFactor) units wide and (1 &laquo; YEigFactor) units high, where XEigFactor and YEigFactor are VDU variables.
+<li>(ec) means external coordinates: a pixel is (1 « XEigFactor) units wide and (1 « YEigFactor) units high, where XEigFactor and YEigFactor are VDU variables.
 </ul></p>
 <p>This OS_Byte is provided mainly for compatibility with the BBC/Master 128. You can read many more of the VDU variables using OS_ReadVduVariables and OS_ReadModeVariable.</p>
 
@@ -5920,7 +5920,7 @@ R1+0 = 0<br>
 R1+1 = Shape number (1-4)<br>
 R1+2 = Width (w) in bytes (0-8)<br>
 R1+3 = Height (h) in pixels (0-32)<br>
-R1+4 = ActiveX in pixels from left (0-(w&times;4-1))<br>
+R1+4 = ActiveX in pixels from left (0-(w×4-1))<br>
 R1+5 = ActiveY in pixels from top (0-(h-1))<br>
 R1+6 = Least significant byte of pointer (P) to data<br>
 R1+7 ...<br>
@@ -7226,7 +7226,7 @@ LineLength
 <td align="left" valign="top">&nbsp;
 <td align="left" valign="top">&nbsp;
 <td align="left" valign="top" colspan="3">
-On current hardware this is the same as (characters per row) &times; (bits per pixel) &times; (pixel width of character) / 8; for example, in mode 15 it is 80&times;8&times;8/8, or 640. You must not assume this will always be the case.
+On current hardware this is the same as (characters per row) × (bits per pixel) × (pixel width of character) / 8; for example, in mode 15 it is 80×8×8/8, or 640. You must not assume this will always be the case.
 <tr>
 <td align="left" valign="top">
 ScreenSize
diff --git a/PRM/VIDEO.HTML b/PRM/VIDEO.HTML
index 9de8dca..4cfacf4 100644
--- a/PRM/VIDEO.HTML
+++ b/PRM/VIDEO.HTML
@@ -427,46 +427,46 @@ endmode</pre></p>
 <tr>
 <th align="left" valign="top" colspan="2">Using DRAM as screen memory
 <tr>
-<td align="left" valign="top">1024 &times; 768
+<td align="left" valign="top">1024 × 768
 <td align="left" valign="top">4 bpp
 <tr>
-<td align="left" valign="top">800 &times; 600
+<td align="left" valign="top">800 × 600
 <td align="left" valign="top">8 bpp
 <tr>
-<td align="left" valign="top">768 &times; 288, or 480 &times; 352
+<td align="left" valign="top">768 × 288, or 480 × 352
 <td align="left" valign="top">16 bpp
 <tr>
-<td align="left" valign="top">384 &times; 288
+<td align="left" valign="top">384 × 288
 <td align="left" valign="top">32 bpp
 <tr>
 <tr>
 <th align="left" valign="top" colspan="2">Using 1MB of VRAM as screen memory
 <tr>
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4 bpp
 <tr>
-<td align="left" valign="top">1024 &times; 768
+<td align="left" valign="top">1024 × 768
 <td align="left" valign="top">8 bpp
 <tr>
-<td align="left" valign="top">800 &times; 600
+<td align="left" valign="top">800 × 600
 <td align="left" valign="top">16 bpp
 <tr>
-<td align="left" valign="top">768 &times; 288, or 480 &times; 352
+<td align="left" valign="top">768 × 288, or 480 × 352
 <td align="left" valign="top">32 bpp
 <tr>
 <tr>
 <th align="left" valign="top" colspan="2">Using 2MB of VRAM as screen memory
 <tr>
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">4 bpp
 <tr>
-<td align="left" valign="top">1280 &times; 1024
+<td align="left" valign="top">1280 × 1024
 <td align="left" valign="top">8 bpp
 <tr>
-<td align="left" valign="top">1024 &times; 768
+<td align="left" valign="top">1024 × 768
 <td align="left" valign="top">16 bpp
 <tr>
-<td align="left" valign="top">800 &times; 600
+<td align="left" valign="top">800 × 600
 <td align="left" valign="top">32 bpp
 </table>
 </dl>
@@ -765,7 +765,7 @@ endmode</pre></p>
 <dt>
 <h5><a name="11752"></a><A HREF="VDU.HTML#40793">VDU 25</a></h5>
 <dd>
-<p>These calls to <a name="marker-329132"></a>plot circles do not work properly with 180 &times; 45 or 45 &times; 180 screen modes.</p>
+<p>These calls to <a name="marker-329132"></a>plot circles do not work properly with 180 × 45 or 45 × 180 screen modes.</p>
 </dl>
 
 <dt>
@@ -905,26 +905,26 @@ endmode</pre></p>
 <th align="left" valign="top">4bpp
 <th align="left" valign="top">8bpp
 <tr>
-<th align="left" valign="top">90 &times; 45 dpi
+<th align="left" valign="top">90 × 45 dpi
 <td align="left" valign="top">0
 <td align="left" valign="top">8
 <td align="left" valign="top">12
 <td align="left" valign="top">15
 <tr>
-<th align="left" valign="top">45 &times; 45 dpi
+<th align="left" valign="top">45 × 45 dpi
 <td align="left" valign="top">--
 <td align="left" valign="top">1
 <td align="left" valign="top">9
 <td align="left" valign="top">13
 <tr>
-<th align="left" valign="top">90 &times; 90 dpi
+<th align="left" valign="top">90 × 90 dpi
 <td align="left" valign="top">25
 <td align="left" valign="top">26
 <td align="left" valign="top">27
 <td align="left" valign="top">28
 </table>
 </dl>
-<p>Combinations not shown in the above table (including 45&times;45dpi at 1bpp) cannot be forced back to a mode number, and must always use the new sprite types.</p>
+<p>Combinations not shown in the above table (including 45×45dpi at 1bpp) cannot be forced back to a mode number, and must always use the new sprite types.</p>
 
 <h6>Use of <a name="marker-328699"></a>translation tables and palette entries</h6>
 <p>In general you must supply a translation table when plotting a sprite with 8bpp or less to a 16 or 32 bpp mode. However, a few calls (noted in their descriptions below) provide a new flag to force sprites to be plotted using their palette entries rather than translation tables. The sprites must have full palette entries for you to do this.</p>
@@ -1676,7 +1676,7 @@ R1 = mode specifier</p>
 <td align="left" valign="top">(xres &lt;&lt; pixdepth) &gt;&gt; 3
 <tr>
 <td align="left" valign="top">ScreenSize
-<td align="left" valign="top">((xres &times; yres) &lt;&lt; pixdepth) &gt;&gt; 3
+<td align="left" valign="top">((xres × yres) &lt;&lt; pixdepth) &gt;&gt; 3
 <tr>
 <td align="left" valign="top">YShftFactor
 <td align="left" valign="top">0
diff --git a/PRM/WIMP.HTML b/PRM/WIMP.HTML
index 21a2df8..46ebc35 100644
--- a/PRM/WIMP.HTML
+++ b/PRM/WIMP.HTML
@@ -703,10 +703,10 @@ hwelllcap, hwelll, hbarl, hbarmid, hbarr, hwellr, hwellrcap</p>
 <td align="left" valign="top">23
 <tr>
 <td align="left" valign="top">icons
-<td align="left" valign="top">21&times;11 pixels
-<td align="left" valign="top">21&times;11 pixels
-<td align="left" valign="top">21&times;21 pixels
-<td align="left" valign="top">21&times;21 pixels
+<td align="left" valign="top">21×11 pixels
+<td align="left" valign="top">21×11 pixels
+<td align="left" valign="top">21×21 pixels
+<td align="left" valign="top">21×21 pixels
 <tr>
 <td align="left" valign="top">hwelllcap
 <td align="left" valign="top">no mask
@@ -838,8 +838,8 @@ hwelllcap, hwelll, hbarl, hbarmid, hbarr, hwellr, hwellrcap</p>
 </dl>
 <p>These six icons are provided first: they are the most frequently used icons, so it makes sense to put them first on the search order. application and file_xxx are used in the event of searching for !foo or file_ded and not finding it, so limiting the time to find them is important. </p>
 <p>These are followed by file_fff, small_fff, file_ffe, small_ffe, etc... </p>
-<p>Icons in !Sprites are 34&times;17 and 9&times;9. The black outline is 2&times;1 pixels wide. </p>
-<p>Icons in !Sprites22 and !Sprites23 are 34&times;34 and 18&times;18. The black outline is 1 pixel wide.</p>
+<p>Icons in !Sprites are 34×17 and 9×9. The black outline is 2×1 pixels wide. </p>
+<p>Icons in !Sprites22 and !Sprites23 are 34×34 and 18×18. The black outline is 1 pixel wide.</p>
 
 <h6><a name="idx-11309"></a>Icon bar icons</h6><a name="marker-155380"></a><a name="44260"></a>
 <dl>
@@ -2232,7 +2232,7 @@ R3 = pointer to RAM area</p>
 <dt>
 <h5><a name="idx-11405"></a>On entry</h5>
 <dd>
-<p>R0 = last Wim<a name="marker-154180"></a>p version number known to task &times; 100 (310 for RISC OS 3 applications)<br>
+<p>R0 = last Wim<a name="marker-154180"></a>p version number known to task × 100 (310 for RISC OS 3 applications)<br>
 R1 = 'TASK' (low byte = 'T', high byte = 'K', i.e. &amp;4B534154)<br>
 R2 = pointer to short description of task, for use in Task Manager display<br>
 R3 = pointer to a list of message numbers terminated by a 0 word (not if R0 is less than 300). If Wimp version number is <img src="../SYMBOLS/ENTITIES/8805.PNG" alt="&GT;=">310 then a null pointer indicates that <b>no</b> messages are important to this task, whereas a null list indicates that <b>all</b> messages are important; this is the reverse of what you might expect.
@@ -2240,7 +2240,7 @@ R3 = pointer to a list of message numbers terminated by a 0 word (not if R0 is l
 
 <h5><a name="idx-11406"></a>On exit</h5>
 <dd>
-<p>R0 = current Wimp version number &times; 100<br>
+<p>R0 = current Wimp version number × 100<br>
 R1 = task handle </p>
 
 <dt>
@@ -2424,16 +2424,16 @@ Fast interrupts are enabled</p>
 <th align="left" valign="top">Bit
 <th align="left" valign="top">Meaning when set
 <tr>
-<td align="left" valign="top" nowrap>0 &dagger;
+<td align="left" valign="top" nowrap>0 †
 <td align="left" valign="top">window has a Title Bar
 <tr>
 <td align="left" valign="top">1
 <td align="left" valign="top">window is moveable, i.e. it can be dragged by the user
 <tr>
-<td align="left" valign="top" nowrap>2 &dagger;
+<td align="left" valign="top" nowrap>2 †
 <td align="left" valign="top">window has a vertical scroll bar
 <tr>
-<td align="left" valign="top" nowrap>3 &dagger;
+<td align="left" valign="top" nowrap>3 †
 <td align="left" valign="top">window has a horizontal scroll bar
 <tr>
 <td align="left" valign="top">4
@@ -2445,7 +2445,7 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top">6
 <td align="left" valign="top">window can be opened (or dragged) outside the screen area (see also *Configure WimpFlags)
 <tr>
-<td align="left" valign="top" nowrap>7 &dagger;
+<td align="left" valign="top" nowrap>7 †
 <td align="left" valign="top">window has no Back icons or Close icons
 <tr>
 <td align="left" valign="top">8
@@ -2473,7 +2473,7 @@ Fast interrupts are enabled</p>
 <td align="left" valign="top">ignore lower extent if the size box of the window is dragged (not in RISC OS 2)
 </table>
 </dl>
-<p>Flags marked &dagger; are old-style control icon flags. You should use bits 24 to 31 in preference.</p>
+<p>Flags marked † are old-style control icon flags. You should use bits 24 to 31 in preference.</p>
 <p>The five bits below are set by the Wimp and may be read using <A HREF="#72627">Wimp_GetWindowState</a>.</p>
 <dl>
 <dd>
diff --git a/TOOLBOX/ASM/ASMEG.HTML b/TOOLBOX/ASM/ASMEG.HTML
index f7536ad..756e7e5 100644
--- a/TOOLBOX/ASM/ASMEG.HTML
+++ b/TOOLBOX/ASM/ASMEG.HTML
@@ -126,20 +126,20 @@ Div2    CMP     Ra,Rd           ; Can we subtract Rd?
         ADD     Ra,Rc,Ra,LSL #1 ; Multiply by 2 and add in next digit</pre></p>
 
 <dt>
-<h4><a name="idx-14"></a>General recursive method for Rb := Ra&times;C, C a constant</h4>
+<h4><a name="idx-14"></a>General recursive method for Rb := Ra×C, C a constant</h4>
 <dd>
-<p>If C even, say C = 2<sup>n</sup>&times;D, D odd:</p>
+<p>If C even, say C = 2<sup>n</sup>×D, D odd:</p>
 <p><pre>D=1 :   MOV     Rb,Ra,LSL #n
 D&lt;&gt;1:   {Rb := Ra*D}
         MOV     Rb,Rb,LSL #n</pre></p>
 
-<p>If C MOD 4 = 1, say C = 2<sup>n</sup>&times;D+1, D odd, n&gt;1:</p>
+<p>If C MOD 4 = 1, say C = 2<sup>n</sup>×D+1, D odd, n&gt;1:</p>
 
 <p><pre>D=1 :   ADD     Rb,Ra,Ra,LSL #n
 D&lt;&gt;1:   {Rb := Ra*D}
         ADD     Rb,Ra,Rb,LSL #n</pre></p>
 
-<p>If C MOD 4 = 3, say C = 2<sup>n</sup>&times;D-1, D odd, n&gt;1:</p>
+<p>If C MOD 4 = 3, say C = 2<sup>n</sup>×D-1, D odd, n&gt;1:</p>
 
 <p><pre>D=1 :   RSB     Rb,Ra,Ra,LSL #n
 D&lt;&gt;1:   {Rb := Ra*D}
diff --git a/TOOLBOX/ASM/ASMLANG.HTML b/TOOLBOX/ASM/ASMLANG.HTML
index 7a910f4..22647c7 100644
--- a/TOOLBOX/ASM/ASMLANG.HTML
+++ b/TOOLBOX/ASM/ASMLANG.HTML
@@ -28,7 +28,7 @@
 <dd>
 <p>The general form of assembler input lines is:</p>
 <dd>
-<p><tt><i>&laquo;label&raquo; &laquo;instruction&raquo; &laquo;</i>;<i>comment&raquo;</i></tt></p>
+<p><tt><i>«label» «instruction» «</i>;<i>comment»</i></tt></p>
 <p>A space or tab should separate the <a name="marker-804584"></a>label, where one is used, and the instruction. If no label is used the line must begin with a space or tab. Any combination of these three items will produce a valid line; empty lines are also accepted by the assembler and can be used to improve the clarity of source code.</p>
 <p>Assembler <a name="marker-804588"></a>source lines are allowed to be up to 255 characters long. To make source files easier to read, a long line of source can be split onto several lines by placing a backslash character, '\', at the end of a line. The backslash must not be followed by any other characters (including spaces or tabs). The backslash + end of line sequence is treated by ObjAsm as white space. Note that the backslash + end of line sequence should not be used within quoted strings.</p>
 </dl>
@@ -42,7 +42,7 @@
 <p>Conventionally, an assembly, or the output of a compilation, consists of two AREAs, one for the <a name="marker-804599"></a>code (usually marked read-only), and one for the <a name="marker-804600"></a>data which may be written to. A reentrant object will generally have a third AREA marked <tt>BASED sb</tt> (see below), which will contain <a name="marker-804601"></a>relocatable address constants. This allows the code area to be read-only, position-independent and reentrant, making it easily ROM-able.</p>
 <p>In ARM assembly language, each AREA begins with an <tt>AREA</tt><a name="marker-804602"></a> directive. If the <tt>AREA</tt> directive is missing the assembler will generate an AREA with an unlikely name (<a name="marker-803466"></a><tt>|$$$$$$$|</tt>) and produce a diagnostic message to this effect. This will limit the number of spurious errors caused by the missing directive, but will not lead to a successful assembly.</p>
 <p>The syntax of the <tt>AREA</tt> directive is:</p>
-<p><tt>AREA <i>name&laquo;</i>,<i>attr&raquo;&laquo;</i>,<i>attr&raquo;</i>...</tt></p>
+<p><tt>AREA <i>name«</i>,<i>attr»«</i>,<i>attr»</i>...</tt></p>
 <p>You may choose any name for your AREAs, but certain choices are conventional. For example, <tt>|C$$code|</tt><a name="marker-804608"></a> is used for code AREAs produced by the C compiler, or for code AREAs otherwise associated with the C library.</p>
 
 <dt>
@@ -115,12 +115,12 @@
 <dd>
 <p>The local label, a subclass of label, begins with a number in the range 0-99. Local labels work in conjunction with the <tt>ROUT</tt> directive and are most useful for solving the problem of <a name="marker-804737"></a>macro-generated labels. Unlike global labels, a local label may be defined many times; the assembler uses the definition closest to the point of reference. To begin a local label area use:</p>
 <dd>
-<p><tt><i>&laquo;label&raquo;</i> <a name="marker-804738"></a>ROUT</tt></p>
+<p><tt><i>«label»</i> <a name="marker-804738"></a>ROUT</tt></p>
 <dd>
 <p>The label area will start with the next line of source, and will end with the next <tt>ROUT</tt> directive or the end of the program.</p>
 <p>Local labels are defined as:</p>
 <dd>
-<p><tt><i>number&laquo;routinename&raquo;</i></tt></p>
+<p><tt><i>number«routinename»</i></tt></p>
 <dd>
 <p>although <tt><i>routinename</i></tt> need not be used; if omitted, it is assumed to match the label of the last <tt>ROUT</tt> directive. It is an error to give a routine name when no label has been attached to the preceding <tt>ROUT</tt> directive.</p>
 
@@ -129,7 +129,7 @@
 <dd>
 <p>A reference to a local label has the following syntax:</p>
 <dd>
-<p><tt>%<i>&laquo;x&raquo;&laquo;y&raquo;n&laquo;routinename&raquo;</i></tt></p>
+<p><tt>%<i>«x»«y»n«routinename»</i></tt></p>
 <dd>
 <p><tt>%</tt><a name="marker-804739"></a> introduces the reference and may be used anywhere where an ordinary label reference is valid.</p>
 <p><tt><i>x</I></tt> tells the assembler where to search for the label; use <tt>B</tt> for backward or <tt>F</tt> for forward. If no direction is specified the assembler looks both forward and backward. However searches will never go outside the local label area (i.e. beyond the nearest <tt>ROUT</tt> directives).</p>
diff --git a/TOOLBOX/ASM/DIRECTIV.HTML b/TOOLBOX/ASM/DIRECTIV.HTML
index 699be84..aa2d3c4 100644
--- a/TOOLBOX/ASM/DIRECTIV.HTML
+++ b/TOOLBOX/ASM/DIRECTIV.HTML
@@ -34,7 +34,7 @@
 </table>
 <p>The syntax of the first three directives is:</p>
 
-<p><tt><i>&laquo;label&raquo; directive expression-list</i></tt></p>
+<p><tt><i>«label» directive expression-list</i></tt></p>
 
 <p>DCD can take program-relative and external expressions as well as numeric ones. In the case of DCB, the <i>expression-list</i> can include string expressions, the characters of which are loaded into consecutive bytes in store. Unlike <a name="marker-804954"></a>C-strings, ObjAsm strings do not contain an implicit trailing NUL, so a C-string has to be fabricated thus:</p>
 
@@ -42,7 +42,7 @@
 
 <p>The syntax of <tt>%</tt> is:</p>
 
-<p><tt><i>&laquo;label&raquo;</i> % <i>numeric-expression</i></tt></p>
+<p><tt><i>«label»</i> % <i>numeric-expression</i></tt></p>
 
 <p>This directive will initialise to zero the number of bytes specified by the <i>numeric expression</i>.</p>
 <p>Note that an <i>external expression</i> consists of an external <a name="marker-804955"></a>symbol followed optionally by a constant expression. The external symbol <b>must</b> come first.</p>
@@ -64,12 +64,12 @@
 <td align="left" valign="top"><td align="left" valign="top"></table>
 <p>The syntax of these directives is:</p>
 
-<p><tt><i>&laquo;label&raquo; directive fp-constant&laquo;</i>,<i>fp-constant&raquo;</i></tt></p>
+<p><tt><i>«label» directive fp-constant«</i>,<i>fp-constant»</i></tt></p>
 
 <p>Single precision numbers occupy one word, and double precision numbers occupy two; both should be word aligned. An <i>fp-constant </i>takes one of the following forms:</p>
 
-<p><pre><i>&laquo;</i>-<i>&raquo;integer</i> E<i>&laquo;</i>-<i>&raquo;integer</i></tt>             e.g. <tt>1E3</tt>, <tt>-4E-9
-<i>&laquo;</i>-<i>&raquo;&laquo;integer&raquo;</i>.<i>integer&laquo;</i>E<i>&laquo;</i>-<i>&raquo;integer&raquo;</i>  e.g. 1.0, -.1, 3.1E6</pre></p>
+<p><pre><i>«</i>-<i>»integer</i> E<i>«</i>-<i>»integer</i></tt>             e.g. <tt>1E3</tt>, <tt>-4E-9
+<i>«</i>-<i>»«integer»</i>.<i>integer«</i>E<i>«</i>-<i>»integer»</i>  e.g. 1.0, -.1, 3.1E6</pre></p>
 
 <p><tt>E</tt> may also be written in lower case.<a name="marker-804959"></a></p>
 </dl>
@@ -89,8 +89,8 @@
 </table>
 <p>The syntax of these directives is:</p>
 
-<p><pre>        ^ <i>expression&laquo;</i>,<i>base-register&raquo;
-<i>&laquo;label&raquo;</i> # <i>expression</i></pre></p>
+<p><pre>        ^ <i>expression«</i>,<i>base-register»
+<i>«label»</i> # <i>expression</i></pre></p>
 
 <p>The ^ directive sets the origin of a storage map at the address specified by the <i>expression</i>. A storage map location counter, @, is also set to the same address. The <i>expression</i> must be fully evaluable in the first pass of the assembly, but may be program-relative. If no ^ directive is used, the @ counter is set to zero. @ can be reset any number of times using ^ to allow many storage maps to be established.</p>
 <p>Space within a storage map is described by the # directive. Every time # is used its <i>label</i> (if any) is given the value of the storage location counter @, and @ is then incremented by the number of bytes reserved.</p>
@@ -120,7 +120,7 @@ Lab     # 4
 <p><tt>LTORG</tt></p>
 <p>LTORG directs that the current <a name="marker-805007"></a>literal pool be assembled immediately following it. A default LTORG is executed at every END directive which is not part of a nested assembly, but large programs may need several literal pools, each closer to where their literals are used to avoid violating LDR's 4KB offset limit.</p>
 
-<p><tt>KEEP <i>&laquo;symbol&raquo;</i></tt></p>
+<p><tt>KEEP <i>«symbol»</i></tt></p>
 <p>The assembler does not by default describe local <a name="marker-805008"></a>symbols (i.e. <i>non-exported</i> symbols; see <a href="#15249">Links to other object files - IMPORT and EXPORT</A>) in its output object file. However, they can be retained in the object file's symbol table by using the KEEP directive. If the directive is used alone all symbols are kept; if only a specific symbol needs to be kept it can be specified by name.</p>
 </dl>
 
@@ -129,8 +129,8 @@ Lab     # 4
 <dd>
 <dl>
 <dd>
-<p><tt>IMPORT <i>symbol&laquo;</i>[<a name="marker-805018"></a>FPREGARGS]<i>&raquo;&laquo;</i>,<a name="marker-805019"></a>WEAK<i>&raquo;</i><br>
-EXPORT <i>symbol&laquo;</i>[FPREGARGS,<a name="marker-805020"></a>DATA,<a name="marker-805021"></a>LEAF]<i>&raquo;</i></tt></p>
+<p><tt>IMPORT <i>symbol«</i>[<a name="marker-805018"></a>FPREGARGS]<i>»«</i>,<a name="marker-805019"></a>WEAK<i>»</i><br>
+EXPORT <i>symbol«</i>[FPREGARGS,<a name="marker-805020"></a>DATA,<a name="marker-805021"></a>LEAF]<i>»</i></tt></p>
 <p>IMPORT provides the assembler with a name (<a name="marker-805014"></a>symbol) which is not defined in this assembly, but will be resolved at link time to a symbol defined in another, separate object file. The symbol is treated as a program address; if the <a name="marker-805012"></a>WEAK attribute is given the Linker will not fault an unresolved reference to this symbol, but will zero the location referring to it. If [FPREGARGS] is present, the symbol defines a function which expects floating point arguments passed to it in floating point registers.</p>
 <p>EXPORT declares a symbol for use at link time by other, separate object files. FPREGARGS signifies that the symbol defines a function which expects floating point arguments to be passed to it in floating point registers. DATA denotes that the symbol defines a code-segment datum rather than a function or a procedure entry point, and LEAF that it is a leaf function which calls no other functions.</p>
 </dl>
@@ -233,7 +233,7 @@ INCLUDE <i>filename</i></tt></p>
 <dl>
 <dd>
 
-<p><tt>ALIGN <i>&laquo;power-of-two&laquo;</i>,<i>offset-expression&raquo;&raquo;</i></tt></p>
+<p><tt>ALIGN <i>«power-of-two«</i>,<i>offset-expression»»</i></tt></p>
 <p>After store-loading directives have been used, the program counter (<a name="marker-805039"></a>PC) will not necessarily point to a word boundary. If an instruction mnemonic is then encountered, the assembler will insert up to three bytes of zeros to achieve alignment. However, an intervening label may not then address the following instruction. If this label is required, ALIGN should be used. On its own, ALIGN sets the instruction location to the next word boundary. The optional <i>power-of-two</i> parameter - which is given in bytes - can be used to align with a coarser byte boundary, and the <i>offset expression</i> parameter to define a byte offset from that boundary.</p>
 
 <p><tt>NOFP</tt></p>
@@ -250,4 +250,4 @@ INCLUDE <i>filename</i></tt></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/ASM/FPINSTRS.HTML b/TOOLBOX/ASM/FPINSTRS.HTML
index d32d5a7..0460363 100644
--- a/TOOLBOX/ASM/FPINSTRS.HTML
+++ b/TOOLBOX/ASM/FPINSTRS.HTML
@@ -84,10 +84,10 @@
 </p>
 
 <ul>
-<li>If the <a name="marker-216091"></a>exponent is 0 and the fraction is 0, the number represented is &plusmn;0.
-<li>If the exponent is 0 and the fraction is non-zero, the number represented is &plusmn;0.<i>fraction</i> &times; 2<sup>-126</sup>.
-<li>If the exponent is in the range 1 to 254, the number represented is &plusmn;1.<i>fraction</i> &times; 2<sup><i>exponent</i> - 127</sup>.
-<li>If the exponent is 255 and the fraction is 0, the number represented is <a name="marker-216095"></a>&plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the <a name="marker-216091"></a>exponent is 0 and the fraction is 0, the number represented is ±0.
+<li>If the exponent is 0 and the fraction is non-zero, the number represented is ±0.<i>fraction</i> × 2<sup>-126</sup>.
+<li>If the exponent is in the range 1 to 254, the number represented is ±1.<i>fraction</i> × 2<sup><i>exponent</i> - 127</sup>.
+<li>If the exponent is 255 and the fraction is 0, the number represented is <a name="marker-216095"></a>±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is 255 and the fraction is non-zero, a <a name="marker-216097"></a>NaN (not-a-number) is represented. If the most significant bit of the fraction is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 
@@ -98,10 +98,10 @@
 <p align="center"><i>Double precision format</i>
 </p>
 <ul>
-<li>If the exponent is 0 and the fraction is 0, the number represented is &plusmn;0.
-<li>If the exponent is 0 and the fraction is non-zero, the number represented is &plusmn;0.<i>fraction</i> &times; 2<sup>-1022</sup>.
-<li>If the exponent is in the range 1 to 2046, the number represented is &plusmn;1.<i>fraction</i> &times; 2<sup><i>exponent</i> - 1023</sup>.
-<li>If the exponent is 2047 and the fraction is 0, the number represented is &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the exponent is 0 and the fraction is 0, the number represented is ±0.
+<li>If the exponent is 0 and the fraction is non-zero, the number represented is ±0.<i>fraction</i> × 2<sup>-1022</sup>.
+<li>If the exponent is in the range 1 to 2046, the number represented is ±1.<i>fraction</i> × 2<sup><i>exponent</i> - 1023</sup>.
+<li>If the exponent is 2047 and the fraction is 0, the number represented is ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is 2047 and the fraction is non-zero, a NaN (not-a-number) is represented. If the most significant bit of the fraction is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 
@@ -112,10 +112,10 @@
 <p align="center"><i>Double extended precision format</i>
 </p>
 <ul>
-<li>If the exponent is 0, J is 0, and the fraction is 0, the number represented is &plusmn;0.
-<li>If the exponent is 0, J is 0, and the fraction is non-zero, the number represented is &plusmn;0.<i>fraction</i> &times; 2<sup>-16382</sup>.
-<li>If the exponent is in the range 0 to 32766, J is 1, and the fraction is non-zero, the number represented is &plusmn;1.<i>fraction</i> &times; 2<sup><i> exponent</i> - 16383</sup>.
-<li>If the exponent is 32767, J is 0, and the fraction is 0, the number represented is &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the exponent is 0, J is 0, and the fraction is 0, the number represented is ±0.
+<li>If the exponent is 0, J is 0, and the fraction is non-zero, the number represented is ±0.<i>fraction</i> × 2<sup>-16382</sup>.
+<li>If the exponent is in the range 0 to 32766, J is 1, and the fraction is non-zero, the number represented is ±1.<i>fraction</i> × 2<sup><i> exponent</i> - 16383</sup>.
+<li>If the exponent is 32767, J is 0, and the fraction is 0, the number represented is ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is 32767 and the fraction is non-zero, a NaN (not-a-number) is represented. If the most significant bit of the fraction is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 <p>Other values are illegal and shall not be used (ie the exponent is in the range 1 to 32766 and J is 0; or the exponent is 32767, J is 1, and the fraction is 0).</p>
@@ -130,14 +130,14 @@
 </p>
 <p>The sign nibble contains both the significand's sign (top bit) and the exponent's sign (next bit); the other two bits are zero.</p>
 <p>d18 is the most significant digit of the significand <i>d</i>, and e3 of the exponent <i>e</i>. The significand has an assumed decimal point between d18 and d17, and is normalised so that for a normal number l <img src="../../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> D18 <img src="../../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 9. The guaranteed ranges for <i>d</i> and <i>e</i> are 17 and 3 digits respectively; d0, d1 and e3 may always be zero in a particular system. (By comparison, an S format number has 9 digits of significand and a maximum exponent of 53; a D format number has 17 digits in the significand and a maximum exponent of 340.)</p>
-<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
+<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
 <ul>
-<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is &plusmn;0.
+<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is ±0.
 </ul>
 <p>Zero will always be output as +0, but either +0 or -0 may be input.</p>
 <ul>
-<li>If the exponent is in the range 0 to 9999 and the significand is in the range 1 to 9.999999999999999999, the number represented is &plusmn;<i>d</i> &times; 10<sup><i>&plusmn;e</i></sup>.
-<li>If the exponent is &amp;FFFF (ie all the bits in e3 - e0 are set) and the significand is 0, the number represented is &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
+<li>If the exponent is in the range 0 to 9999 and the significand is in the range 1 to 9.999999999999999999, the number represented is ±<i>d</i> × 10<sup><i>±e</i></sup>.
+<li>If the exponent is &amp;FFFF (ie all the bits in e3 - e0 are set) and the significand is 0, the number represented is ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.
 <li>If the exponent is &amp;FFFF and d0 - d17 are non-zero, a NaN (not-a-number) is represented. If the most significant bit of d18 is set, it is a non-trapping NaN; otherwise it is a trapping NaN.
 </ul>
 <p>All other combinations are undefined.</p>
@@ -152,14 +152,14 @@
 
 <p>The sign nibble contains both the significand's sign (top bit) and the exponent's sign (next bit); the other two bits are zero.</p>
 <p>d23 is the most significant digit of the significand <i>d</i>, and e6 of the exponent <i>e</i>. The significand has an assumed decimal point between d23 and d22, and is normalised so that for a normal number l <img src="../../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> D23 <img src="../../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 9. The guaranteed ranges for <i>d</i> and <i>e</i> are 21 and 4 digits respectively; d0, d1, d2, e4, e5 and e6 may always be zero in a particular system. (By comparison, an S format number has 9 digits of significand and a maximum exponent of 53; a D format number has 17 digits in the significand and a maximum exponent of 340.)</p>
-<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
+<p>The result is undefined if any of the packed digits is hexadecimal A - F, save for a representation of ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or a NaN (see below).</p>
 <ul>
-<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is &plusmn;0.
+<li>If the exponent's sign is 0, the exponent is 0, and the significand is 0, the number represented is ±0.
 </ul>
 <p>Zero will always be output as +0, but either +0 or -0 may be input.</p>
 <ul>
-<li>If the exponent is in the range 0 to 9999999 and the significand is in the range 1 to 9.99999999999999999999999, the number represented is &plusmn;<i>d</i> &times; 10<sup><i>&plusmn;e</i></sup>.
-<li>If the exponent is &amp;FFFFFFF (ie all the bits in e6 - e0 are set) and the significand is 0, the number represented is &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.<A NAME="MARKER-216414"></a>
+<li>If the exponent is in the range 0 to 9999999 and the significand is in the range 1 to 9.99999999999999999999999, the number represented is ±<i>d</i> × 10<sup><i>±e</i></sup>.
+<li>If the exponent is &amp;FFFFFFF (ie all the bits in e6 - e0 are set) and the significand is 0, the number represented is ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">.<A NAME="MARKER-216414"></a>
 <li>If the <a name="marker-216415"></a>exponent is &amp;FFFFFFF and d0 - d22 are non-zero, a NaN (not-a-number) is represented. If the most significant bit of d23 is set, it is a non-trapping NaN; otherwise it is a trapping NaN.<a name="marker-216417"></a></ul>
 <p>All other combinations are undefined.</p>
 <p>This format is not available in the old FPE or the FPPC. You should only use it if you can guarantee that the floating point system you are using supports it.<a name="marker-216420"></a></p>
@@ -272,7 +272,7 @@
 <ul>
 <li>Any operation on a trapping <a name="marker-216612"></a>NaN (not-a-number) 
 <li>Magnitude subtraction of <a name="marker-216614"></a>infinities, eg +<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> P -<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
-<li>Multiplication of 0 by &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
+<li>Multiplication of 0 by ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
 <li>Division of 0/0 or <img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">/<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> 
 <li>x REM y where x = <img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]"> or y = 0 
 </ul>
@@ -285,7 +285,7 @@
 <ul>
 <li>Comparison with exceptions of Unordered operands
 <li>ACS, ASN when argument's absolute value is &gt; 1 
-<li>SIN, COS, TAN when argument is &plusmn;<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">
+<li>SIN, COS, TAN when argument is ±<img src="../../SYMBOLS/ENTITIES/8734.PNG" alt="[INFINITY]">
 <li>LOG, LGN when argument is <img src="../../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 0
 <li>POW when first operand is &lt; 0 and second operand is not an integer, or first operand is 0 and second operand is <img src="../../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 0
 <li>RPW when first operand is not an integer and second operand is &lt; 0, or first operand is <img src="../../SYMBOLS/ENTITIES/8804.PNG" alt="&LT;="> 0 and second operand is 0.
@@ -527,7 +527,7 @@ E-2
 <h5><a name="24893"></a><a name="marker-216842"></a>Floating point store loading directives</h5>
 <dd>
 <p>Directives <a name="marker-216844"></a>DCFS and <a name="marker-216845"></a>DCFD are provided to load store with respectively single and double precision floating point numbers. Single precision floating point numbers occupy one word of store, double precision floating point numbers occupy two words, but are not constrained to be double word aligned.</p>
-<p>Syntax: <tt><i>label</i> DCF<i>x</i> <i>floating point number&laquo;</i>,</i>floating point number&raquo;</i></tt></p>
+<p>Syntax: <tt><i>label</i> DCF<i>x</i> <i>floating point number«</i>,</i>floating point number»</i></tt></p>
 <p>where the syntax of floating point numbers is defined in the section <a href="#51849">Floating point number input</A> above.</p>
 <p><tt>?<i>label</i></tt> will have the value of the number of bytes of code generated by its defining line in a way analogous to DCD.</p>
 </dl>
@@ -540,7 +540,7 @@ E-2
 <dt>
 <h5><a name="marker-217981"></a>Floating point coprocessor data transfer</h5>
 <dd>
-<p><tt><i>op&laquo;condition&raquo;prec</i> F<i>d</i>,<i>addr</i></tt></p>
+<p><tt><i>op«condition»prec</i> F<i>d</i>,<i>addr</i></tt></p>
 <table>
 <tr>
 <td align="left" valign="top"><tt><i>op</i></tt>
@@ -553,8 +553,8 @@ E-2
 <td align="left" valign="top">is one of the usual floating point precisions
 <tr>
 <td align="left" valign="top"><tt><i>addr</i></tt>
-<td align="left" valign="top">is <tt>[R<i>n</i>]<i>&laquo;</i>,#<i>offset&raquo;</i></tt> or <tt>[R<i>n</i>,#<i>offset</i>]<i>&laquo;</i>!<i>&raquo;</i></tt><br>
-(<tt><i>&laquo;</i>!<i>&raquo;</i></tt> if present indicates that writeback is to take place.)
+<td align="left" valign="top">is <tt>[R<i>n</i>]<i>«</i>,#<i>offset»</i></tt> or <tt>[R<i>n</i>,#<i>offset</i>]<i>«</i>!<i>»</i></tt><br>
+(<tt><i>«</i>!<i>»</i></tt> if present indicates that writeback is to take place.)
 <tr>
 <td align="left" valign="top"><tt>F<i>d</i></tt>
 <td align="left" valign="top">is a floating point register symbol (defined via the FN directive).
@@ -587,8 +587,8 @@ STFP    F1,[R2]         ; store number held in F1 at R2
 <p>The registers transferred by a LFM or SFM instruction are specified by a base floating point register and the number of registers to be transferred. This means that a register set transferred has to have adjacent register numbers, unlike the unconstrained set of ARM registers that can be loaded or saved using LDM and STM. Floating point registers are transferred in ascending order, register numbers wrapping round from 7 to 0: eg transferring three registers with F6 as the base register results in registers F6, F7 then F0 being transferred.</p>
 <p>The assembler supports two alternative forms of syntax, intended for general use or just stack manipulation:</p>
 
-<p><tt><i>op&laquo;condition&raquo;</i> F<i>d</i>,<i>count</i>,<i>addr<br>
-op&laquo;condition&raquo;stacktype</i> F<i>d</i>,<i>count</i>,[R<i>n</i>]<i>&laquo;</i>!<i>&raquo;</i></tt></p>
+<p><tt><i>op«condition»</i> F<i>d</i>,<i>count</i>,<i>addr<br>
+op«condition»stacktype</i> F<i>d</i>,<i>count</i>,[R<i>n</i>]<i>«</i>!<i>»</i></tt></p>
 
 <table>
 <tr>
@@ -605,8 +605,8 @@ op&laquo;condition&raquo;stacktype</i> F<i>d</i>,<i>count</i>,[R<i>n</i>]<i>&laq
 <td align="left" valign="top">is an integer from 1 to 4 specifying the number of registers to be transferred.
 <tr>
 <td align="left" valign="top"><tt><i>addr</i></tt>
-<td align="left" valign="top">is <tt>[R<i>n</i>]<i>&laquo;</i>,#<i>offset&raquo;</i></tt> or <tt>[R<i>n</i>,#<i>offset</i>]<i>&laquo;</i>!<i>&raquo;</i></tt><br>
-(<tt><i>&laquo;</i>!<i>&raquo;</i></tt> if present indicates that <a name="marker-216894"></a>writeback is to take place).
+<td align="left" valign="top">is <tt>[R<i>n</i>]<i>«</i>,#<i>offset»</i></tt> or <tt>[R<i>n</i>,#<i>offset</i>]<i>«</i>!<i>»</i></tt><br>
+(<tt><i>«</i>!<i>»</i></tt> if present indicates that <a name="marker-216894"></a>writeback is to take place).
 <tr>
 <td align="left" valign="top"><tt><i>stacktype</i></tt>
 <td align="left" valign="top">is FD or EA, standing for Full Descending or Empty Ascending, the meanings as for LDM and STM.
@@ -627,17 +627,17 @@ LFM     F4,2,[R13],#24  ; equivalent to same instruction
 <h5><a name="marker-218047"></a>Floating point coprocessor register transfer</h5>
 <dd>
 
-<p><tt>FLT<a name="marker-218063"></a><i>&laquo;condition&raquo;prec&laquo;round&raquo;</i> F<i>n</i>,R<i>d</i><br>
-FLT<i>&laquo;condition&raquo;prec&laquo;round&raquo;</i> F<i>n</i>,#<i>value</i><br>
-FIX<a name="marker-218064"></a><i>&laquo;condition&raquo;&laquo;round&raquo;</i> R<i>d</i>,F<i>n</i><br>
-WFS<a name="marker-218065"></a><i>&laquo;condition&raquo;</i> R<i>d</i><br>
-RFS<a name="marker-218066"></a><i>&laquo;condition&raquo;</i> R<i>d</i><br>
-WFC</tt><a name="marker-218067"></a><i>&laquo;condition&raquo;</i> R<i>d</i><br>
-RFC</tt><a name="marker-218068"></a><i>&laquo;condition&raquo;</i> R<i>d</i></tt></p>
+<p><tt>FLT<a name="marker-218063"></a><i>«condition»prec«round»</i> F<i>n</i>,R<i>d</i><br>
+FLT<i>«condition»prec«round»</i> F<i>n</i>,#<i>value</i><br>
+FIX<a name="marker-218064"></a><i>«condition»«round»</i> R<i>d</i>,F<i>n</i><br>
+WFS<a name="marker-218065"></a><i>«condition»</i> R<i>d</i><br>
+RFS<a name="marker-218066"></a><i>«condition»</i> R<i>d</i><br>
+WFC</tt><a name="marker-218067"></a><i>«condition»</i> R<i>d</i><br>
+RFC</tt><a name="marker-218068"></a><i>«condition»</i> R<i>d</i></tt></p>
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;round&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«round»</i></tt>
 <td align="left" valign="top">is the optional rounding mode: P, M or Z; see below.
 <tr>
 <td align="left" valign="top"><tt>R<i>d</i></tt>
@@ -700,10 +700,10 @@ RFC</tt><a name="marker-218068"></a><i>&laquo;condition&raquo;</i> R<i>d</i></tt
 <dd>
 <p>The formats of these instructions are:</p>
 
-<p><tt><i>binop&laquo;condition&raquo;prec&laquo;round&raquo;</i> F<i>d</i>,F<i>n</i>,F<i>m</i><br>
-<i>binop&laquo;condition&raquo;prec&laquo;round&raquo;</i> F<i>d</i>,F<i>n</i>#<i>value</i><br>
-<i>unop&laquo;condition&raquo;prec&laquo;round&raquo;</i> F<i>d</i>,F<i>m</i><br>
-<i>unop&laquo;condition&raquo;prec&laquo;round&raquo;</i> F<i>d</i>,#<i>value</i>
+<p><tt><i>binop«condition»prec«round»</i> F<i>d</i>,F<i>n</i>,F<i>m</i><br>
+<i>binop«condition»prec«round»</i> F<i>d</i>,F<i>n</i>#<i>value</i><br>
+<i>unop«condition»prec«round»</i> F<i>d</i>,F<i>m</i><br>
+<i>unop«condition»prec«round»</i> F<i>d</i>,#<i>value</i>
 </tt></p>
 
 <table>
@@ -737,7 +737,7 @@ RFC</tt><a name="marker-218068"></a><i>&laquo;condition&raquo;</i> R<i>d</i></tt
 <tr>
 <td align="left" valign="top">MUF
 <td align="left" valign="top">Multiply
-<td align="left" valign="top">F<i>d</i> := F<i>n</i> &times; F<i>m</i>
+<td align="left" valign="top">F<i>d</i> := F<i>n</i> × F<i>m</i>
 <tr>
 <td align="left" valign="top">SUF
 <td align="left" valign="top">Subtract
@@ -766,11 +766,11 @@ RFC</tt><a name="marker-218068"></a><i>&laquo;condition&raquo;</i> R<i>d</i></tt
 <td align="left" valign="top">RMF
 <td align="left" valign="top">Remainder
 <td align="left" valign="top">F<i>d</i> := remainder of F<i>n</i> / F<i>m</i><br>
-(F<i>d</i> := F<i>n</i> - integer value of (F<i>n</i> / F<i>m</i>) &times; F<i>m</i>)
+(F<i>d</i> := F<i>n</i> - integer value of (F<i>n</i> / F<i>m</i>) × F<i>m</i>)
 <tr>
 <td align="left" valign="top">FML
 <td align="left" valign="top">Fast Multiply
-<td align="left" valign="top">F<i>d</i> := F<i>n</i> &times; F<i>m</i>
+<td align="left" valign="top">F<i>d</i> := F<i>n</i> × F<i>m</i>
 <tr>
 <td align="left" valign="top">FDV
 <td align="left" valign="top">Fast Divide
@@ -861,7 +861,7 @@ RFC</tt><a name="marker-218068"></a><i>&laquo;condition&raquo;</i> R<i>d</i></tt
 <dt>
 <h5><a name="marker-218181"></a>Floating point coprocessor status transfer</h5>
 <dd>
-<p><tt><i>op&laquo;condition&raquo;prec&laquo;round&raquo;</i> F<i>m</i>,F<i>n</i></tt></p>
+<p><tt><i>op«condition»prec«round»</i> F<i>m</i>,F<i>n</i></tt></p>
 <p>op is one of the following:</p>
 <table>
 <tr>
@@ -884,13 +884,13 @@ RFC</tt><a name="marker-218068"></a><i>&laquo;condition&raquo;</i> R<i>d</i></tt
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;condition&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«condition»</i></tt>
 <td align="left" valign="top">an ARM condition.
 <tr>
 <td align="left" valign="top"><tt><i>prec</i></tt>
 <td align="left" valign="top">a precision letter
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;round&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«round»</i></tt>
 <td align="left" valign="top">an optional rounding mode: P, M or Z
 <tr>
 <td align="left" valign="top"><tt>F<i>m</i></tt>
diff --git a/TOOLBOX/ASM/INSTRSET.HTML b/TOOLBOX/ASM/INSTRSET.HTML
index af0926e..0786fe3 100644
--- a/TOOLBOX/ASM/INSTRSET.HTML
+++ b/TOOLBOX/ASM/INSTRSET.HTML
@@ -335,14 +335,14 @@ MOVS    R0, #1</pre></p>
 <dt>
 <h5><a name="idx-88"></a>Assembler syntax</h5>
 <dd>
-<p><tt>B<i>&laquo;</i>L<i>&raquo;&laquo;cond&raquo;</i> <i>expression</i></tt></p>
+<p><tt>B<i>«</i>L<i>»«cond»</i> <i>expression</i></tt></p>
 <p>where:</p>
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>L</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>L</i>»</i></tt>
 <td align="left" valign="top">requests the Branch with Link form of the instruction (see <a href="#94385">The link bit</A> below). If absent, R14 will not be affected by the instruction.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top"><tr>is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <td align="left" valign="top"><tt><i>expression</i></tt>
 <td align="left" valign="top">is a program-relative expression describing the branch<br>
@@ -353,7 +353,7 @@ destination, from which ObjAsm calculates the offset.
 <h5><a name="idx-89"></a>Synopsis</h5>
 <dd>
 <p>These instructions branch to an instruction other than the next one, by altering the value of the <a name="marker-867349"></a>program counter (R15). The Branch with Link form of the instruction also stores a return address in the <a name="marker-867350"></a>link register (R14), so that program flow can branch to a subroutine, and then return to the instruction immediately following the Branch with Link instruction; for more details see <a href="#94385">The link bit</A> below.</p>
-<p>All branches take a signed 2's complement 24 bit word offset. This is shifted left two bits, and added to the program counter, with any overflow being ignored, giving an offset of <i>&plusmn;</i>32Mbytes. The branch can therefore reach any word aligned address within a 26 bit address space, since the calculation 'wraps round' between the top and bottom of memory.</p>
+<p>All branches take a signed 2's complement 24 bit word offset. This is shifted left two bits, and added to the program counter, with any overflow being ignored, giving an offset of <i>±</i>32Mbytes. The branch can therefore reach any word aligned address within a 26 bit address space, since the calculation 'wraps round' between the top and bottom of memory.</p>
 <p>When using this instruction with ObjAsm you should provide a label, from which ObjAsm will calculate the 24 bit offset.</p>
 <p>The encoded offset must take account of the effects of <a name="marker-867352"></a>pipelining and prefetching within the CPU, which causes the PC to be two words ahead of the current instruction. ObjAsm automatically handles this for you. For example, the calculated jump offset in the following piece of code is 000000, even though the jump is to a label two PC locations ahead.</p>
 <table>
@@ -416,7 +416,7 @@ destination, from which ObjAsm calculates the offset.
 <h6><a name="idx-91"></a>Calculating the offset</h6>
 
 <p>In 32 bit operation, the offset is sign extended to 32 bits before it is added to the program counter.</p>
-<p>Branches beyond <i>&plusmn;</i>32Mbytes must use an offset or an absolute destination which has previously been loaded into a register. In this case you should manually save the PC in <a name="marker-867371"></a>R14 if you require a Branch with Link type operation.</p>
+<p>Branches beyond <i>±</i>32Mbytes must use an offset or an absolute destination which has previously been loaded into a register. In this case you should manually save the PC in <a name="marker-867371"></a>R14 if you require a Branch with Link type operation.</p>
 
 <h6><a name="idx-92"></a>The link bit</h6>
 <p>Branch with Link does not save the <a name="marker-867372"></a>CPSR with the <a name="marker-867370"></a>PC. If you need to preserve the CPSR over a subroutine, it is your responsibility to explicitly save and restore it, either on entry to and exit from (respectively) the subroutine, or in the calling part of the program.</p>
@@ -462,13 +462,13 @@ destination, from which ObjAsm calculates the offset.
 <p>The data processing instructions use three different types of syntax, depending on whether the opcode being used takes one or two operands, and whether or not it writes the result into a destination register:</p>
 
 <h6><a name="idx-96"></a>MOV and MVN - single operand</h6>
-<p><tt><i>opcode&laquo;cond&raquo;&laquo;S&raquo;Rd,op2</i></tt></p>
+<p><tt><i>opcode«cond»«S»Rd,op2</i></tt></p>
 
 <h6><a name="idx-97"></a>CMN, CMP, TEQ and TST - no result written</h6>
-<p><tt><i>opcode&laquo;cond&raquo;&laquo;P&raquo;Rn,op2</i></tt></p>
+<p><tt><i>opcode«cond»«P»Rn,op2</i></tt></p>
 
 <h6><a name="idx-98"></a>ADC, ADD, AND, BIC, OR, ORR, RSB, RSC, SBC, SUB - two operands</h6>
-<p><tt><i>opcode&laquo;cond&raquo;&laquo;S&raquo;Rd,Rn,op2</i></tt></p>
+<p><tt><i>opcode«cond»«S»Rd,Rn,op2</i></tt></p>
 
 <h6><a name="idx-99"></a>Parameters</h6>
 <table>
@@ -476,13 +476,13 @@ destination, from which ObjAsm calculates the offset.
 <td align="left" valign="top"><tt><i>opcode</i></tt>
 <td align="left" valign="top">is a mnemonic for the data processing operation to be performed; see <a href="#60135">Opcodes</A> below
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>S</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>S</i>»</i></tt>
 <td align="left" valign="top">means to set the PSR's condition codes from the operation. ObjAsm forces this for CMN, CMP, TEQ and TST, provided the P flag is not specified. See <a href="#60135">Opcodes</A> below for a summary of the flags affected by each opcode, and <a href="#62074">The S bit</A> for more detail.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>P</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>P</i>»</i></tt>
 <td align="left" valign="top">means to take the result of a CMN, CMP, TEQ or TST operation, and move it to the bits of R15 that hold the PSR - even though the instruction has no destination register. Bits corresponding to the PC are masked out, as are (in User mode) the I, F, and mode bits.
 <tr>
 <td align="left" valign="top"><tt>R</i>d</i></tt>, <tt>R</i>n</i></tt> &amp; <tt>R</i>m</i></tt>
@@ -490,7 +490,7 @@ destination, from which ObjAsm calculates the offset.
 <tr>
 <td align="left" valign="top"><tt><i>op2</i></tt>
 <td align="left" valign="top">may be any of the operands that the barrel shifter can produce.
-<p>The syntax is <tt>R</i>m&laquo;</i>,</i>shift&raquo;</i></tt> or <tt>#</i>expression</i></tt></p>
+<p>The syntax is <tt>R</i>m«</i>,</i>shift»</i></tt> or <tt>#</i>expression</i></tt></p>
 <p>If <tt>#</i>expression</i></tt> is used, ObjAsm will attempt to match the expression by generating a shifted immediate 8-bit field. If this is impossible, it will give an error.</p>
 <p><tt><i>shift</i></tt> is <tt><i>shiftname</i> R</i>s</i></tt> or <tt><i>shiftname</i> #</i>expression</i></tt>, or <tt>RRX</tt> (rotate right one bit with extend). <tt><i>shiftname</i></tt>s are: <tt>ASL</tt>, <tt>LSL</tt>, <tt>LSR</tt>, <tt>ASR</tt>, and <tt>ROR</tt>. (ASL is a synonym for LSL, and the two assemble to the same code.) See <a href="#19933">Shift types</A>.</p>
 </table>
@@ -751,16 +751,16 @@ destination, from which ObjAsm calculates the offset.
 <dt>
 <h5><a name="idx-110"></a>Assembler syntax</h5>
 <dd>
-<p><tt>MRS<i>&laquo;cond&raquo;</i> R<i>d</i>,<i>psr<br>
-</i>MSR<i>&laquo;cond&raquo;</i> <i>psr</i>,R<i>m<br>
-</i>MSR<i>&laquo;cond&raquo;</i> <i>psrf</i>,R<i>m<br>
-</i>MSR<i>&laquo;cond&raquo;</i> <i>psrf</i>,#<i>expression</i></tt></p>
+<p><tt>MRS<i>«cond»</i> R<i>d</i>,<i>psr<br>
+</i>MSR<i>«cond»</i> <i>psr</i>,R<i>m<br>
+</i>MSR<i>«cond»</i> <i>psrf</i>,R<i>m<br>
+</i>MSR<i>«cond»</i> <i>psrf</i>,#<i>expression</i></tt></p>
 
 <p>where:</p>
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
 <td align="left" valign="top"><tt>R</i>d</i></tt> &amp; <tt>R</i>m</i></tt>
@@ -868,15 +868,15 @@ destination, from which ObjAsm calculates the offset.
 <dt>
 <h5><a name="idx-116"></a>Assembler syntax</h5>
 <dd>
-<p><tt>MUL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>m</i>,R<i>s<br>
-</i>MLA<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>m</i>,R<i>s</i>,R<i>n</i></tt></p>
+<p><tt>MUL<i>«cond»«</i>S<i>»</i> R<i>d</i>,R<i>m</i>,R<i>s<br>
+</i>MLA<i>«cond»«</i>S<i>»</i> R<i>d</i>,R<i>m</i>,R<i>s</i>,R<i>n</i></tt></p>
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>S</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>S</i>»</i></tt>
 <td align="left" valign="top">means to set the PSR's condition codes from the operation.
 <tr>
 <td align="left" valign="top"><tt>R<i>d</i></tt>, <tt>R<i>m</i></tt>, <tt>R<i>s</i></tt> &amp; <tt>R<i>n</i></tt>
@@ -889,9 +889,9 @@ destination, from which ObjAsm calculates the offset.
 <dd>
 <p>The multiply and multiply-accumulate instructions use a 2 bit Booth's algorithm to perform integer multiplication. They give the least significant 32 bits of the product of two 32 bit operands, and may be used to synthesize higher precision multiplications.</p>
 
-<p>The multiply form of the instruction gives R<i>d</i>:=R<i>m</i>&times;R<i>s</i>. R<i>n</i> is ignored, and should be set to zero for compatibility with possible future upgrades to the instruction set.</p>
+<p>The multiply form of the instruction gives R<i>d</i>:=R<i>m</i>×R<i>s</i>. R<i>n</i> is ignored, and should be set to zero for compatibility with possible future upgrades to the instruction set.</p>
 
-<p>The multiply-accumulate form gives R<i>d</i>:=R<i>m</i>&times;R<i>s</i>+R<i>n</i>, which can save an explicit ADD instruction in some circumstances.</p>
+<p>The multiply-accumulate form gives R<i>d</i>:=R<i>m</i>×R<i>s</i>+R<i>n</i>, which can save an explicit ADD instruction in some circumstances.</p>
 
 <p>The results of a signed multiply and of an unsigned multiply of 32 bit operands differ only in the upper 32 bits; the low 32 bits are identical. As these instructions only produce those low 32 bits, they can be used with operands which may be considered as either signed (2's complement) or unsigned integers.</p>
 
@@ -961,17 +961,17 @@ destination, from which ObjAsm calculates the offset.
 <dt>
 <h5><a name="idx-123"></a>Assembler syntax</h5>
 <dd>
-<p><tt>UMULL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i><br>
-SMULL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i><br>
-UMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i><br>
-SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i></tt></p>
+<p><tt>UMULL<i>«cond»«</i>S<i>»</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i><br>
+SMULL<i>«cond»«</i>S<i>»</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i><br>
+UMLAL<i>«cond»«</i>S<i>»</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i><br>
+SMLAL<i>«cond»«</i>S<i>»</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i></tt></p>
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>S</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>S</i>»</i></tt>
 <td align="left" valign="top">means to set the PSR's condition codes from the operation.
 <tr>
 <td align="left" valign="top"><tt>R<i>dLo</i></tt>, <tt>R<i>dHi</i></tt>, <tt>R<i>m</i></tt> &amp; <tt>R<i>s</i></tt>
@@ -982,8 +982,8 @@ SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i
 <h5><a name="idx-124"></a>Synopsis</h5>
 <dd>
 <p>The multiply long instructions perform integer multiplication on two 32 bit operands, and produce a 64 bit result. The multiplication can be signed or unsigned, which - with optional accumulate - gives rise to four variations.</p>
-<p>The multiply forms of the instruction (UMULL and SMULL) give a 64 bit result of the form R<i>dHi</i>,R<i>dLo</i>:=R<i>m</i>&times;R<i>s</i>.</p>
-<p>The multiply-accumulate forms (UMLAL and SMLAL) give R<i>d</i>:=R<i>m&times;</i>R<i>s</i>+R<i>n</i>, which can save an explicit ADD instruction in some circumstances.</p>
+<p>The multiply forms of the instruction (UMULL and SMULL) give a 64 bit result of the form R<i>dHi</i>,R<i>dLo</i>:=R<i>m</i>×R<i>s</i>.</p>
+<p>The multiply-accumulate forms (UMLAL and SMLAL) give R<i>d</i>:=R<i>m×</i>R<i>s</i>+R<i>n</i>, which can save an explicit ADD instruction in some circumstances.</p>
 <p>The lower 32 bits of the result and of the accumulator (where used) are held in R<i>dLo</i>, and the upper 32 bits in R<i>dHi</i>.</p>
 <p>The unsigned forms of the instruction (UMULL and UMLAL) treat all four registers as unsigned numbers. The signed forms (SMULL and SMLAL) treat the two operand registers as 2's complement signed 32 bit numbers, and the two destination registers as a 2's complement signed 64 bit number.</p>
 <p>The instruction is only executed if the condition is true. The various conditions are defined in the <a href="#95128">The condition field</A>.</p>
@@ -1024,7 +1024,7 @@ SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i
 <dt>
 <h5><a name="idx-129"></a>Assembler syntax</h5>
 <dd>
-<p><tt>LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,<i>address</i></tt></p>
+<p><tt>LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,<i>address</i></tt></p>
 
 <table>
 <tr>
@@ -1034,13 +1034,13 @@ SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i
 <td align="left" valign="top"><tt>STR</tt>
 <td align="left" valign="top">stores from a register into memory.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>B</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>B</i>»</i></tt>
 <td align="left" valign="top">means to transfer a byte, otherwise a word is transferred.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>T</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>T</i>»</i></tt>
 <td align="left" valign="top">means to set the W bit in a post-indexed instruction, forcing non-privileged mode for the transfer cycle. T is not allowed when a pre-indexed addressing mode is specified or implied.
 <tr>
 <td align="left" valign="top"><tt>R</i>d</i></tt>
@@ -1060,11 +1060,11 @@ SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i
 <td align="left" valign="top"><tt>[R<i>n</i>]</tt>
 <td align="left" valign="top">offset of zero
 <tr>
-<td align="left" valign="top"><tt>[R<i>n</i>,#<i>expression</i>]<i>&laquo;</i>!<i>&raquo;</i></tt>
+<td align="left" valign="top"><tt>[R<i>n</i>,#<i>expression</i>]<i>«</i>!<i>»</i></tt>
 <td align="left" valign="top">offset of <tt><i>expression</i></tt> bytes
 <tr>
-<td align="left" valign="top"><tt>[R<i>n</i>,<i>&laquo;</i>+|-<i>&raquo;</i>R<i>m&laquo;</i>,<i>shift&raquo;</i>]<i>&laquo;</i>!<i>&raquo;</i></tt>
-<td align="left" valign="top">offset of <i>&plusmn;</i>contents of index register, shifted by <tt><i>shift</i></tt>.
+<td align="left" valign="top"><tt>[R<i>n</i>,<i>«</i>+|-<i>»</i>R<i>m«</i>,<i>shift»</i>]<i>«</i>!<i>»</i></tt>
+<td align="left" valign="top">offset of <i>±</i>contents of index register, shifted by <tt><i>shift</i></tt>.
 </table>
 
 <li>A post-indexed addressing specification:<br>
@@ -1073,8 +1073,8 @@ SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i
 <td align="left" valign="top"><tt>[R<i>n</i>],#<i>expression</i></tt>
 <td align="left" valign="top">offset of <tt><i>expression</i></tt> bytes
 <tr>
-<td align="left" valign="top"><tt>[R<i>n</i>],<i>&laquo;</i>+|-<i>&raquo;</i>R<i>m&laquo;</i>,<i>shift&raquo;</i></tt>
-<td align="left" valign="top">offset of <i>&plusmn;</i>contents of index register, shifted by <tt><i>shift</i></tt>.
+<td align="left" valign="top"><tt>[R<i>n</i>],<i>«</i>+|-<i>»</i>R<i>m«</i>,<i>shift»</i></tt>
+<td align="left" valign="top">offset of <i>±</i>contents of index register, shifted by <tt><i>shift</i></tt>.
 </table>
 
 </ul>
@@ -1083,7 +1083,7 @@ SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i
 
 <p><tt><i>shift</i></tt> is a general shift operation (see the chapter entitled <a href="#19933">Shift types</A>), but note that the shift amount may not be specified by a register.</p>
 
-<p><tt><i>&laquo;</i>!</i>&raquo;</i></tt> if present sets the W bit to write-back the base register.</p>
+<p><tt><i>«</i>!</i>»</i></tt> if present sets the W bit to write-back the base register.</p>
 </table>
 
 <dt>
@@ -1182,7 +1182,7 @@ PLACE<a name="marker-867641"></a><a name="marker-867647"></a><a name="marker-867
 <dt>
 <h5><a name="idx-137"></a>Assembler syntax</h5>
 <dd>
-<p><tt>LDM|STM<i>&laquo;cond&raquo;</i>FD|ED|FA|EA|IA|IB|DA|DB R<i>n&laquo;</i>!<i>&raquo;</i>,<i>Rlist&laquo;</i>^<i>&raquo;</i></tt></p>
+<p><tt>LDM|STM<i>«cond»</i>FD|ED|FA|EA|IA|IB|DA|DB R<i>n«</i>!<i>»</i>,<i>Rlist«</i>^<i>»</i></tt></p>
 
 <table>
 <tr>
@@ -1192,7 +1192,7 @@ PLACE<a name="marker-867641"></a><a name="marker-867647"></a><a name="marker-867
 <td align="left" valign="top"><tt>STR</tt>
 <td align="left" valign="top">stores from register(s) into memory.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
 <td align="left" valign="top"><tt>R</i>n</i></tt>
@@ -1201,10 +1201,10 @@ PLACE<a name="marker-867641"></a><a name="marker-867647"></a><a name="marker-867
 <td align="left" valign="top"><tt><i>Rlist</i></tt>
 <td align="left" valign="top">is either a comma-separated list of registers and/or of register ranges indicated by hyphens, all enclosed in <tt>{}</tt> (e.g. <tt>{R0,R2-R7,R10}</tt>); or an expression evaluating to the 16 bit operand.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>!</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>!</i>»</i></tt>
 <td align="left" valign="top">if present sets the W bit to write-back the base register.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>^</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>^</i>»</i></tt>
 <td align="left" valign="top">if present sets the S bit to load the PSR with the PC, or forces storing of user bank registers when in a non-user mode.
 </table>
 
@@ -1428,14 +1428,14 @@ LDMIA   R0,{R2,R1}</pre></p>
 <dt>
 <h5><a name="idx-151"></a>Assembler syntax</h5>
 <dd>
-<p>SWP <i>&laquo;cond&raquo;&laquo;</i></tt>B<tt><i>&raquo;</i></tt> R<tt><i>d</i></tt>,R<tt><i>m</i></tt>,[R<tt><i>n</i></tt>]</tt></p>
+<p>SWP <i>«cond»«</i></tt>B<tt><i>»</i></tt> R<tt><i>d</i></tt>,R<tt><i>m</i></tt>,[R<tt><i>n</i></tt>]</tt></p>
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.</p>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>B</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>B</i>»</i></tt>
 <td align="left" valign="top">means to transfer a byte, otherwise a word is transferred.
 <tr>
 <td align="left" valign="top"><tt>R</i>d</i></tt>, <tt>R</i>m</i></tt> &amp; <tt>R</i>n</i></tt>
@@ -1494,11 +1494,11 @@ LDMIA   R0,{R2,R1}</pre></p>
 <dt>
 <h5><a name="idx-157"></a>Assembler syntax</h5>
 <dd>
-<p><tt>SWI<i>&laquo;cond&raquo;</i> <i>expression</i></tt></p>
+<p><tt>SWI<i>«cond»</i> <i>expression</i></tt></p>
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
 <td align="left" valign="top"><tt><i>expression</i></tt>
@@ -1584,10 +1584,10 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 <dt>
 <h5><a name="idx-164"></a>Assembler syntax</h5>
 <dd>
-<p><tt>CDP<i>&laquo;cond&raquo;</i> CP#,<i>operation</i>,CR<i>d</i>,CR<i>n</i>,CR<i>m&laquo;</i>,<i>info&raquo;</i></tt></p>
+<p><tt>CDP<i>«cond»</i> CP#,<i>operation</i>,CR<i>d</i>,CR<i>n</i>,CR<i>m«</i>,<i>info»</i></tt></p>
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
 <td align="left" valign="top"><tt>CP#</tt>
@@ -1648,7 +1648,7 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 <dt>
 <h5><a name="idx-170"></a>Assembler syntax</h5>
 <dd>
-<p><tt>LDC|STC<i>&laquo;cond&raquo;&laquo;</i>L<i>&raquo;</i> CP#,CR<i>d</i>,<i>address</i></tt></p>
+<p><tt>LDC|STC<i>«cond»«</i>L<i>»</i> CP#,CR<i>d</i>,<i>address</i></tt></p>
 
 <table>
 <tr>
@@ -1658,10 +1658,10 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 <td align="left" valign="top"><tt>STC</tt>
 <td align="left" valign="top">stores from coprocessor to memory (L=0).
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>L</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>L</i>»</i></tt>
 <td align="left" valign="top">when present perform long transfer (N=1), otherwise perform short transfer (N=0).
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
 <td align="left" valign="top"><tt>CP#</tt>
@@ -1688,7 +1688,7 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 <td align="left" valign="top"><tt>[R</i>n</i>]</tt>
 <td align="left" valign="top">offset of zero
 <tr>
-<td align="left" valign="top"><tt>[R</i>n</i>,#</i>expression</i>]</i>&laquo;</i>!</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt>[R</i>n</i>,#</i>expression</i>]</i>«</i>!</i>»</i></tt>
 <td align="left" valign="top">offset of <tt><i>expression</i></tt> bytes
 </table>
 
@@ -1703,7 +1703,7 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 </ul>
 
 <p><tt>R</i>n</i></tt> is an expression evaluating to a valid ARM register number. Note if <tt>R</i>n</i></tt> is R15 then ObjAsm will subtract 8 from the offset value to allow for ARM pipelining.</p>
-<p><tt><i>&laquo;</i>!</i>&raquo;</i></tt> if present sets the W bit to write-back the base register.</p>
+<p><tt><i>«</i>!</i>»</i></tt> if present sets the W bit to write-back the base register.</p>
 </table>
 
 <dt>
@@ -1782,7 +1782,7 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 <dt>
 <h5><a name="idx-180"></a>Assembler syntax</h5>
 <dd>
-<p><tt>MCR|MRC<i>&laquo;cond&raquo;</i> CP#,<i>operation</i>,R<i>d</i>,CR<i>n</i>,CR<i>m&laquo;</i>,<i>info&raquo;</i></tt></p>
+<p><tt>MCR|MRC<i>«cond»</i> CP#,<i>operation</i>,R<i>d</i>,CR<i>n</i>,CR<i>m«</i>,<i>info»</i></tt></p>
 
 <table>
 <tr>
@@ -1792,7 +1792,7 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 <td align="left" valign="top"><tt>MRC</tt>
 <td align="left" valign="top">moves from ARM register to coprocessor (L=0).
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
 <td align="left" valign="top"><tt>CP#</tt>
@@ -1900,36 +1900,36 @@ WriteIRtn                               ; Enter with character in R0 bits 0-7
 <dt>
 <h5><a name="idx-193"></a>Assembler syntax</h5>
 <dd>
-<p><tt>B|BL<i>&laquo;cond&raquo;</i> <i>expression</i></tt></p>
+<p><tt>B|BL<i>«cond»</i> <i>expression</i></tt></p>
 
-<p><tt>MOV|MVN<i>&laquo;cond&raquo;&laquo;S&raquo;Rd,op2<br>
-</i>CMN|CMP|TEQ|TST<i>&laquo;cond&raquo;&laquo;P&raquo;Rn,op2<br>
-</i>ADC|ADD|AND|BIC|OR|ORR|RSB|RSC|SBC|SUB<i>&laquo;cond&raquo;&laquo;S&raquo;Rd,Rn,op2</i></tt></p>
+<p><tt>MOV|MVN<i>«cond»«S»Rd,op2<br>
+</i>CMN|CMP|TEQ|TST<i>«cond»«P»Rn,op2<br>
+</i>ADC|ADD|AND|BIC|OR|ORR|RSB|RSC|SBC|SUB<i>«cond»«S»Rd,Rn,op2</i></tt></p>
 
-<p><tt>MRS<i>&laquo;cond&raquo;</i> R<i>d</i>,<i>psr<br>
-</i>MSR<i>&laquo;cond&raquo;</i> <i>psr</i>,R<i>m<br>
-</i>MSR<i>&laquo;cond&raquo;</i> <i>psrf</i>,R<i>m<br>
-</i>MSR<i>&laquo;cond&raquo;</i> <i>psrf</i>,#<i>expression</i></tt></p>
+<p><tt>MRS<i>«cond»</i> R<i>d</i>,<i>psr<br>
+</i>MSR<i>«cond»</i> <i>psr</i>,R<i>m<br>
+</i>MSR<i>«cond»</i> <i>psrf</i>,R<i>m<br>
+</i>MSR<i>«cond»</i> <i>psrf</i>,#<i>expression</i></tt></p>
 
-<p><tt>MUL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>m</i>,R<i>s<br>
-</i>MLA<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>m</i>,R<i>s</i>,R<i>n</i></tt></p>
+<p><tt>MUL<i>«cond»«</i>S<i>»</i> R<i>d</i>,R<i>m</i>,R<i>s<br>
+</i>MLA<i>«cond»«</i>S<i>»</i> R<i>d</i>,R<i>m</i>,R<i>s</i>,R<i>n</i></tt></p>
 
-<p><tt>UMULL|SMULL|UMLAL|SMLAL<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i></tt></p>
+<p><tt>UMULL|SMULL|UMLAL|SMLAL<i>«cond»«</i>S<i>»</i> R<i>dLo</i>,R<i>dHi</i>,R<i>m</i>,R<i>s</i></tt></p>
 
-<p><tt>LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,<i>address</i></tt></p>
+<p><tt>LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,<i>address</i></tt></p>
 
-<p><tt>LDM|STM<i>&laquo;cond&raquo;</i>FD|ED|FA|EA|IA|IB|DA|DB R<i>n&laquo;</i>!<i>&raquo;</i>,<i>Rlist&laquo;</i>^<i>&raquo;</i></tt></p>
+<p><tt>LDM|STM<i>«cond»</i>FD|ED|FA|EA|IA|IB|DA|DB R<i>n«</i>!<i>»</i>,<i>Rlist«</i>^<i>»</i></tt></p>
 
-<p><tt>SWP<tt><i>&laquo;cond&raquo;&laquo;</i></tt>B<tt><i>&raquo;</i></tt> R<tt><i>d</i></tt>,R<tt><i>m</i></tt>,[R<tt><i>n</i></tt>]</tt></p>
+<p><tt>SWP<tt><i>«cond»«</i></tt>B<tt><i>»</i></tt> R<tt><i>d</i></tt>,R<tt><i>m</i></tt>,[R<tt><i>n</i></tt>]</tt></p>
 
-<p><tt>SWI<i>&laquo;cond&raquo;</i> <i>expression</i></tt></p>
+<p><tt>SWI<i>«cond»</i> <i>expression</i></tt></p>
 
-<p><tt>CDP<i>&laquo;cond&raquo;</i> CP#,<i>operation</i>,CR<i>d</i>,CR<i>n</i>,CR<i>m&laquo;</i>,<i>info&raquo;</i></tt></p>
+<p><tt>CDP<i>«cond»</i> CP#,<i>operation</i>,CR<i>d</i>,CR<i>n</i>,CR<i>m«</i>,<i>info»</i></tt></p>
 
-<p><tt>LDC|STC<i>&laquo;cond&raquo;&laquo;</i>L<i>&raquo;</i> CP#,CR<i>d</i>,<i>
+<p><tt>LDC|STC<i>«cond»«</i>L<i>»</i> CP#,CR<i>d</i>,<i>
 address</i></tt></p>
 
-<p><tt>MCR|MRC<i>&laquo;cond&raquo;</i> CP#,<i>operation</i>,R<i>d</i>,CR<i>n</i>,CR<i>m&laquo;</i>,<i>info&raquo;</i></tt></p>
+<p><tt>MCR|MRC<i>«cond»</i> CP#,<i>operation</i>,R<i>d</i>,CR<i>n</i>,CR<i>m«</i>,<i>info»</i></tt></p>
 
 <h6><a name="idx-194"></a>Parameters for the above, alphabetically sorted</h6>
 
@@ -1952,11 +1952,11 @@ address</i></tt></p>
 <td align="left" valign="top"><tt>[R</i>n</i>]</tt>
 <td align="left" valign="top">offset of zero
 <tr>
-<td align="left" valign="top"><tt>[R</i>n</i>,#</i>expression</i>]</i>&laquo;</i>!</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt>[R</i>n</i>,#</i>expression</i>]</i>«</i>!</i>»</i></tt>
 <td align="left" valign="top">offset of <tt><i>expression</i></tt> bytes
 <tr>
-<td align="left" valign="top"><tt>[R</i>n</i>,</i>&laquo;</i>+|-</i>&raquo;</i>R</i>m&laquo;</i>,</i>shift&raquo;</i>]</i>&laquo;</i>!</i>&raquo;</i></tt>
-<td align="left" valign="top">offset of <i>&plusmn;</i>contents of index register, shifted by <tt><i>shift</i></tt> (not available for LDC/STC).
+<td align="left" valign="top"><tt>[R</i>n</i>,</i>«</i>+|-</i>»</i>R</i>m«</i>,</i>shift»</i>]</i>«</i>!</i>»</i></tt>
+<td align="left" valign="top">offset of <i>±</i>contents of index register, shifted by <tt><i>shift</i></tt> (not available for LDC/STC).
 </table>
 
 <li>A post-indexed addressing specification:
@@ -1966,22 +1966,22 @@ address</i></tt></p>
 <td align="left" valign="top"><tt>[R</i>n</i>],#</i>expression</i></tt>
 <td align="left" valign="top">offset of <tt><i>expression</i></tt> bytes
 <tr>
-<td align="left" valign="top"><tt>[R</i>n</i>],</i>&laquo;</i>+|-</i>&raquo;</i>R</i>m&laquo;</i>,</i>shift&raquo;</i></tt>
-<td align="left" valign="top">offset of <i>&plusmn;</i>contents of index register, shifted by <tt><i>shift</i></tt> (not available for LDC/STC).
+<td align="left" valign="top"><tt>[R</i>n</i>],</i>«</i>+|-</i>»</i>R</i>m«</i>,</i>shift»</i></tt>
+<td align="left" valign="top">offset of <i>±</i>contents of index register, shifted by <tt><i>shift</i></tt> (not available for LDC/STC).
 </table>
 
 <p><tt>R</i>n</i></tt> and <tt>R</i>m</i></tt> are expressions evaluating to a valid ARM register number. Note if <tt>R</i>n</i></tt> is R15 then ObjAsm will subtract 8 from the offset value to allow for ARM pipelining.</p>
 
 <p><tt><i>shift</i></tt> is a general shift operation (see the chapter entitled <a href="#19933">Shift types</A>), but note that the shift amount may not be specified by a register.</p>
 
-<p><tt><i>&laquo;</i>!</i>&raquo;</i></tt> if present sets the W bit to write-back the base register.</p>
+<p><tt><i>«</i>!</i>»</i></tt> if present sets the W bit to write-back the base register.</p>
 
 </ul>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>B</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>B</i>»</i></tt>
 <td align="left" valign="top">means to transfer a byte, otherwise a word is transferred.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;cond&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«cond»</i></tt>
 <td align="left" valign="top">is a two-character condition mnemonic; see the chapter entitled <a href="#95128">The condition field</A>.
 <tr>
 <td align="left" valign="top"><tt>CP#</tt>
@@ -1999,12 +1999,12 @@ address</i></tt></p>
 <td align="left" valign="top"><tt><i>info</i></tt>
 <td align="left" valign="top">where present is evaluated to a constant and placed in the <tt>CP</tt> field.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>L</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>L</i>»</i></tt>
 <td align="left" valign="top">when present perform long transfer (N=1), otherwise perform short transfer (N=0).
 <tr>
 <td align="left" valign="top"><tt><i>op2</i></tt>
 <td align="left" valign="top">may be any of the operands that the barrel shifter can produce.
-<p>The syntax is <tt>R</i>m&laquo;</i>,</i>shift&raquo;</i></tt> or <tt>#</i>expression</i></tt></p>
+<p>The syntax is <tt>R</i>m«</i>,</i>shift»</i></tt> or <tt>#</i>expression</i></tt></p>
 
 <p>If <tt>#</i>expression</i></tt> is used, ObjAsm will attempt to match the expression by generating a shifted immediate 8-bit field. If this is impossible, it will give an error.</p>
 
@@ -2013,7 +2013,7 @@ address</i></tt></p>
 <td align="left" valign="top"><tt><i>operation</i></tt>
 <td align="left" valign="top">is evaluated to a constant and placed in the <tt>CP</tt> <tt>Opc</tt> field.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>P</i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>P</i>»</i></tt>
 <td align="left" valign="top">means to take the result of a CMN, CMP, TEQ or TST operation, and move it to the bits of R15 that hold the PSR - even though the instruction has no destination register. Bits corresponding to the PC are masked out, as are (in User mode) the I, F, and mode bits.
 <tr>
 <td align="left" valign="top"><tt><i>psr</i></tt>
@@ -2030,16 +2030,16 @@ address</i></tt></p>
 <td align="left" valign="top"><tt><i>Rlist</i></tt>
 <td align="left" valign="top">is either a comma-separated list of registers and/or of register ranges indicated by hyphens, all enclosed in <tt>{}</tt> (e.g. <tt>{R0,R2-R7,R10}</tt>); or an expression evaluating to the 16 bit operand.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>S<i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>S<i>»</i></tt>
 <td align="left" valign="top">means to set the PSR's condition codes from the operation. ObjAsm forces this for CMN, CMP, TEQ and TST, provided the P flag is not specified.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>T<i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>T<i>»</i></tt>
 <td align="left" valign="top">means to set the W bit in a post-indexed instruction, forcing non-privileged mode for the transfer cycle. T is not allowed when a pre-indexed addressing mode is specified or implied.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>!<i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>!<i>»</i></tt>
 <td align="left" valign="top">if present sets the W bit to write-back the base register.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>^<i>&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>^<i>»</i></tt>
 <td align="left" valign="top">if present sets the S bit to load the PSR with the PC, or forces storing of user bank registers when in a non-user mode.
 </table>
 
@@ -2120,7 +2120,7 @@ address</i></tt></p>
 <dt>
 <h5><a name="idx-198"></a>Assembler syntax</h5>
 <dd>
-<p><tt>ADR<i>&laquo;cond&raquo;</i> <i>register</i>,<i>expression</i></tt></p>
+<p><tt>ADR<i>«cond»</i> <i>register</i>,<i>expression</i></tt></p>
 
 <dt>
 <h5><a name="idx-199"></a>Synopsis</h5>
@@ -2154,7 +2154,7 @@ address</i></tt></p>
 <dt>
 <h5><a name="idx-203"></a>Assembler syntax</h5>
 <dd>
-<p><tt>ADR<i>&laquo;cond&raquo;</i>L <i>register</i>,<i>expression</i></tt></p>
+<p><tt>ADR<i>«cond»</i>L <i>register</i>,<i>expression</i></tt></p>
 
 <dt>
 <h5><a name="idx-204"></a>Synopsis</h5>
@@ -2185,4 +2185,4 @@ address</i></tt></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/ASM/INTRO.HTML b/TOOLBOX/ASM/INTRO.HTML
index c50327c..8d6ca18 100644
--- a/TOOLBOX/ASM/INTRO.HTML
+++ b/TOOLBOX/ASM/INTRO.HTML
@@ -135,10 +135,10 @@
 <td align="left" valign="top"><tt>&amp;1C</tt>
 <td align="left" valign="top">Hexadecimal numbers are preceded with an ampersand.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;instruction&raquo;</i></tt>
-<td align="left" valign="top">Italic guillemots <i>&laquo;&raquo;</i> enclose optional items in the syntax.
+<td align="left" valign="top"><tt><i>«instruction»</i></tt>
+<td align="left" valign="top">Italic guillemots <i>«»</i> enclose optional items in the syntax.
 <p>For example, the Assembler ObjAsm accepts a three field source line which may be expressed in the form:</p>
-<p><tt><i>&laquo;instruction&raquo; &laquo;label&raquo; &laquo;;comment&raquo;</i></tt></p>
+<p><tt><i>«instruction» «label» «;comment»</i></tt></p>
 <tr>
 <td align="left" valign="top"><tt>ALIGN</tt>
 <td align="left" valign="top">Text that you type exactly as it appears in the manual. For example:
diff --git a/TOOLBOX/ASM/MACROS.HTML b/TOOLBOX/ASM/MACROS.HTML
index ef4f5cb..7fdf7e7 100644
--- a/TOOLBOX/ASM/MACROS.HTML
+++ b/TOOLBOX/ASM/MACROS.HTML
@@ -46,14 +46,14 @@ NonZero</pre></p>
 <p><tt>MACRO</tt><a name="marker-803652"></a></p>
 <p>This is immediately followed by a <a name="marker-803665"></a>macro prototype statement which takes the form:</p>
 
-<p><tt><i>&laquo;</i>$<i>label&raquo;</i> macroname <i>&laquo;</i>$<i>parameter&raquo;&laquo;</i>,$<i>parameter&raquo;&laquo;</i>,$<i>parameter&raquo;</i>...</tt></p>
+<p><tt><i>«</i>$<i>label»</i> macroname <i>«</i>$<i>parameter»«</i>,$<i>parameter»«</i>,$<i>parameter»</i>...</tt></p>
 
 <table>
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>$<i>label&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>$<i>label»</i></tt>
 <td align="left" valign="top">If present, it is treated as an additional parameter.
 <tr>
-<td align="left" valign="top"><tt><i>&laquo;</i>$<i>parameter&raquo;</i></tt>
+<td align="left" valign="top"><tt><i>«</i>$<i>parameter»</i></tt>
 <td align="left" valign="top">Parameters are passed to the macro as strings and substituted before syntax analysis. Any number of them may be given.
 </table>
 
diff --git a/TOOLBOX/ASM/OBJASM.HTML b/TOOLBOX/ASM/OBJASM.HTML
index 5876953..2a1fce1 100644
--- a/TOOLBOX/ASM/OBJASM.HTML
+++ b/TOOLBOX/ASM/OBJASM.HTML
@@ -212,8 +212,8 @@
 <p>The ObjAsm RISC OS desktop interface drives the ObjAsm tool underneath by issuing a command line constructed from your SetUp options. The Command line SetUp menu option allows you to view the command line constructed in this way.</p>
 <p>The <a name="marker-515256"></a>Make tool allows you to construct makefiles with assembly operations specified using the ObjAsm desktop interface (by following the Tool options item of Make). You can therefore construct makefiles without understanding the command line syntax of ObjAsm.</p>
 <p>The command to invoke ObjAsm takes either of the forms:</p>
-<p><pre>ObjAsm &laquo;options&raquo; sourcefile objectfile
-ObjAsm &laquo;options&raquo; -o objectfile sourcefile</pre></p>
+<p><pre>ObjAsm «options» sourcefile objectfile
+ObjAsm «options» -o objectfile sourcefile</pre></p>
 <p>The options are listed below, split into two sections: those for which there is a direct equivalent in the SetUp dialogue box or menu, and those others for which there is no equivalent. Upper case is used to show the allowable abbreviations. Note that to understand what many of these options do it may be necessary to refer to some of the documentation above.</p>
 
 <dt>
@@ -225,7 +225,7 @@ ObjAsm &laquo;options&raquo; -o objectfile sourcefile</pre></p>
 <th align="left" valign="top">Command line option
 <th align="left" valign="top">Desktop equivalent
 <tr>
-<td align="left" valign="top"><tt>-I </i>dir&laquo;</i>,</i>dir&raquo;</i></tt><td align="left" valign="top"><a href="#29155"><b>Include</b> writable icon in dialogue box</a>
+<td align="left" valign="top"><tt>-I </i>dir«</i>,</i>dir»</i></tt><td align="left" valign="top"><a href="#29155"><b>Include</b> writable icon in dialogue box</a>
 <tr>
 <td align="left" valign="top"><tt>-ThrowBack</tt>
 <td align="left" valign="top"><a href="#80763"><b>Throwback</b> option icon in dialogue box</a>
@@ -298,7 +298,7 @@ ObjAsm &laquo;options&raquo; -o objectfile sourcefile</pre></p>
 <td align="left" valign="top" colspan="2"><tt>-BIgend</tt>
 <td align="left" valign="top">Assemble code suitable for a big-endian ARM, by setting the built-in variable <tt>{ENDIAN}</tt> to "<tt>big</tt>".
 <tr>
-<td align="left" valign="top" colspan="3"><tt>-Apcs <i>option&laquo;</i>/<i>qualifier&raquo;&laquo;</i>/<i>qualifier...&raquo;</i></tt>
+<td align="left" valign="top" colspan="3"><tt>-Apcs <i>option«</i>/<i>qualifier»«</i>/<i>qualifier...»</i></tt>
 <tr>
 <td align="left" valign="top" colspan="2"><td align="left" valign="top">Specifies whether the <a name="marker-515281"></a>ARM Procedure Call Standard is in use, and also specifies some attributes of <a name="marker-515282"></a>CODE AREAs. By default the <a name="marker-515283"></a>register names <tt>R0</tt>-<tt>R15</tt>, <tt>r0</tt>-<tt>r15</tt>, <tt>sp</tt>, <tt>SP</tt>, <tt>lr</tt>, <tt>LR</tt>, <tt>pc</tt>, and <tt>PC</tt> are pre-declared. If the APCS is in use the following register names are also pre-declared: <tt>a1</tt>-<tt>a4</tt>, <tt>v1</tt>-<tt>v6</tt>, <tt>sl</tt>, <tt>fp</tt>, and <tt>ip</tt>.
 <p>There are two APCS options: <tt>NONE</tt> and <tt>3</tt>. The SetUp menu's <a href="#41770"><b>No APCS registers</b> option</A> - when chosen - declares the APCS in use as <tt>NONE</tt>. The default behaviour is to use the <tt>3/26bit/SWStackcheck</tt> APCS variant used by RISC OS</p>
@@ -340,4 +340,4 @@ ObjAsm &laquo;options&raquo; -o objectfile sourcefile</pre></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/ASM/WARNINGS.HTML b/TOOLBOX/ASM/WARNINGS.HTML
index d00919d..a0a480a 100644
--- a/TOOLBOX/ASM/WARNINGS.HTML
+++ b/TOOLBOX/ASM/WARNINGS.HTML
@@ -190,93 +190,93 @@ c)  TEQP PC,#0
 
 <p><pre>    <i>opcode</i>NV ...</pre></p>
 
-<p>i.e. any operation where <tt><i>&laquo;cond&raquo;</i></tt>=<tt>NV</tt></p>
+<p>i.e. any operation where <tt><i>«cond»</i></tt>=<tt>NV</tt></p>
 <p>By avoiding the use of the 'NV' condition code, 2<sup>28</sup> instructions become free for future expansion.</p>
 <p>Note: It is recommended that the instruction <tt>MOV R0,R0</tt> be used as a general purpose <a name="marker-557429"></a>NOP.</p>
 
 <h6><a name="idx-231"></a>Data processing</h6>
 <p>Avoid using R15 in the R<i>s</i> position of a <a name="marker-557430"></a>data processing instruction:</p>
 
-<p><pre>    MOV|MVN<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>m</i>,<i>shiftname</i> R15</pre></p>
+<p><pre>    MOV|MVN<i>«cond»«</i>S<i>»</i> R<i>d</i>,R<i>m</i>,<i>shiftname</i> R15</pre></p>
 
-<p><pre>    CMP|CMN|TEQ|TST<i>&laquo;cond&raquo;&laquo;</i>P<i>&raquo;</i> R<i>n</i>,R<i>m</i>,<i>shiftname</i> R15</pre></p>
+<p><pre>    CMP|CMN|TEQ|TST<i>«cond»«</i>P<i>»</i> R<i>n</i>,R<i>m</i>,<i>shiftname</i> R15</pre></p>
 
-<p><pre>    ADC|ADD|SBC...|EOR<i>&laquo;cond&raquo;&laquo;<i>S</i>&raquo;</i> R<i>d</i>,R<i>n</i>,<i>shiftname</i> R15</pre></p>
+<p><pre>    ADC|ADD|SBC...|EOR<i>«cond»«<i>S</i>»</i> R<i>d</i>,R<i>n</i>,<i>shiftname</i> R15</pre></p>
 
 <p>Shifting a register by an amount dependent upon the code position should be avoided.</p>
 
 <h6><a name="idx-232"></a>Multiply and multiply-accumulate</h6>
 <p>Do not specify <a name="marker-557435"></a>R15 as the destination register as only the PSR will be affected by the result of the operation:</p>
 
-<p><pre>    MUL<a name="marker-557431"></a><i>&laquo;cond&raquo;&laquo;</i>S</i>&raquo;</i> R15,R<i>m</i>,R<i>s</i>
-    MLA<a name="marker-557432"></a><i>&laquo;cond&raquo;&laquo;</i>S</i>&raquo;</i> R15,R<i>m</i>,R<i>s</i>,R<i>n</i></pre></p>
+<p><pre>    MUL<a name="marker-557431"></a><i>«cond»«</i>S</i>»</i> R15,R<i>m</i>,R<i>s</i>
+    MLA<a name="marker-557432"></a><i>«cond»«</i>S</i>»</i> R15,R<i>m</i>,R<i>s</i>,R<i>n</i></pre></p>
 
 <p>Do not use the same register in the R<i>d</i> and R<i>m</i> positions, as the result of the operation will be incorrect:</p>
 
-<p><pre>    MUL</i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>d</i>,R<i>s</i>
-    MLA<i>&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>d</i>,R<i>s</i></pre></p>
+<p><pre>    MUL</i>«cond»«</i>S<i>»</i> R<i>d</i>,R<i>d</i>,R<i>s</i>
+    MLA<i>«cond»«</i>S<i>»</i> R<i>d</i>,R<i>d</i>,R<i>s</i></pre></p>
 
 <h6><a name="idx-233"></a>Single data transfer</h6>
 <p>Do not use a <a name="marker-557436"></a>PC relative load or store with base writeback as the effects may vary in future processors:</p>
 
-<p><pre>    LDR|STR<a name="marker-557433"></a><a name="marker-557434"></a><i>&laquo;cond&raquo;&laquo;</i>B</i>&raquo;&laquo;</i>T</i>&raquo;</i> R<i>d</i>,[R15,#<i>expression</i>]!
-    LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,[R15,<i>&laquo;</i>-<i>&raquo;</i>R<i>m</i><i>&laquo;</i>,<i>shift&raquo;</i>]!</pre></p>
+<p><pre>    LDR|STR<a name="marker-557433"></a><a name="marker-557434"></a><i>«cond»«</i>B</i>»«</i>T</i>»</i> R<i>d</i>,[R15,#<i>expression</i>]!
+    LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,[R15,<i>«</i>-<i>»</i>R<i>m</i><i>«</i>,<i>shift»</i>]!</pre></p>
 
-<p><pre>    LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,[R15],#<i>expression</i>
-    LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,[R15],<i>&laquo;</i>-<i>&raquo;</i>R<i>m&laquo;</i>,<i>shift&raquo;</i></pre></p>
+<p><pre>    LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,[R15],#<i>expression</i>
+    LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,[R15],<i>«</i>-<i>»</i>R<i>m«</i>,<i>shift»</i></pre></p>
 
 <p>Note: It is safe to use pre-indexed PC relative loads and stores <b>without</b> base writeback.</p>
 <p>Avoid using R15 as the register offset (R<i>m</i>) in single data transfers as the value used will be PC+PSR which can lead to address exceptions:</p>
 
-<p><pre>    LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,[R<i>n</i>,<i>&laquo;</i>-<i>&raquo;</i>R15<i>&laquo;</i>,<i>shift&raquo;</i>]<i>&laquo;</i>!<i>&raquo;</i>
-    LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,[R<i>n</i>],<i>&laquo;</i>-<i>&raquo;</i>R15<i>&laquo;</i>,<i>shift&raquo;</i></pre></p>
+<p><pre>    LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,[R<i>n</i>,<i>«</i>-<i>»</i>R15<i>«</i>,<i>shift»</i>]<i>«</i>!<i>»</i>
+    LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,[R<i>n</i>],<i>«</i>-<i>»</i>R15<i>«</i>,<i>shift»</i></pre></p>
 
 <p>A byte load or store operation on R15 must not be specified, as R15 contains the PC, and should always be treated as a 32 bit quantity:</p>
 
-<p><pre>    LDR|STR<i>&laquo;cond&raquo;</i>B<i>&laquo;</i>T<i>&raquo;</i> R15,<i>address</i></pre></p>
+<p><pre>    LDR|STR<i>«cond»</i>B<i>«</i>T<i>»</i> R15,<i>address</i></pre></p>
 
 <p>A post-indexed LDR|STR where R<i>m</i>=R<i>n</i> must not be used (this instruction is very difficult for the abort handler to unwind when late aborts are configured - which do not prevent base writeback):</p>
 
-<p><pre>    LDR|STR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>d</i>,[R<i>n</i>],<i>&laquo;</i>-<i>&raquo;</i>R<i>n</i><i>&laquo;</i>,<i>shift&raquo;</i></pre></p>
+<p><pre>    LDR|STR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>d</i>,[R<i>n</i>],<i>«</i>-<i>»</i>R<i>n</i><i>«</i>,<i>shift»</i></pre></p>
 
 <p>Do not use the same register in the R<i>d</i> and R<i>m</i> positions of an LDR which specifies (or implies) base writeback; such an instruction is ambiguous, as it is not clear whether the end value in the register should be the loaded data or the updated base:</p>
-<p><pre>    LDR</i>&laquo;cond&raquo;&laquo;</i>B</i>&raquo;&laquo;</i>T</i>&raquo;</i> R<i>n</i>,[R<i>n</i>,#</i>expression</i>]!
-    LDR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>n</i>,[R<i>n</i>,<i>&laquo;</i>-<i>&raquo;</i>R<i>m</i><i>&laquo;</i>,<i>shift&raquo;</i>]!</pre></p>
+<p><pre>    LDR</i>«cond»«</i>B</i>»«</i>T</i>»</i> R<i>n</i>,[R<i>n</i>,#</i>expression</i>]!
+    LDR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>n</i>,[R<i>n</i>,<i>«</i>-<i>»</i>R<i>m</i><i>«</i>,<i>shift»</i>]!</pre></p>
 
-<p><pre>    LDR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>n</i>,[R<i>n</i>],#</i>expression</i>
-    LDR<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;&laquo;</i>T<i>&raquo;</i> R<i>n</i>,[R<i>n</i>],<i>&laquo;</i>-<i>&raquo;</i>R<i>m</i><i>&laquo;</i>,<i>shift&raquo;</i></pre></p>
+<p><pre>    LDR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>n</i>,[R<i>n</i>],#</i>expression</i>
+    LDR<i>«cond»«</i>B<i>»«</i>T<i>»</i> R<i>n</i>,[R<i>n</i>],<i>«</i>-<i>»</i>R<i>m</i><i>«</i>,<i>shift»</i></pre></p>
 
 <h6><a name="idx-234"></a>Block data transfer</h6>
 <p>Do not specify base writeback when forcing user mode block data transfer as the writeback may target the wrong register:</p>
-<p><pre>    STM<a name="marker-557437"></a><i>&laquo;cond&raquo;</i>&lt;FD|ED...|DB&gt; R<i>n</i>!,<i>Rlist</i>^
-    LDM<a name="marker-557438"></a><i>&laquo;cond&raquo;</i>&lt;FD|ED...|DB&gt; R<i>n</i>!,<i>Rlist</i>^ </pre></p>
+<p><pre>    STM<a name="marker-557437"></a><i>«cond»</i>&lt;FD|ED...|DB&gt; R<i>n</i>!,<i>Rlist</i>^
+    LDM<a name="marker-557438"></a><i>«cond»</i>&lt;FD|ED...|DB&gt; R<i>n</i>!,<i>Rlist</i>^ </pre></p>
 
 <p>where <tt><i>Rlist</i></tt> does not include R15.</p>
 
 <p>Note: The instruction:</p>
 
-<p><pre>    LDM<i>&laquo;cond&raquo;</i>&lt;FD|ED...|DB&gt; R<i>n</i>!,&lt;<i>Rlist</i>,R15&gt;^</pre></p>
+<p><pre>    LDM<i>«cond»</i>&lt;FD|ED...|DB&gt; R<i>n</i>!,&lt;<i>Rlist</i>,R15&gt;^</pre></p>
 
 <p>does <b>not</b> force user mode data transfer, and can be used safely.</p>
 <p>Do not perform a PC relative block data transfer, as the PC+PSR is used to form the base address which can lead to address exceptions:</p>
 
-<p><pre>    LDM|STM<i>&laquo;cond&raquo;</i>&lt;FD|ED...|DB&gt; R15<i>&laquo;</i>!<i>&raquo;</i>,<i>Rlist&laquo;</i>^<i>&raquo;</i></pre></p>
+<p><pre>    LDM|STM<i>«cond»</i>&lt;FD|ED...|DB&gt; R15<i>«</i>!<i>»</i>,<i>Rlist«</i>^<i>»</i></pre></p>
 
 <h6><a name="idx-235"></a>Single data swap</h6>
 <p>Do not perform a PC relative swap as its behaviour may change in the future:</p>
 
-<p><pre>    SWP<a name="marker-557439"></a><i>&laquo;cond&raquo;&laquo;</i>B</i>&raquo;</i> R<i>d</i>,R<i>m</i>,[R15]</pre></p>
+<p><pre>    SWP<a name="marker-557439"></a><i>«cond»«</i>B</i>»</i> R<i>d</i>,R<i>m</i>,[R15]</pre></p>
 
 <p>Avoid specifying R15 as the source or destination register:</p>
 
-<p><pre>    SWP<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;</i> R15,R<i>m</i>,[R<i>n</i>]
-    SWP<i>&laquo;cond&raquo;&laquo;</i>B<i>&raquo;</i> R<i>d</i>,R15,[R<i>n</i>]</pre></p>
+<p><pre>    SWP<i>«cond»«</i>B<i>»</i> R15,R<i>m</i>,[R<i>n</i>]
+    SWP<i>«cond»«</i>B<i>»</i> R<i>d</i>,R15,[R<i>n</i>]</pre></p>
 
 <h6><a name="idx-236"></a>Coprocessor data transfers</h6>
 <p>When performing a PC relative coprocessor data transfer, writeback to R15 is prevented so the W bit should not be set:</p>
-<p><pre>    LDC|STC<a name="marker-557440"></a><a name="marker-557441"></a><i>&laquo;cond&raquo;&laquo;</i>L<i>&raquo;</i> CP#,CR<i>d</i>,[R15]!</pre></p>
-<p><pre>    LDC|STC<i>&laquo;cond&raquo;&laquo;</i>L<i>&raquo;</i> CP#,CR<i>d</i>,[R15,#<i>expression</i>]!</pre></p>
-<p><pre>    LDC|STC<i>&laquo;cond&raquo;&laquo;</i>L<i>&raquo;</i> CP#,CR<i>d</i>,[R15]#<i>expression</i>!</pre></p>
+<p><pre>    LDC|STC<a name="marker-557440"></a><a name="marker-557441"></a><i>«cond»«</i>L<i>»</i> CP#,CR<i>d</i>,[R15]!</pre></p>
+<p><pre>    LDC|STC<i>«cond»«</i>L<i>»</i> CP#,CR<i>d</i>,[R15,#<i>expression</i>]!</pre></p>
+<p><pre>    LDC|STC<i>«cond»«</i>L<i>»</i> CP#,CR<i>d</i>,[R15]#<i>expression</i>!</pre></p>
 
 <h6><a name="idx-237"></a>Undefined instructions</h6>
 <p>ARM2 has two <a name="marker-557442"></a>undefined instructions, and ARM3 has only one (the other ARM2 undefined instruction has been defined as the Single data swap operation).</p>
@@ -286,7 +286,7 @@ c)  TEQP PC,#0
 <p>Care must be taken not to access a banked register (R8-R14) in the cycle following an in-line mode change. Thus the following code sequences should be avoided:</p>
 
 <ol>
-<li><tt>TSTP|TEQP|CMPP|CMNP</i>&laquo;cond&raquo;</i> R</tt><i>n</i><tt>,</i>Op2</i></tt>
+<li><tt>TSTP|TEQP|CMPP|CMNP</i>«cond»</i> R</tt><i>n</i><tt>,</i>Op2</i></tt>
 <li>any instruction that uses R8-R14 in its first cycle.
 </ol>
 
@@ -294,7 +294,7 @@ c)  TEQP PC,#0
 <p>The banked registers (R8-R14) should not be accessed in the cycle immediately after an LDM that forces user mode data transfer. Thus the following code sequence should be avoided:</p>
 
 <ol>
-<li><tt>LDM<i>&laquo;cond&raquo;</i>&lt;FD|ED...|DB&gt; R</tt><i>n</i><tt>,<i>Rlist</i>^</tt><br>
+<li><tt>LDM<i>«cond»</i>&lt;FD|ED...|DB&gt; R</tt><i>n</i><tt>,<i>Rlist</i>^</tt><br>
 where <tt><i>Rlist</i></tt> does <b>not</b> include R15
 <li>any instruction that uses R8-R14 in its first cycle.
 </ol>
@@ -311,8 +311,8 @@ where <tt><i>Rlist</i></tt> does <b>not</b> include R15
 <p>Warning: When the PC is used as a destination, operand, base or shift register, different results will be obtained depending on the instruction and the exact usage of R15.</p>
 </dl>
 <p>Full details of the value derived from or written into R15+PSR for each instruction class is given in the <a href="INSTRSET.HTML#17921">CPU instruction set</A>. Care must be taken when using R15 because small changes in the instruction can yield significantly different results. For example, consider data operations of the type:</p>
-<p><pre>    <i>opcode&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>n</i>,R<i>m</i>
- or <i>opcode&laquo;cond&raquo;&laquo;</i>S<i>&raquo;</i> R<i>d</i>,R<i>n,</i>R<i>m</i>,<i>shiftname</i> R<i>s</i></pre></p>
+<p><pre>    <i>opcode«cond»«</i>S<i>»</i> R<i>d</i>,R<i>n</i>,R<i>m</i>
+ or <i>opcode«cond»«</i>S<i>»</i> R<i>d</i>,R<i>n,</i>R<i>m</i>,<i>shiftname</i> R<i>s</i></pre></p>
  
 <ul>
 <li>When R15 is used in the R<i>m</i> position, it will give the value of the PC together with the PSR flags.
diff --git a/TOOLBOX/C/CCANDCPP.HTML b/TOOLBOX/C/CCANDCPP.HTML
index 0af117f..948f9a5 100644
--- a/TOOLBOX/C/CCANDCPP.HTML
+++ b/TOOLBOX/C/CCANDCPP.HTML
@@ -666,8 +666,8 @@ lineno</em>: <em>count, where count is the number of times function was executed
 <dd>
 <p>For normal use you do not need to understand the syntax of the underlying CC and C++ programs' command lines, as they are generated automatically for you from the <em>SetUp</em> dialogue box and menu settings.</p>
 <p>The syntax of the command lines is:</p>
-<p><pre>cc <i>&laquo;options&raquo;</i> <i>filenames</i>
-c++ <i>&laquo;options&raquo;</i> <i>filenames</i></pre></p>
+<p><pre>cc <i>«options»</i> <i>filenames</i>
+c++ <i>«options»</i> <i>filenames</i></pre></p>
 <p>By default, the C compiler and C++ translator look for source files, and create object, assembler and listing files, beneath the current work directory.</p>
 <p>Many aspects of the programs' operation can be controlled via command-line options. All options are prefixed by a minus sign. There are two classes of option: keywords and flags:</p>
 <ul>
@@ -710,26 +710,26 @@ c++ <i>&laquo;options&raquo;</i> <i>filenames</i></pre></p>
 <td align="left" valign="top" colspan="2" nowrap><tt>-bigend</tt> or <tt>-be</tt>
 <td align="left" valign="top">Compile code suitable for a big-endian ARM.
 <tr>
-<td align="left" valign="top" colspan="2" nowrap><tt>-apcs <i>&laquo;</i>3<i>&raquo;qualifiers</i></tt>
+<td align="left" valign="top" colspan="2" nowrap><tt>-apcs <i>«</i>3<i>»qualifiers</i></tt>
 <td align="left" valign="top">Specify which variant of the<a name="marker-812365"></a> ARM Procedure Call Standard is to be used by the compiler. At least one qualifier must be present, and there must be no space between qualifiers. The following qualifiers are permitted:
 <tr>
 <td align="left" valign="top" rowspan="12">&nbsp; <!-- necessary -->
-<td align="left" valign="top" nowrap><tt>/26<i>&laquo;</i>bit<i>&raquo;</i></tt>
+<td align="left" valign="top" nowrap><tt>/26<i>«</i>bit<i>»</i></tt>
 <td align="left" valign="top">26 bit APCS variant.
 <tr>
-<td align="left" valign="top" nowrap><tt>/32<i>&laquo;</i>bit<i>&raquo;</i></tt>
+<td align="left" valign="top" nowrap><tt>/32<i>«</i>bit<i>»</i></tt>
 <td align="left" valign="top">32 bit APCS variant.
 <tr>
-<td align="left" valign="top" nowrap><tt>/reent<i>&laquo;</i>rant<i>&raquo;</i></tt>
+<td align="left" valign="top" nowrap><tt>/reent<i>«</i>rant<i>»</i></tt>
 <td align="left" valign="top">Reentrant APCS variant.
 <tr>
-<td align="left" valign="top" nowrap><tt>/nonreent<i>&laquo;</i>rant<i>&raquo;</i></tt>
+<td align="left" valign="top" nowrap><tt>/nonreent<i>«</i>rant<i>»</i></tt>
 <td align="left" valign="top">Non reentrant APCS variant.
 <tr>
-<td align="left" valign="top" nowrap><tt>/swst<i>&laquo;</i>ackcheck<i>&raquo;</i></tt>
+<td align="left" valign="top" nowrap><tt>/swst<i>«</i>ackcheck<i>»</i></tt>
 <td align="left" valign="top">Software <a name="marker-812369"></a>stack checking APCS variant.
 <tr>
-<td align="left" valign="top" nowrap><tt>/noswst<i>&laquo;</i>ackcheck<i>&raquo;</i></tt>
+<td align="left" valign="top" nowrap><tt>/noswst<i>«</i>ackcheck<i>»</i></tt>
 <td align="left" valign="top">No software stack checking APCS variant.
 <tr>
 <td align="left" valign="top"><tt>/fp</tt>
@@ -744,10 +744,10 @@ c++ <i>&laquo;options&raquo;</i> <i>filenames</i></pre></p>
 <td align="left" valign="top"><tt>/fpe3</tt>
 <td align="left" valign="top">Floating point emulator 3 compatibility.
 <tr>
-<td align="left" valign="top"><tt>/fpr<i>&laquo;</i>egargs<i>&raquo;</i></tt>
+<td align="left" valign="top"><tt>/fpr<i>«</i>egargs<i>»</i></tt>
 <td align="left" valign="top">Floating point arguments passed in floating point registers.
 <tr>
-<td align="left" valign="top"><tt>/nofpr<i>&laquo;</i>egargs<i>&raquo;</i></tt>
+<td align="left" valign="top"><tt>/nofpr<i>«</i>egargs<i>»</i></tt>
 <td align="left" valign="top">Floating point arguments are not passed in floating point registers.
 <tr>
 <td align="left" valign="top" colspan="2" nowrap><tt>-depend <i>dependfile</i></tt>
@@ -789,7 +789,7 @@ c++ <i>&laquo;options&raquo;</i> <i>filenames</i></pre></p>
 <td align="left" valign="top">If this flag is specified, only the preprocessor phase of the compiler is executed (as with <tt>cc -E</tt>) but the only output produced is a list, on the standard output stream, of <i>makefile</i> dependency lines suitable for use by a make utility. This can be redirected to a file using standard UNIX/MS-DOS notation. For example:
 <p><pre>cc -M xxx.c &gt;&gt; Makefile.</pre></p>
 <tr>
-<td align="left" valign="top"><tt>-D<i>symbol&laquo;</i>=<i>value&raquo;</i></tt>
+<td align="left" valign="top"><tt>-D<i>symbol«</i>=<i>value»</i></tt>
 <td align="left" valign="top">Equivalent to <b>Define</b> in SetUp menu; see <a href="#51718">Define</a>.
 <tr>
 <td align="left" valign="top"><tt>-U<i>symbol</i></tt>
@@ -833,10 +833,10 @@ c++ <i>&laquo;options&raquo;</i> <i>filenames</i></pre></p>
 <td align="left" valign="top" wrap><tt>-o <i>file</i></tt>
 <td align="left" valign="top">The argument to the -o flag gives the name of the file which will hold the final output of the compilation step. In conjunction with -c, it gives the name of the object file; in conjunction with -S, it gives the name of the assembly language file. Otherwise, it names the final output of the link step.
 <tr>
-<td align="left" valign="top"><tt>-g<i>&laquo;options&raquo;</i></tt>
+<td align="left" valign="top"><tt>-g<i>«options»</i></tt>
 <td align="left" valign="top">Equivalent to <b>Debug</b> option icon in SetUp dialogue box and <b>Debug options</b> in SetUp menu; see pages <a href="#60776">Debug</a> and <a href="#62203">Debug options</a>.
 <tr>
-<td align="left" valign="top" bgcolor="lightgray"><tt>-p<i>&laquo;options&raquo;</i></tt>
+<td align="left" valign="top" bgcolor="lightgray"><tt>-p<i>«options»</i></tt>
 <td align="left" valign="top" bgcolor="lightgray">Equivalent to <b>Profile</b> in SetUp menu; see <a href="#59771">Profile</a>.
 <tr>
 <td align="left" valign="top"><tt>-S</tt>
@@ -1053,4 +1053,4 @@ tm2 hello</pre></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/C/CIMPL.HTML b/TOOLBOX/C/CIMPL.HTML
index 853fe0a..0ed2438 100644
--- a/TOOLBOX/C/CIMPL.HTML
+++ b/TOOLBOX/C/CIMPL.HTML
@@ -901,9 +901,9 @@ if (root == NULL) root = "$.arm.clib";</pre></p>
 <dl>
 <dd>
 <p>Pragmas recognised by the compiler come in two forms:</p>
-<p><tt>#pragma -<i>letter</i>&laquo;<i>digit</i>&raquo;</tt></p>
+<p><tt>#pragma -<i>letter</i>«<i>digit</i>»</tt></p>
 <p>and</p>
-<p><tt>#pragma &laquo;no_&raquo;<i>feature-name</i></tt></p> <!-- fix -->
+<p><tt>#pragma «no_»<i>feature-name</i></tt></p> <!-- fix -->
 <p>A short-form pragma given without a digit resets that pragma to its default state; otherwise to the state specified.</p>
 <p>For example:</p>
 <p><pre>#pragma -s1
@@ -1107,4 +1107,4 @@ __global_reg(1) x;</pre></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/C/CLIB.HTML b/TOOLBOX/C/CLIB.HTML
index e3e41a5..c650bf0 100644
--- a/TOOLBOX/C/CLIB.HTML
+++ b/TOOLBOX/C/CLIB.HTML
@@ -679,7 +679,7 @@ ases of C.
 <td align="left" valign="top">double value printed in the style <tt>[-]ddd.ddd</tt>
 <tr>
 <td align="left" valign="top" nowrap><tt>e, E</tt>
-<td align="left" valign="top">double value printed in the style <tt>[-]d.ddd...e&plusmn;dd</tt>
+<td align="left" valign="top">double value printed in the style <tt>[-]d.ddd...e±dd</tt>
 <tr>
 <td align="left" valign="top" nowrap><tt>g, G</tt>
 <td align="left" valign="top">double printed in f or e format, whichever is more appropriate
@@ -1838,4 +1838,4 @@ ases of C.
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/C/CMATHLIB.HTML b/TOOLBOX/C/CMATHLIB.HTML
index 3d98d3a..38eda5f 100644
--- a/TOOLBOX/C/CMATHLIB.HTML
+++ b/TOOLBOX/C/CMATHLIB.HTML
@@ -46,7 +46,7 @@ class complex;</pre></p>
 <dd>
 <dl>
 <dd>
-<p>Functions in the Complex Mathematics Library may return the conventional values <tt>(0, 0)</tt>, <tt>(0, </tt><i>&plusmn;</i><tt>HUGE)</tt>, <tt>(</tt><i>&plusmn;</i><tt>HUGE, 0)</tt>, or <tt>(</tt><i>&plusmn;</i><tt>HUGE, </tt><i>&plusmn;</i><tt>HUGE)</tt>, when the function is undefined for the given arguments or when the value is not representable. (<tt>HUGE</tt> is the largest-magnitude single-precision floating-point number and is defined in the file <tt>&lt;math.h&gt;</tt>. The header file <tt>&lt;math.h&gt;</tt> is included in the file <tt>&lt;complex.h&gt;</tt>.) In these cases, the external variable <tt>errno</tt> is set to the value <tt>EDOM</tt> or <tt>ERANGE</tt>.</p>
+<p>Functions in the Complex Mathematics Library may return the conventional values <tt>(0, 0)</tt>, <tt>(0, </tt><i>±</i><tt>HUGE)</tt>, <tt>(</tt><i>±</i><tt>HUGE, 0)</tt>, or <tt>(</tt><i>±</i><tt>HUGE, </tt><i>±</i><tt>HUGE)</tt>, when the function is undefined for the given arguments or when the value is not representable. (<tt>HUGE</tt> is the largest-magnitude single-precision floating-point number and is defined in the file <tt>&lt;math.h&gt;</tt>. The header file <tt>&lt;math.h&gt;</tt> is included in the file <tt>&lt;complex.h&gt;</tt>.) In these cases, the external variable <tt>errno</tt> is set to the value <tt>EDOM</tt> or <tt>ERANGE</tt>.</p>
 </dl>
 
 <dt>
@@ -209,7 +209,7 @@ public:
 <td align="center" valign="top" rowspan="2" >EXP
 <td align="center" valign="top">real too large/small
 <td align="center" valign="top">--
-<td align="center" valign="top">(<i>&plusmn;</i>H, <i>&plusmn;</i>H)
+<td align="center" valign="top">(<i>±</i>H, <i>±</i>H)
 <td align="center" valign="top">(0, 0)
 <tr>
 <td align="center" valign="top">imag too large
@@ -226,7 +226,7 @@ public:
 <td align="center" valign="top" rowspan="2" >SINH
 <td align="center" valign="top">real too large
 <td align="center" valign="top">--
-<td align="center" valign="top">(<i>&plusmn;</i>H, <i>&plusmn;</i>H)
+<td align="center" valign="top">(<i>±</i>H, <i>±</i>H)
 <td align="center" valign="top">--
 <tr>
 <td align="center" valign="top">imag too large
@@ -237,7 +237,7 @@ public:
 <td align="center" valign="top" rowspan="2" >COSH
 <td align="center" valign="top">real too large
 <td align="center" valign="top">--
-<td align="center" valign="top">(<i>&plusmn;</i>H, <i>&plusmn;</i>H)
+<td align="center" valign="top">(<i>±</i>H, <i>±</i>H)
 <td align="center" valign="top">--
 <tr>
 <td align="center" valign="top">imag too large
@@ -255,8 +255,8 @@ public:
 <td align="left" valign="top">(H, 0)
 <td align="left" valign="top"><tt>(HUGE, 0)</tt> is returned
 <tr>
-<td align="left" valign="top">(<i>&plusmn;</i>H, <i>&plusmn;</i>H)
-<td align="left" valign="top"><tt>(</tt><i>&plusmn;</i><tt>HUGE, </tt><i>&plusmn;</i><tt>HUGE)</tt> is returned
+<td align="left" valign="top">(<i>±</i>H, <i>±</i>H)
+<td align="left" valign="top"><tt>(</tt><i>±</i><tt>HUGE, </tt><i>±</i><tt>HUGE)</tt> is returned
 <tr>
 <td align="left" valign="top">(0, 0)
 <td align="left" valign="top"><tt>(0, 0)</tt> is returned
diff --git a/TOOLBOX/C/CMHG.HTML b/TOOLBOX/C/CMHG.HTML
index e5ca55b..02ab2a7 100644
--- a/TOOLBOX/C/CMHG.HTML
+++ b/TOOLBOX/C/CMHG.HTML
@@ -104,7 +104,7 @@ swi-chunk-base-number:  0x081400</pre></p>
 <dd>
 <p>For normal use you do not need to understand the syntax of the underlying CMHG program's command line, as it is generated automatically for you from the <b>SetUp</b> dialogue box and menu settings.</p>
 <p>The syntax of the CMHG command line is:</p>
-<p><tt>cmhg descfile&laquo;objfile &laquo;defsfile&raquo;&raquo;</tt></p>
+<p><tt>cmhg descfile«objfile «defsfile»»</tt></p>
 <table>
 <tr>
 <td align="left" valign="top"><tt><i>descfile</i></tt>
diff --git a/TOOLBOX/C/INTRO.HTML b/TOOLBOX/C/INTRO.HTML
index cc17235..70607b2 100644
--- a/TOOLBOX/C/INTRO.HTML
+++ b/TOOLBOX/C/INTRO.HTML
@@ -229,7 +229,7 @@ e control of makefiles, these being set up from a simple desktop interface
 <dt>
 <h5>The <a name="marker-804176"></a>ANSI C standard</h5>
 <dd>
-<p><em>The American National Standard for Information Systems - Programming Language C</em> is available with the reference number ANSI X3.159-1989 for &pound;45.00 from:</p>
+<p><em>The American National Standard for Information Systems - Programming Language C</em> is available with the reference number ANSI X3.159-1989 for £45.00 from:</p>
 <p>British Standards Institution<br>
 Foreign Sales Department<br>
 Linford Wood<br>
@@ -245,4 +245,4 @@ MK14 6LE</p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/C/TOANSI.HTML b/TOOLBOX/C/TOANSI.HTML
index 3bfbba6..d2250be 100644
--- a/TOOLBOX/C/TOANSI.HTML
+++ b/TOOLBOX/C/TOANSI.HTML
@@ -115,7 +115,7 @@ double b;
 <dd>
 <p>For normal use you do not need to understand the syntax of the underlying ToANSI program's command line, as it is generated automatically for you from the <b>SetUp</b> dialogue box and menu settings.</p>
 <p>The syntax of the ToANSI command line is:</p>
-<p><tt>toansi &laquo;options&raquo; &laquo;<i>infile</i> &laquo;<i>outfile</i>&raquo;&raquo;</tt></p>
+<p><tt>toansi «options» «<i>infile</i> «<i>outfile</i>»»</tt></p>
 
 <table>
 <tr>
@@ -132,4 +132,4 @@ double b;
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/C/TOPCC.HTML b/TOOLBOX/C/TOPCC.HTML
index 7c1555a..ca681ee 100644
--- a/TOOLBOX/C/TOPCC.HTML
+++ b/TOOLBOX/C/TOPCC.HTML
@@ -141,7 +141,7 @@ type a2;</pre></p>
 <dd>
 <p>For normal use you do not need to understand the syntax of the ToPCC command line, as it is generated automatically for you from the SetUp dialogue box setting before it is used.</p>
 <p>The syntax of the ToPCC command line is:</p>
-<p><tt>topcc <i>&laquo;options&raquo; &laquo;infile</i> &laquo;<i>outfile&raquo;&raquo;</i></tt></p>
+<p><tt>topcc <i>«options» «infile</i> «<i>outfile»»</i></tt></p>
 
 <table>
 <tr>
@@ -158,4 +158,4 @@ type a2;</pre></p>
 </dl>
 </dl>
 </body>
-</html>
\ No newline at end of file
+</html>
diff --git a/TOOLBOX/TOOLBOX/WINDOWS.HTML b/TOOLBOX/TOOLBOX/WINDOWS.HTML
index 99eba5f..42414ef 100644
--- a/TOOLBOX/TOOLBOX/WINDOWS.HTML
+++ b/TOOLBOX/TOOLBOX/WINDOWS.HTML
@@ -103,16 +103,16 @@ pointer y hot
 <td align="left" valign="top" colspan="2">88-byte structure is the standard block which is passed to Wimp_CreateWindow. The window is shown to contain no icons, since these are implemented by gadgets.
 <tr>
 <td align="left" valign="top">internal_bl
-<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the bottom left corner inside the window. &dagger;
+<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the bottom left corner inside the window. †
 <tr>
 <td align="left" valign="top">internal_tl
-<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the top left corner inside the window. &dagger;
+<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the top left corner inside the window. †
 <tr>
 <td align="left" valign="top">external_bl
-<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the bottom left corner outside the window. &dagger;
+<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the bottom left corner outside the window. †
 <tr>
 <td align="left" valign="top">external_tl
-<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the top left corner outside the window. &dagger;
+<td align="left" valign="top" colspan="2">the window template to be used for this toolbar. Anchored to the top left corner outside the window. †
 <tr>
 <td align="left" valign="top">show_event
 <td align="left" valign="top" colspan="2">the event code to be raised when the window is shown.
@@ -121,7 +121,7 @@ pointer y hot
 <td align="left" valign="top" colspan="2">the event code to be raised after the window has been hidden.
 </table>
 </dl>
-<p>&dagger; these templates must have the Toolbar bit set.</p>
+<p>† these templates must have the Toolbar bit set.</p>
 
 <dd>
 <h6><a name="idx-945"></a>Keyboard short-cut</h6>
diff --git a/TOOLBOX/TOOLBOXIX.HTML b/TOOLBOX/TOOLBOXIX.HTML
index c0509ae..fcdace5 100644
--- a/TOOLBOX/TOOLBOXIX.HTML
+++ b/TOOLBOX/TOOLBOXIX.HTML
@@ -1290,4 +1290,4 @@
 
 
 </body>
-</html>
\ No newline at end of file
+</html>
-- 
2.29.2

