
---------- Begin Simulation Statistics ----------
simSeconds                                   0.025997                       # Number of seconds simulated (Second)
simTicks                                  25996985293                       # Number of ticks simulated (Tick)
finalTick                                 25996985293                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     22.30                       # Real time elapsed on the host (Second)
hostTickRate                               1165621554                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     666836                       # Number of bytes of host memory used (Byte)
simInsts                                     21261050                       # Number of instructions simulated (Count)
simOps                                       30153683                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   953272                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1351987                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           313                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         83057461                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       11303197                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11303197                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11303197                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11303197                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        34821                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           34821                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        34821                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          34821                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1090375877                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1090375877                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1090375877                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1090375877                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11338018                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11338018                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11338018                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11338018                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003071                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003071                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003071                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003071                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 31313.743919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 31313.743919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 31313.743919                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 31313.743919                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        27541                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             27541                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        34821                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        34821                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        34821                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        34821                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1068577931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1068577931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1068577931                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1068577931                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30687.743919                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 30687.743919                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30687.743919                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 30687.743919                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  34565                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      8496383                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         8496383                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        17654                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         17654                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    540173835                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    540173835                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      8514037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8514037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 30597.815509                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 30597.815509                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        17654                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        17654                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    529122431                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    529122431                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 29971.815509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 29971.815509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2806814                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2806814                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        17167                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        17167                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    550202042                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    550202042                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2823981                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2823981                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006079                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006079                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 32049.982059                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 32049.982059                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        17167                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        17167                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    539455500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    539455500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006079                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006079                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 31423.982059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 31423.982059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.783553                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11338018                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              34821                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             325.608627                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              146797                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.783553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          207                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           45386893                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          45386893                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     21261050                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      30153683                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     29973322                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses         7541                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       151462                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1511243                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     29973322                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts         7541                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     41569237                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     24520021                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads         9339                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites         5343                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      8148126                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      8030521                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     15103216                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     11338140                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      8514145                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2823995                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 83057460.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1970631                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        75991      0.25%      0.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     18333968     60.80%     61.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult        50132      0.17%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv       351295      1.17%     62.38% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd          997      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt           32      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd          324      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu          672      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp           12      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt          736      0.00%     62.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc         1461      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift           90      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     62.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      8513291     28.23%     90.63% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2822243      9.36%     99.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead          854      0.00%     99.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite         1752      0.01%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     30153850                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       28381152                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          28381152                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      28381152                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         28381152                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1075                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1075                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1075                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1075                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     64288009                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     64288009                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     64288009                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     64288009                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     28382227                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      28382227                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     28382227                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     28382227                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000038                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 59802.799070                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 59802.799070                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 59802.799070                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 59802.799070                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1075                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1075                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1075                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1075                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     63615059                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     63615059                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     63615059                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     63615059                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 59176.799070                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 59176.799070                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 59176.799070                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 59176.799070                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    819                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     28381152                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        28381152                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1075                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1075                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     64288009                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     64288009                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     28382227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     28382227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 59802.799070                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 59802.799070                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1075                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1075                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     63615059                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     63615059                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 59176.799070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 59176.799070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.787828                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             28382227                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1075                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           26402.071628                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76059                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.787828                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          113529983                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         113529983                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 8514154                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2823995                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       310                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        60                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                28382262                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       146                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    36                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                18729                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          34975                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              14114                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               17167                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              17167                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           18729                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         2969                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       104207                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   107176                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        68800                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3991168                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   4059968                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             13705                       # Total snoops (Count)
system.l2bus.snoopTraffic                      475776                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               49601                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.007500                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.086277                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     49229     99.25%     99.25% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       372      0.75%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 49601                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             39551306                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1009425                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            32696919                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           71280                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        35384                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               372                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                57                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             20093                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                20150                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               57                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            20093                       # number of overall hits (Count)
system.l2cache.overallHits::total               20150                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1018                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           14728                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              15746                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1018                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          14728                       # number of overall misses (Count)
system.l2cache.overallMisses::total             15746                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     62227843                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    903809097                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     966036940                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     62227843                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    903809097                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    966036940                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1075                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         34821                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            35896                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1075                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        34821                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           35896                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.946977                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.422963                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.438656                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.946977                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.422963                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.438656                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 61127.547151                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 61366.723045                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61351.260003                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 61127.547151                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 61366.723045                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61351.260003                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            7434                       # number of writebacks (Count)
system.l2cache.writebacks::total                 7434                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1018                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        14728                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          15746                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1018                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        14728                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         15746                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     55855163                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    811611817                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    867466980                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     55855163                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    811611817                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    867466980                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.946977                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.422963                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.438656                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.946977                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.422963                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.438656                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 54867.547151                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 55106.723045                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 55091.260003                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 54867.547151                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 55106.723045                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 55091.260003                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     13705                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          301                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          301                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          9590                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             9590                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7577                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7577                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    460300617                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    460300617                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        17167                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        17167                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.441370                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.441370                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 60749.718490                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 60749.718490                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         7577                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         7577                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    412868597                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    412868597                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.441370                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.441370                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 54489.718490                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 54489.718490                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           57                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        10503                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        10560                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1018                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         7151                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         8169                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     62227843                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    443508480                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    505736323                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1075                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        17654                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        18729                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.946977                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.405064                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.436169                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 61127.547151                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 62020.483848                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 61909.208349                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1018                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         7151                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         8169                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     55855163                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    398743220                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    454598383                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.946977                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.405064                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.436169                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 54867.547151                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 55760.483848                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 55649.208349                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        27541                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        27541                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        27541                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        27541                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2040.255005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   70979                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 15753                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  4.505745                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  69486                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.519561                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    10.776331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2028.959113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000254                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.005262                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.990703                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.996218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             126                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             793                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1128                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                585993                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               585993                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      7433.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     14683.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.022653288560                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           420                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           420                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                45420                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                7001                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        15746                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        7434                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      15746                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      7434                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      45                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       19.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  15746                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  7434                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    15700                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     345                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     349                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     422                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     421                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     421                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          420                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       37.361905                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      25.627043                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     110.997398                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            411     97.86%     97.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            4      0.95%     98.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2      0.48%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            2      0.48%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            1      0.24%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            420                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          420                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.650000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.632999                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.756121                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                72     17.14%     17.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.71%     17.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               345     82.14%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            420                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2880                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1007744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                475776                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               38763879.29762560                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               18301198.95202266                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    25996975903                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1121526.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        65152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       939712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       474432                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2506136.741076010745                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 36146960.480568826199                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 18249500.649898298085                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        14728                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         7434                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     25546434                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    373584918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 506527762733                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25094.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25365.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  68136637.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        65152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       942592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1007744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        65152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        65152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       475776                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       475776                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         14728                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            15746                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         7434                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            7434                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2506137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        36257743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           38763879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2506137                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2506137                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     18301199                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          18301199                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     18301199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2506137                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       36257743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          57065078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 15701                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 7413                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1022                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           615                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          785                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          929                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           687                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           456                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           258                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                104737602                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               78505000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           399131352                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6670.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25420.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                13457                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                6503                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             85.71                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3142                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   469.896881                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   298.956751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   375.287690                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          647     20.59%     20.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          641     20.40%     40.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          297      9.45%     50.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          177      5.63%     56.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          235      7.48%     63.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          243      7.73%     71.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          102      3.25%     74.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          102      3.25%     77.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          698     22.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3142                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1004864                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              474432                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                38.653097                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                18.249501                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         10917060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          5787375                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        59940300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       20540700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2051668320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1835946630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   8436782400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    12421582785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    477.808586                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  21915536803                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    867880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   3213568490                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         11602500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          6136515                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        52164840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       18155160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2051668320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1681034880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   8567234400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    12387996615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    476.516661                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  22254564211                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    867880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2874541082                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8169                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7434                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              6200                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7577                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7577                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8169                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        45126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        45126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   45126                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      1483520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      1483520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1483520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15746                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15746    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15746                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25996985293                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            18503308                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           25724680                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          29380                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        13634                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
