module frequency_divider(CLOCK_50,outEnb,rst);
output reg outEnb;
input CLOCK_50;
input rst;
always @(posedge clk)
begin
if (~rst)
     outEnb <= 1'b0;
else
     outEnb <= ~outEnb;	
end
endmodule
 