Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5977889421ba45f58a4dcba7aecee94d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spongee_behav xil_defaultlib.tb_spongee xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1088,m=20740)
Compiling module xil_defaultlib.spongee(msg_len=20740,d_len=512,...
Compiling module xil_defaultlib.tb_spongee
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spongee_behav
