/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [49:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [24:0] celloutsig_0_4z;
  reg [9:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_0z & celloutsig_0_12z);
  assign celloutsig_0_25z = ~(celloutsig_0_0z & celloutsig_0_7z);
  assign celloutsig_1_7z = ~(celloutsig_1_6z | celloutsig_1_0z[14]);
  assign celloutsig_0_9z = ~(celloutsig_0_6z[4] | celloutsig_0_1z[1]);
  assign celloutsig_0_20z = ~(celloutsig_0_0z | celloutsig_0_16z[7]);
  assign celloutsig_0_23z = ~(celloutsig_0_12z | celloutsig_0_13z);
  assign celloutsig_1_2z = ~((in_data[179] | celloutsig_1_0z[15]) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z | in_data[182]) & (celloutsig_1_0z[0] | celloutsig_1_0z[15]));
  assign celloutsig_0_15z = ~((celloutsig_0_11z | celloutsig_0_13z) & (celloutsig_0_1z[0] | celloutsig_0_7z));
  assign celloutsig_0_21z = ~((celloutsig_0_9z | celloutsig_0_6z[6]) & (celloutsig_0_3z | celloutsig_0_15z));
  assign celloutsig_0_22z = ~((celloutsig_0_14z | in_data[38]) & (celloutsig_0_21z | celloutsig_0_9z));
  assign celloutsig_0_24z = ~((celloutsig_0_5z[4] | celloutsig_0_15z) & (celloutsig_0_7z | celloutsig_0_19z));
  assign celloutsig_1_6z = celloutsig_1_0z[0] | celloutsig_1_5z[1];
  assign celloutsig_1_19z = celloutsig_1_8z[6] | celloutsig_1_5z[0];
  assign celloutsig_0_11z = celloutsig_0_1z[0] | celloutsig_0_4z[10];
  assign celloutsig_0_12z = celloutsig_0_7z | celloutsig_0_1z[0];
  assign celloutsig_0_14z = celloutsig_0_9z | celloutsig_0_4z[7];
  assign celloutsig_0_19z = celloutsig_0_10z | celloutsig_0_4z[8];
  assign celloutsig_0_26z = celloutsig_0_16z[2] | celloutsig_0_22z;
  assign celloutsig_0_2z = { in_data[36:33], celloutsig_0_1z } & { in_data[92:84], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_1z === celloutsig_0_4z[18:13];
  assign celloutsig_0_0z = in_data[37:25] >= in_data[49:37];
  assign celloutsig_0_3z = celloutsig_0_1z[5:1] >= celloutsig_0_2z[7:3];
  assign celloutsig_1_18z = { in_data[185:173], celloutsig_1_7z } >= celloutsig_1_0z[19:6];
  assign celloutsig_0_10z = { celloutsig_0_2z[9:1], celloutsig_0_7z } >= { celloutsig_0_8z[4:2], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_1z = celloutsig_1_0z[17:12] >= in_data[108:103];
  assign celloutsig_1_5z = { in_data[186], celloutsig_1_4z, celloutsig_1_1z } << in_data[143:141];
  assign celloutsig_0_6z = { celloutsig_0_4z[22:21], celloutsig_0_1z, celloutsig_0_0z } << celloutsig_0_5z[8:0];
  assign celloutsig_0_1z = { in_data[29:25], celloutsig_0_0z } << in_data[86:81];
  assign celloutsig_1_8z = { in_data[177], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z } - { celloutsig_1_0z[19:13], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[60:46], celloutsig_0_2z } - { celloutsig_0_2z[8:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_1z - { celloutsig_0_5z[9:5], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z } - { in_data[53:47], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_16z[1], celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_22z } - { in_data[25:18], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[178:158] - in_data[149:129];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[58:50], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z[37:6] };
endmodule
