{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764852391139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764852391141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 09:46:31 2025 " "Processing started: Thu Dec  4 09:46:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764852391141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764852391141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GuiaLaboratorio01 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off GuiaLaboratorio01 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764852391141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764852391334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maioria.sv 1 1 " "Found 1 design units, including 1 entities, in source file maioria.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maioria " "Found entity 1: maioria" {  } { { "maioria.sv" "" { Text "/home/lead/Documentos/Guia01 modificado/Guia de laboratorio 1/maioria.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764852391393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764852391393 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "top.sv(55) " "Verilog HDL syntax warning at top.sv(55): extra block comment delimiter characters /* within block comment" {  } { { "top.sv" "" { Text "/home/lead/Documentos/Guia01 modificado/Guia de laboratorio 1/top.sv" 55 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1764852391394 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_BEGIN_COMMENT" "top.sv(56) " "Verilog HDL syntax error at top.sv(56): experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" {  } { { "top.sv" "" { Text "/home/lead/Documentos/Guia01 modificado/Guia de laboratorio 1/top.sv" 56 0 0 } }  } 0 10225 "Verilog HDL syntax error at %1!s!: experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" 0 0 "Quartus II" 0 -1 1764852391394 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" top.sv(56) " "Verilog HDL syntax error at top.sv(56) near end of file ;  expecting \"endmodule\"" {  } { { "top.sv" "" { Text "/home/lead/Documentos/Guia01 modificado/Guia de laboratorio 1/top.sv" 56 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1764852391394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 0 0 " "Found 0 design units, including 0 entities, in source file top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764852391395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d7s.sv 1 1 " "Found 1 design units, including 1 entities, in source file d7s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d7s " "Found entity 1: d7s" {  } { { "d7s.sv" "" { Text "/home/lead/Documentos/Guia01 modificado/Guia de laboratorio 1/d7s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764852391395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764852391395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cod16_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file cod16_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cod16_4 " "Found entity 1: cod16_4" {  } { { "cod16_4.sv" "" { Text "/home/lead/Documentos/Guia01 modificado/Guia de laboratorio 1/cod16_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764852391396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764852391396 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764852391459 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  4 09:46:31 2025 " "Processing ended: Thu Dec  4 09:46:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764852391459 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764852391459 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764852391459 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764852391459 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764852391523 ""}
