============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  10:48:45 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g545/B                                                          +0     527   
g545/Y                         NAND2X1           1  1.5    4   +50     577 F 
drc_bufs643/A                                                   +0     577   
drc_bufs643/Y                  BUFX2             1  1.9    0   +31     608 F 
g511/C                                                          +0     608   
g511/Y                         OAI21X1           1  2.0   33   +14     622 R 
stoch2bin_out_out_reg[7]/D     DFFSR                            +0     622   
stoch2bin_out_out_reg[7]/CLK   setup                       0   +82     704 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4246ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[7]/D

path   2:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g2/A                                                            +0     527   
g2/Y                           XNOR2X1           1  2.0   37   +54     581 R 
stoch2bin_out_out_reg[0]/D     DFFSR                            +0     581   
stoch2bin_out_out_reg[0]/CLK   setup                       0   +83     664 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4286ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[0]/D

path   3:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g543/S                                                          +0     527   
g543/Y                         MUX2X1            1  1.5   17   +57     584 F 
g542/A                                                          +0     584   
g542/Y                         INVX1             1  2.0    0    +3     587 R 
stoch2bin_out_out_reg[2]/D     DFFSR                            +0     587   
stoch2bin_out_out_reg[2]/CLK   setup                       0   +70     657 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4293ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[2]/D

path   4:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g541/S                                                          +0     527   
g541/Y                         MUX2X1            1  1.5   17   +57     584 F 
g540/A                                                          +0     584   
g540/Y                         INVX1             1  2.0    0    +3     587 R 
stoch2bin_out_out_reg[1]/D     DFFSR                            +0     587   
stoch2bin_out_out_reg[1]/CLK   setup                       0   +70     657 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4293ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[1]/D

path   5:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g529/S                                                          +0     527   
g529/Y                         MUX2X1            1  1.5   17   +57     584 F 
g528/A                                                          +0     584   
g528/Y                         INVX1             1  2.0    0    +3     587 R 
stoch2bin_out_out_reg[3]/D     DFFSR                            +0     587   
stoch2bin_out_out_reg[3]/CLK   setup                       0   +70     657 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4293ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[3]/D

path   6:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g523/S                                                          +0     527   
g523/Y                         MUX2X1            1  1.5   17   +57     584 F 
g522/A                                                          +0     584   
g522/Y                         INVX1             1  2.0    0    +3     587 R 
stoch2bin_out_out_reg[4]/D     DFFSR                            +0     587   
stoch2bin_out_out_reg[4]/CLK   setup                       0   +70     657 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4293ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[4]/D

path   7:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g519/S                                                          +0     527   
g519/Y                         MUX2X1            1  1.5   17   +57     584 F 
g518/A                                                          +0     584   
g518/Y                         INVX1             1  2.0    0    +3     587 R 
stoch2bin_out_out_reg[5]/D     DFFSR                            +0     587   
stoch2bin_out_out_reg[5]/CLK   setup                       0   +70     657 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4293ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[5]/D

path   8:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g585/A                                                          +0     389   
g585/Y                         INVX1             1  2.5    0    -0     389 R 
g549/A                                                          +0     389   
g549/Y                         OR2X1             9 34.3  172  +138     527 R 
g514/S                                                          +0     527   
g514/Y                         MUX2X1            1  1.5   17   +57     584 F 
g513/A                                                          +0     584   
g513/Y                         INVX1             1  2.0    0    +3     587 R 
stoch2bin_out_out_reg[6]/D     DFFSR                            +0     587   
stoch2bin_out_out_reg[6]/CLK   setup                       0   +70     657 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4293ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[6]/D

path   9:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
prg_a_ctr4_out_reg[0]/CLK                               0             0 R 
prg_a_ctr4_out_reg[0]/Q     DFFSR             1  1.5   10  +115     115 F 
drc_bufs653/A                                                +0     115   
drc_bufs653/Y               BUFX2             3 11.1   14   +42     157 F 
g559/B                                                       +0     157   
g559/YC                     HAX1              1  3.4   20   +49     206 F 
g553/B                                                       +0     206   
g553/YC                     HAX1              1  3.4   20   +50     256 F 
g538/B                                                       +0     256   
g538/YS                     HAX1              1  2.8   18   +51     307 R 
g531/A                                                       +0     307   
g531/Y                      MUX2X1            1  1.5    9   +22     329 F 
g530/A                                                       +0     329   
g530/Y                      INVX1             1  2.0    0    +0     329 R 
prg_a_ctr4_out_reg[3]/D     DFFSR                            +0     329   
prg_a_ctr4_out_reg[3]/CLK   setup                       0   +70     400 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4550ps 
Start-point  : prg_a_ctr4_out_reg[0]/CLK
End-point    : prg_a_ctr4_out_reg[3]/D

path  10:

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
prg_a_ctr4_out_reg[0]/CLK                                 0             0 R 
prg_a_ctr4_out_reg[0]/Q       DFFSR             1  1.5   10  +109     109 R 
drc_bufs653/A                                                  +0     109   
drc_bufs653/Y                 BUFX2             3 12.2   30   +48     157 R 
g559/B                                                         +0     157   
g559/YC                       HAX1              1  3.8   27   +48     205 R 
g553/B                                                         +0     205   
g553/YC                       HAX1              1  3.8   27   +48     253 R 
g538/B                                                         +0     253   
g538/YC                       HAX1              1  2.8   23   +45     298 R 
g533/A                                                         +0     298   
g533/Y                        MUX2X1            1  1.5    9   +23     321 F 
g532/A                                                         +0     321   
g532/Y                        INVX1             1  2.0    0    -0     321 R 
prg_a_ctr4_overflow_reg/D     DFFSR                            +0     321   
prg_a_ctr4_overflow_reg/CLK   setup                       0   +70     392 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4558ps 
Start-point  : prg_a_ctr4_out_reg[0]/CLK
End-point    : prg_a_ctr4_overflow_reg/D
