
---------- Begin Simulation Statistics ----------
final_tick                               1311431997000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62063                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703160                       # Number of bytes of host memory used
host_op_rate                                    62244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23147.49                       # Real time elapsed on the host
host_tick_rate                               56655484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436595085                       # Number of instructions simulated
sim_ops                                    1440798841                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.311432                       # Number of seconds simulated
sim_ticks                                1311431997000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.337670                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178223107                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           204062126                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13460547                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        274023971                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21713255                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23198716                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1485461                       # Number of indirect misses.
system.cpu0.branchPred.lookups              347087796                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188043                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8794480                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545762                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35865857                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309773                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68356731                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316550206                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653786                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2431068455                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542417                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.294278                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1777040096     73.10%     73.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    404591264     16.64%     89.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84425543      3.47%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87624541      3.60%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24558377      1.01%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8773536      0.36%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4014918      0.17%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4174323      0.17%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35865857      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2431068455                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143413                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273921972                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171200                       # Number of loads committed
system.cpu0.commit.membars                    4203736                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203742      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062782     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271483     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184112     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318653786                       # Class of committed instruction
system.cpu0.commit.refs                     558455619                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316550206                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653786                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.983786                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.983786                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            511266402                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4719016                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177031182                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1409034261                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               943921590                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975017136                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8806643                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8298929                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6268912                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  347087796                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249720332                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1494453192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5018222                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1428350461                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26945460                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132895                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         937354305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199936362                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.546893                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2445280683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584986                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869375                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1422997240     58.19%     58.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               757889183     30.99%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               157155275      6.43%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90427779      3.70%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7713962      0.32%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4779473      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  111176      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101580      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105015      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2445280683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      166473231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8932583                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336689115                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525334                       # Inst execution rate
system.cpu0.iew.exec_refs                   587406473                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155945631                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              398285860                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431736246                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106226                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3226552                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158196131                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1386925558                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431460842                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9071463                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1372042094                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1257559                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16898688                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8806643                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20880161                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       223437                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20565463                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        42305                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12908                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4811998                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26565046                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4911712                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12908                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       755137                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8177446                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                580755108                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1360445800                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897087                       # average fanout of values written-back
system.cpu0.iew.wb_producers                520987638                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520894                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1360563970                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1683239875                       # number of integer regfile reads
system.cpu0.int_regfile_writes              877607855                       # number of integer regfile writes
system.cpu0.ipc                              0.504087                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504087                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205639      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            771326901     55.85%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833175      0.86%     57.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100453      0.15%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           436111072     31.58%     88.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155536271     11.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1381113558                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3058593                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002215                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 573529     18.75%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2031097     66.41%     85.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               453965     14.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1379966463                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5210839424                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1360445754                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1455209691                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1380615418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1381113558                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310140                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68271768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           273129                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           367                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27811264                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2445280683                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.564808                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802365                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1440390945     58.90%     58.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          703269720     28.76%     87.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249031162     10.18%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39532631      1.62%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7501831      0.31%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3260767      0.13%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1465177      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             546200      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             282250      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2445280683                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528807                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18753708                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1824954                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431736246                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158196131                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2611753914                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11110563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              437068605                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197188                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15306455                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               955955942                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24271320                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                60287                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1718354603                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1399208278                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          907812585                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                967441894                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35295635                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8806643                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             75848189                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62615389                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1718354563                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        159410                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5882                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33596931                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5877                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3782188935                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2788267351                       # The number of ROB writes
system.cpu0.timesIdled                       29955485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.450017                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21312685                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23562942                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2821383                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31497706                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1104230                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1138489                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           34259                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36280886                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48325                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2010523                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115298                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4178077                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18740688                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120044879                       # Number of instructions committed
system.cpu1.commit.committedOps             122145055                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    522404003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.233813                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.982413                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    473525262     90.64%     90.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24171956      4.63%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8423382      1.61%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6880235      1.32%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1959803      0.38%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       733680      0.14%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2167854      0.41%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       363754      0.07%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4178077      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    522404003                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797405                       # Number of function calls committed.
system.cpu1.commit.int_insts                116582541                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172700                       # Number of loads committed
system.cpu1.commit.membars                    4200122                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200122      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76653956     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272699     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018134      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122145055                       # Class of committed instruction
system.cpu1.commit.refs                      41290845                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120044879                       # Number of Instructions Simulated
system.cpu1.committedOps                    122145055                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.389610                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.389610                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            428470588                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               889194                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20124092                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147896390                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23704662                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66598879                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2012435                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2181089                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5298718                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36280886                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22312743                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    499197775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               210569                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     155029408                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5646590                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068851                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24064162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22416915                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.294201                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         526085282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.298678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.722781                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               425924054     80.96%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63719323     12.11%     93.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20090195      3.82%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12754539      2.42%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3087072      0.59%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  443319      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66019      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     547      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           526085282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         864975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2116677                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30909057                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256408                       # Inst execution rate
system.cpu1.iew.exec_refs                    46059745                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11583115                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              349396377                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35305744                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100651                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1995215                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12037014                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140836025                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34476630                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2033935                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135114268                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1419090                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11677426                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2012435                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15635672                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       118493                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1211889                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        35274                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2639                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        20241                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5133044                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       918869                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2639                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       551365                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1565312                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77482164                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133382735                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845904                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65542504                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253122                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133469754                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171258382                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89916547                       # number of integer regfile writes
system.cpu1.ipc                              0.227811                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.227811                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200227      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86319229     62.94%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37057427     27.02%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9571173      6.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137148203                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2896287                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021118                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 576078     19.89%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1859313     64.20%     84.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               460894     15.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135844249                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         803530367                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133382723                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159528987                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134535063                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137148203                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300962                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18690969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           252418                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           287                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8014021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    526085282                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260696                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.750333                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          443582701     84.32%     84.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51129215      9.72%     94.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19302129      3.67%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5693855      1.08%     98.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3941671      0.75%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             910049      0.17%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             866575      0.16%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             455910      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             203177      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      526085282                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260268                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13770615                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1281515                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35305744                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12037014                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       526950257                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2095906740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              382887274                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81675806                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14872428                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27382941                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8938867                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               142350                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            185048816                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145511856                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           98110331                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66686865                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22815999                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2012435                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47083678                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16434525                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       185048804                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32089                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               591                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30500999                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           588                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   659111435                       # The number of ROB reads
system.cpu1.rob.rob_writes                  285462712                       # The number of ROB writes
system.cpu1.timesIdled                          12646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21828968                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             22545787                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47344940                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             394244                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4374051                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22266785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      44476874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2359243                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        72851                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69808512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6278135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139626466                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6350986                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19028761                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3838585                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18371379                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3236261                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3236256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19028761                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1284                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     66741885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               66741885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1670630528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1670630528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22266904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22266904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22266904                       # Request fanout histogram
system.membus.respLayer1.occupancy       114008027257                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         63856711288                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    793612142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1077400210.079945                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2687323000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1305876712000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5555285000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    213071953                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       213071953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    213071953                       # number of overall hits
system.cpu0.icache.overall_hits::total      213071953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36648378                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36648378                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36648378                       # number of overall misses
system.cpu0.icache.overall_misses::total     36648378                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 482301513495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 482301513495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 482301513495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 482301513495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249720331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249720331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249720331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249720331                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.146758                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.146758                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.146758                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.146758                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13160.241730                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13160.241730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13160.241730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13160.241730                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4137                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          798                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   159.600000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34570199                       # number of writebacks
system.cpu0.icache.writebacks::total         34570199                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2078146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2078146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2078146                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2078146                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34570232                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34570232                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34570232                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34570232                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 428199836499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 428199836499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 428199836499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 428199836499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138436                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138436                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138436                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138436                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12386.374396                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12386.374396                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12386.374396                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12386.374396                       # average overall mshr miss latency
system.cpu0.icache.replacements              34570199                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    213071953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      213071953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36648378                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36648378                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 482301513495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 482301513495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249720331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249720331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.146758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.146758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13160.241730                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13160.241730                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2078146                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2078146                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34570232                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34570232                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 428199836499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 428199836499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138436                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138436                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12386.374396                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12386.374396                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999966                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247641945                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34570199                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.163452                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999966                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        534010893                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       534010893                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499745489                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499745489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499745489                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499745489                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56816121                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56816121                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56816121                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56816121                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1906579516592                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1906579516592                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1906579516592                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1906579516592                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556561610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556561610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556561610                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556561610                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102084                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33557.016618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33557.016618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33557.016618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33557.016618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15477073                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1040687                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           255372                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8602                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.605990                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   120.981981                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32567096                       # number of writebacks
system.cpu0.dcache.writebacks::total         32567096                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25159926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25159926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25159926                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25159926                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31656195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31656195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31656195                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31656195                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 649415199100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 649415199100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 649415199100                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 649415199100                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056878                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056878                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056878                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056878                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20514.632258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20514.632258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20514.632258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20514.632258                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32567096                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364443218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364443218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40938138                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40938138                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1140302313000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1140302313000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405381356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405381356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27854.278888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27854.278888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15307231                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15307231                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25630907                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25630907                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 450220760000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 450220760000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17565.541477                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17565.541477                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135302271                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135302271                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15877983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15877983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 766277203592                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 766277203592                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.105027                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.105027                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48260.361760                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48260.361760                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9852695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9852695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6025288                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6025288                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 199194439100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 199194439100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039855                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039855                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33059.737410                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33059.737410                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2889                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2889                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1059                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1059                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8725500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8725500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.268237                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.268237                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8239.376771                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8239.376771                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1046                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1046                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       787500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       787500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003293                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003293                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       745500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       745500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037200                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037200                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5177.083333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5177.083333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       601500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       601500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037200                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037200                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4177.083333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4177.083333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188580                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188580                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92604265000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92604265000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101571.950980                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101571.950980                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91692554000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91692554000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100571.950980                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100571.950980                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999436                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533508026                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32567672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.381522                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999436                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149907144                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149907144                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34445288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29288723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              448613                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64190188                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34445288                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29288723                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7564                       # number of overall hits
system.l2.overall_hits::.cpu1.data             448613                       # number of overall hits
system.l2.overall_hits::total                64190188                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            124940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3276981                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2201030                       # number of demand (read+write) misses
system.l2.demand_misses::total                5609477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           124940                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3276981                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6526                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2201030                       # number of overall misses
system.l2.overall_misses::total               5609477                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10633397500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 368447574662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    756865472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 264317527570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     644155365204                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10633397500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 368447574662                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    756865472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 264317527570                       # number of overall miss cycles
system.l2.overall_miss_latency::total    644155365204                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34570228                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32565704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14090                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2649643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69799665                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34570228                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32565704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14090                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2649643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69799665                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.463165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830689                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080365                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.463165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830689                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080365                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85108.031855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112435.065892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 115976.934110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120088.107645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114833.408748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85108.031855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112435.065892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 115976.934110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120088.107645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114833.408748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2342159                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     61226                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.254320                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16592701                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3838585                       # number of writebacks
system.l2.writebacks::total                   3838585                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         353698                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         193307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              547148                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        353698                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        193307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             547148                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       124830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2923283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2007723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5062329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       124830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2923283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2007723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17709825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22772154                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9378981500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 310749122823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    690130472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 226063423699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 546881658494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9378981500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 310749122823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    690130472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 226063423699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1722564138138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2269445796632                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.460823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.757733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.460823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.757733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326250                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75134.034287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106301.416190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 106288.383182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112596.918847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108029.655618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75134.034287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106301.416190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 106288.383182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112596.918847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97266.016922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99658.811223                       # average overall mshr miss latency
system.l2.replacements                       28027545                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8986751                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8986751                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8986751                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8986751                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60558366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60558366                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60558366                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60558366                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17709825                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17709825                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1722564138138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1722564138138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97266.016922                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97266.016922                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.652174                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5377.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       602000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       296500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       898500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.652174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20066.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19766.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19966.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2033.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1452.380952                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       295500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       413500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21107.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20675                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4875969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           146038                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5022007                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2073376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1443641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3517017                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 224467248819                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164731079519                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  389198328338                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6949345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1589679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8539024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.298356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.411876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108261.718482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114108.063929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110661.486236                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       188316                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        99776                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           288092                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1885060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1343865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3228925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 189211215209                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 141336049391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 330547264600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.271257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.378137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100374.107566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105171.315118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102370.685166                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34445288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34452852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       124940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10633397500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    756865472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11390262972                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34570228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34584318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.463165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85108.031855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 115976.934110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86640.370681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           143                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       124830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       131323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9378981500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    690130472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10069111972                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.460823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75134.034287                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 106288.383182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76674.398026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24412754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       302575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24715329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1203605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       757389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1960994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 143980325843                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  99586448051                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 243566773894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25616359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1059964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26676323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.714542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119624.233734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131486.525486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124205.772121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       165382                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        93531                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       258913                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1038223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       663858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1702081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 121537907614                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84727374308                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 206265281922                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.626302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117063.393523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 127628.761434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121184.175090                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           92                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               221                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          923                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          745                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1668                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16161408                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11113918                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27275326                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1052                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          837                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1889                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.877376                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.890084                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.883007                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17509.651138                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14918.010738                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16352.113909                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          230                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          156                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          386                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          693                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          589                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1282                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14195927                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     12100444                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26296371                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.658745                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.678666                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20484.743146                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20544.047538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20511.989860                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999940                       # Cycle average of tags in use
system.l2.tags.total_refs                   155948554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28028150                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.563997                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.459288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.897679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.941934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.530856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.157082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.491551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.108468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.361829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1142802542                       # Number of tag accesses
system.l2.tags.data_accesses               1142802542                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7989056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     187487104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        415552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     128711168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1100358208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1424961088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7989056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       415552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8404608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245669440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245669440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         124829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2929486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2011112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17193097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22265017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3838585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3838585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6091857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        142963649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           316869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98145514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    839050908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1086568798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6091857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       316869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6408726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187329149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187329149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187329149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6091857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       142963649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          316869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98145514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    839050908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1273897947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3736760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    124827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2815886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1989916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17183980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006181051750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230112                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33956549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3521637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22265017                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3838585                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22265017                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3838585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 143915                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                101825                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1291456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1293236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1431603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2243217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1355066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1432963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1291022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1286126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1369638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1291771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1321321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1295592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1322142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1290866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1289556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1315527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            249947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234090                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1099142534702                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               110605510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1513913197202                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49687.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68437.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18195513                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1743204                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22265017                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3838585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2456851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2473810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1891225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1540242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1214923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1212644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1208216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1195631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1128259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  954124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1132976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2582145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1135366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 572515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 493678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 412968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 315876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 172981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 147576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 199254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 209114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 217459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 224849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 215577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  21528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  22553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  22138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  24049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5919110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.585967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.842735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.911278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2293473     38.75%     38.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1839215     31.07%     69.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       251159      4.24%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       173414      2.93%     76.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       395287      6.68%     83.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       193895      3.28%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        76498      1.29%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47379      0.80%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       648790     10.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5919110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.131532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.516247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    699.595499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       230107    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204956     89.07%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3392      1.47%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15983      6.95%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4231      1.84%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1061      0.46%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              349      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               99      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230112                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1415750528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9210560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239150912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1424961088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245669440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1079.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1086.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1311431902000                       # Total gap between requests
system.mem_ctrls.avgGap                      50239.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7988928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    180216704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       415552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    127354624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1099774720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239150912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6091759.251166113652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 137419785.709254741669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 316868.889085066330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97111115.400061428547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 838605983.776374220848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182358606.887033283710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       124829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2929486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2011112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17193097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3838585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4215348224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 189983287144                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    416833628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 142463161290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1176834566916                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31714620812344                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33768.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64852.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     64197.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70838.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68448.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8262060.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20815520460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11063696325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         74944388820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9844027380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     103523200560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     292728874530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     257081361120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       770001069195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.145251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 664659232760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43791540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 602981224240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21446982060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11399326125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         83000279460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9661718880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103523200560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     432268757370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     139574091360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       800874355815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.686911                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 357742464149                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43791540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 909897992851                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12041699580.459770                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60576915237.638092                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 498402730500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   263804133500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1047627863500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22297289                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22297289                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22297289                       # number of overall hits
system.cpu1.icache.overall_hits::total       22297289                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15454                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15454                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15454                       # number of overall misses
system.cpu1.icache.overall_misses::total        15454                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    945680998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    945680998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    945680998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    945680998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22312743                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22312743                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22312743                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22312743                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000693                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000693                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000693                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000693                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61193.283163                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61193.283163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61193.283163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61193.283163                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          293                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    97.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14058                       # number of writebacks
system.cpu1.icache.writebacks::total            14058                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1364                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1364                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1364                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1364                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14090                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14090                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14090                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14090                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    864989499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    864989499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    864989499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    864989499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000631                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000631                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000631                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000631                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61390.312207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61390.312207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61390.312207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61390.312207                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14058                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22297289                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22297289                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    945680998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    945680998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22312743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22312743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000693                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000693                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61193.283163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61193.283163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1364                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1364                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14090                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14090                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    864989499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    864989499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61390.312207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61390.312207                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991941                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22121855                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14058                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1573.613245                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329151500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991941                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999748                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44639576                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44639576                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32853378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32853378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32853378                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32853378                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8934444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8934444                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8934444                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8934444                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 952761291700                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 952761291700                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 952761291700                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 952761291700                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41787822                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41787822                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41787822                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41787822                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213805                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213805                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213805                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213805                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 106639.125132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106639.125132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 106639.125132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106639.125132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8332145                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       858888                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           126552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7603                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.839694                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   112.966987                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2650162                       # number of writebacks
system.cpu1.dcache.writebacks::total          2650162                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7056416                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7056416                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7056416                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7056416                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1878028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1878028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1878028                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1878028                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 196290366856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 196290366856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 196290366856                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 196290366856                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044942                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044942                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044942                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044942                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104519.403787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104519.403787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104519.403787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104519.403787                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2650162                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27708826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27708826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5061299                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5061299                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 518981430500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 518981430500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32770125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32770125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102539.176306                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102539.176306                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4001093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4001093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1060206                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1060206                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 105288951500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 105288951500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99309.899680                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99309.899680                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5144552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5144552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3873145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3873145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 433779861200                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 433779861200                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429505                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429505                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111996.803941                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111996.803941                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3055323                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3055323                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       817822                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       817822                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91001415356                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91001415356                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111272.887445                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111272.887445                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8407000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8407000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344754                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344754                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52217.391304                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52217.391304                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100642                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100642                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75872.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75872.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       893000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       893000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261161                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261161                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7632.478632                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7632.478632                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       776000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       776000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261161                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261161                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6632.478632                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6632.478632                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326852                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326852                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  79240596500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  79240596500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102490.983603                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102490.983603                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78467449500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78467449500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101490.983603                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101490.983603                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.903741                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36829205                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2651065                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.892230                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329163000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.903741                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90428566                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90428566                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1311431997000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61261409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12825336                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60814763                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24188960                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         30716330                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8539821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8539821                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34584322                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26677088                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1889                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103710658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97701958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        42238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7952030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209406884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4424987264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4168499392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1801472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    339188160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8934476288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        58745986                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245770560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        128559068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068346                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254805                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              119851687     93.23%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8629686      6.71%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  76325      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1370      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          128559068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139624995658                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48854331192                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51898831356                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3977087674                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          21157954                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21021                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3338361543000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704888                       # Number of bytes of host memory used
host_op_rate                                    67985                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40192.08                       # Real time elapsed on the host
host_tick_rate                               50431074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728255156                       # Number of instructions simulated
sim_ops                                    2732461250                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.026930                       # Number of seconds simulated
sim_ticks                                2026929546000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.607749                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              336014784                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           340759003                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29243377                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        458364663                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             27258                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         114592                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           87334                       # Number of indirect misses.
system.cpu0.branchPred.lookups              477736103                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1842                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1249                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29240743                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198878505                       # Number of branches committed
system.cpu0.commit.bw_lim_events             43085184                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4357                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      728367792                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842728848                       # Number of instructions committed
system.cpu0.commit.committedOps             842729785                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3841160712                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.219395                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.089638                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3593862624     93.56%     93.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     83775405      2.18%     95.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68018352      1.77%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14582484      0.38%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4280952      0.11%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8051613      0.21%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1421807      0.04%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24082291      0.63%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     43085184      1.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3841160712                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15072                       # Number of function calls committed.
system.cpu0.commit.int_insts                829094202                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230585194                       # Number of loads committed
system.cpu0.commit.membars                       1469                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1520      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602832278     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1063      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230586387     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9307856      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842729785                       # Class of committed instruction
system.cpu0.commit.refs                     239894337                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842728848                       # Number of Instructions Simulated
system.cpu0.committedOps                    842729785                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.698730                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.698730                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2884295219                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2754                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           276743087                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1723043791                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               261428916                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                725849563                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29242132                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5819                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             57013738                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  477736103                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                367677614                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3550221053                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9454950                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2053565307                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               58489532                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120648                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         378363654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         336042042                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518609                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3957829568                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.518862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886052                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2622938639     66.27%     66.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               834908294     21.10%     87.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               365510028      9.24%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75628257      1.91%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                46089139      1.16%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  137983      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12614685      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     520      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2023      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3957829568                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     215                       # number of floating regfile writes
system.cpu0.idleCycles                        1925772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31962382                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273445488                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.386872                       # Inst execution rate
system.cpu0.iew.exec_refs                   652143595                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10623418                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              996846749                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            424103431                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3112                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22328909                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19257487                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1562748446                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            641520177                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28164225                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1531919926                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5882221                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1150062937                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29242132                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1160270299                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34491841                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          163368                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3123                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1084                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    193518237                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9948344                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1084                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12627802                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19334580                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                961093165                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1178285381                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743558                       # average fanout of values written-back
system.cpu0.iew.wb_producers                714628663                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.297565                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1184996058                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1920076417                       # number of integer regfile reads
system.cpu0.int_regfile_writes              900937085                       # number of integer regfile writes
system.cpu0.ipc                              0.212823                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.212823                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1925      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            890489705     57.08%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10848      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  388      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           657849380     42.17%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11731581      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             61      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1560084150                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    323                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                646                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          321                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               385                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   63778437                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.040881                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4148353      6.50%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              59627722     93.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2362      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1623860339                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7155394788                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1178285060                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2282767737                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1562743743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1560084150                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4703                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      720018664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13619128                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           346                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    526650215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3957829568                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.394177                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.012199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3187154075     80.53%     80.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          393494689      9.94%     90.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183726434      4.64%     95.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           62867611      1.59%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74243789      1.88%     98.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           35842057      0.91%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12298985      0.31%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5061015      0.13%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3140913      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3957829568                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.393985                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38613137                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8791738                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           424103431                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19257487                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    728                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3959755340                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    94103752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2276228624                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634550982                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              75058968                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               300026055                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             565875211                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6706716                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2227172192                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1651019178                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1250692670                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                728149811                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8646159                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29242132                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            624059287                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               616141696                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              338                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2227171854                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123659                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1910                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                285596167                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1906                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5369168373                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3259064625                       # The number of ROB writes
system.cpu0.timesIdled                          23498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  405                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.916587                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              158862165                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           158994788                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16182742                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        211693665                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             29340                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72883                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           43543                       # Number of indirect misses.
system.cpu1.branchPred.lookups              231260677                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          500                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           826                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16182164                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108382793                       # Number of branches committed
system.cpu1.commit.bw_lim_events             27916936                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      334556315                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448931223                       # Number of instructions committed
system.cpu1.commit.committedOps             448932624                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1538795556                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.291743                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.241586                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1401194423     91.06%     91.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     52628310      3.42%     94.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     33779392      2.20%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9196989      0.60%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1872691      0.12%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7166991      0.47%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       785412      0.05%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4254412      0.28%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27916936      1.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1538795556                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7492                       # Number of function calls committed.
system.cpu1.commit.int_insts                435298612                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599142                       # Number of loads committed
system.cpu1.commit.membars                       2037                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2037      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331591601     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109599968     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7738586      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448932624                       # Class of committed instruction
system.cpu1.commit.refs                     117338554                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448931223                       # Number of Instructions Simulated
system.cpu1.committedOps                    448932624                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.551457                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.551457                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1009715867                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  627                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133580830                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             863383540                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148702811                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                397280528                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16185515                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1131                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22044544                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  231260677                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                179853664                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1392856478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6133442                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1002301240                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32372186                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.145049                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         184886694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         158891505                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.628654                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1593929265                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.628828                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.983351                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               975170144     61.18%     61.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               364713442     22.88%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               166054116     10.42%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66580404      4.18%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11283129      0.71%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  158371      0.01%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9968698      0.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     813      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1593929265                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         430804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17950586                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               147537190                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.425010                       # Inst execution rate
system.cpu1.iew.exec_refs                   197701548                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8816050                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              460754285                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            196002399                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3064                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15471314                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13757550                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          779775403                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188885498                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16655572                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            677618385                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2403656                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            267199831                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16185515                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            271476314                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4374618                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           91737                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5186                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3031                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     86403257                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6018138                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3031                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7976780                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9973806                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                462687289                       # num instructions consuming a value
system.cpu1.iew.wb_count                    625438613                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.788503                       # average fanout of values written-back
system.cpu1.iew.wb_producers                364830379                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.392282                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     629893015                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               883419102                       # number of integer regfile reads
system.cpu1.int_regfile_writes              473550501                       # number of integer regfile writes
system.cpu1.ipc                              0.281575                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.281575                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2374      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            486573099     70.08%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5102      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           198696394     28.62%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8996700      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             694273957                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7760541                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011178                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1604580     20.68%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6155598     79.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  363      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             702032124                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2992865369                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    625438613                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1110621208                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 779770030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                694273957                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5373                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      330842779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2627649                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           732                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    205423741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1593929265                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.435574                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.972868                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1213122395     76.11%     76.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          199139771     12.49%     88.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          114911599      7.21%     95.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           30485522      1.91%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20354440      1.28%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7941433      0.50%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4630370      0.29%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1802603      0.11%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1541132      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1593929265                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.435456                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20489629                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6882482                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           196002399                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13757550                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    337                       # number of misc regfile reads
system.cpu1.numCycles                      1594360069                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2459396137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              794194062                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332814539                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28932801                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               165644991                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             187120800                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3299164                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1111443518                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             828800420                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          624447512                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                395451979                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8639352                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16185515                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            222343825                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               291632973                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1111443518                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        108893                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3199                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 90173910                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3191                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2294366909                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1622179025                       # The number of ROB writes
system.cpu1.timesIdled                           4508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        105002086                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             22965725                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           131675816                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                887                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6673401                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    156817211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     313523679                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1234367                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       109747                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68110364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     63226506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136231773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       63336253                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          156677881                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5027461                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict        151679499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2070                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            817                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135943                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     156677883                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    470337498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              470337498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  10357842304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             10357842304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2002                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         156816713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               156816713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           156816713                       # Request fanout histogram
system.membus.respLayer1.occupancy       815683002115                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        371925051294                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 80                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1176297400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1451430516.505143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2960268000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1979877650000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  47051896000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    367654125                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       367654125                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    367654125                       # number of overall hits
system.cpu0.icache.overall_hits::total      367654125                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23488                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23488                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23488                       # number of overall misses
system.cpu0.icache.overall_misses::total        23488                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1603897499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1603897499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1603897499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1603897499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    367677613                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    367677613                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    367677613                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    367677613                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000064                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000064                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68285.826763                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68285.826763                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68285.826763                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68285.826763                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2037                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.295455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21166                       # number of writebacks
system.cpu0.icache.writebacks::total            21166                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2321                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2321                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2321                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2321                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21167                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21167                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21167                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21167                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1452965500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1452965500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1452965500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1452965500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68642.958379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68642.958379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68642.958379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68642.958379                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21166                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    367654125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      367654125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23488                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23488                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1603897499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1603897499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    367677613                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    367677613                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68285.826763                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68285.826763                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2321                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2321                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21167                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21167                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1452965500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1452965500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68642.958379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68642.958379                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          367675530                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21198                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17344.821681                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        735376392                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       735376392                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226110310                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226110310                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226110310                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226110310                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104333749                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104333749                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104333749                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104333749                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 9172117224830                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 9172117224830                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 9172117224830                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 9172117224830                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    330444059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    330444059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    330444059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    330444059                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.315738                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.315738                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.315738                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.315738                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87911.316451                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87911.316451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87911.316451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87911.316451                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2031376694                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1389606                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35411885                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          21019                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.364263                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.111899                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53526766                       # number of writebacks
system.cpu0.dcache.writebacks::total         53526766                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     50804318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     50804318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     50804318                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     50804318                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53529431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53529431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53529431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53529431                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5608870559686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5608870559686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5608870559686                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5608870559686                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.161992                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.161992                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.161992                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.161992                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104781.060716                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104781.060716                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104781.060716                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104781.060716                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53526765                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    219066393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      219066393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    102070955                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    102070955                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8991639064000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8991639064000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    321137348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    321137348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.317842                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.317842                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88092.044049                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88092.044049                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     48777898                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     48777898                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53293057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53293057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5591984168500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5591984168500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.165951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.165951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104928.943530                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104928.943530                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7043917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7043917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2262794                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2262794                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 180478160830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 180478160830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9306711                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9306711                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79758.988591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79758.988591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2026420                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2026420                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236374                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236374                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16886391186                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16886391186                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71439.291910                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71439.291910                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1153                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1153                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          231                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9719000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9719000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.166908                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166908                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42073.593074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42073.593074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          210                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          210                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       291000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       291000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015173                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015173                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          775                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          775                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          406                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          406                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1765000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1765000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.343776                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.343776                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4347.290640                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4347.290640                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          406                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          406                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1359000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1359000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.343776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.343776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3347.290640                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3347.290640                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1065                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1065                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          184                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          184                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       776000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       776000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.147318                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.147318                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4217.391304                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4217.391304                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          169                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          169                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       592000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       592000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.135308                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.135308                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3502.958580                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3502.958580                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999539                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          279646564                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53528027                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.224302                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        714423741                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       714423741                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3960492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1539838                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5506715                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5494                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3960492                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                891                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1539838                       # number of overall hits
system.l2.overall_hits::total                 5506715                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49552080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3898                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12917043                       # number of demand (read+write) misses
system.l2.demand_misses::total               62488694                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15673                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49552080                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3898                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12917043                       # number of overall misses
system.l2.overall_misses::total              62488694                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1359647997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5461096235349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    359114497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1505587097610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6968402095453                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1359647997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5461096235349                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    359114497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1505587097610                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6968402095453                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53512572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14456881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67995409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53512572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14456881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67995409                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.740445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.925990                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.813949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.893488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.919013                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.740445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.925990                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.813949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.893488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.919013                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86750.972819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110209.223010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92127.885326                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116558.185771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111514.606073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86750.972819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110209.223010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92127.885326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116558.185771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111514.606073                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           11907631                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    644592                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.473129                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  94370964                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5027460                       # number of writebacks
system.l2.writebacks::total                   5027460                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         935116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         626863                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1562066                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        935116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        626863                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1562066                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48616964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12290180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          60926628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48616964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12290180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     96628126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        157554754                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1200271497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4914451277738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    318181999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1339291281946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6255261013180                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1200271497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4914451277738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    318181999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1339291281946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8822817918020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 15078078931200                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.737847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.908515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.807267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.850127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.896040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.737847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.908515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.807267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.850127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.317138                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76851.805417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101085.112549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82302.638127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108972.470863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102668.754509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76851.805417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101085.112549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82302.638127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108972.470863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91306.933946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95700.564714                       # average overall mshr miss latency
system.l2.replacements                      219275481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5212915                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5212915                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5212916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5212916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61600277                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61600277                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61600283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61600283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     96628126                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       96628126                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8822817918020                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8822817918020                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91306.933946                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91306.933946                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             225                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  233                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           649                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           162                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                811                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1029000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4177500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          170                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1044                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.742563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.952941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.776820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4851.309707                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6351.851852                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5151.048089                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           799                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13127000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3311000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16438000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.733410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.929412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.765326                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20478.939158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20955.696203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20573.216521                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             86                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.950617                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.953488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           77                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           82                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1511500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1609000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.950617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.953488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19629.870130                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19621.951220                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            89297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            76617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         139443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              285188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15408737987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14860393482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30269131469                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       216060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.620081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.645390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.632203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105723.956136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106569.662744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106137.465353                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        74864                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        74713                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           149577                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        70881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        64730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         135611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8719196997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8242077495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16961274492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.301567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.299593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.300622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 123011.766157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 127330.101885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125072.999181                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3898                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1359647997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    359114497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1718762494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.740445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.813949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86750.972819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92127.885326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87821.904553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19484                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1200271497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    318181999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1518453496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.737847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.807267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76851.805417                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82302.638127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77933.355369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3871195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1463221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5334416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     49406335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12777600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        62183935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5445687497362                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1490726704128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6936414201490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53277530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14240821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67518351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.927339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.897252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110222.454213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116667.191345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111546.723466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       860252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       552150                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1412402                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48546083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12225450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     60771533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4905732080741                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1331049204451                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6236781285192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.911192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101053.097955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108875.272849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102626.690118                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        14999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        39999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        54998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        14999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        39999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        27499                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   229186111                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 219275547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.045197                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.969854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.887041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.755645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.384903                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.546404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.045110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.396639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1297755667                       # Number of tag accesses
system.l2.tags.data_accesses               1297755667                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        999488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3112322432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        247424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     786876672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6135638464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        10036084480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       999488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       247424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1246912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321757504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321757504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48630038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12294948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     95869351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           156813820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5027461                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5027461                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           493104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1535486242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           122068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        388211161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3027060549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4951373125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       493104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       122068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           615173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      158741336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158741336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      158741336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          493104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1535486242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          122068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       388211161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3027060549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5110114461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5019162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48570655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12265658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  95834666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.093392936500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310437                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310437                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           218355271                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4732102                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   156813821                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5027467                       # Number of write requests accepted
system.mem_ctrls.readBursts                 156813821                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5027467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 123358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8305                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           9527070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           9460847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9051529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9311362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11014125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          11174209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9938097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9606682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           9459528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           9528692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         10080214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9837926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          9647769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          9631120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9613649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          9807644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322710                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 6592622252145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               783452315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            9530568433395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42074.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60824.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                107305231                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2300025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             156813821                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5027467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11452277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14607056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15241235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                16032185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14612693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13609015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                11686611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                10064763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7870095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 7344634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7701298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               10706694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                7554234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3228732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2205022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1473533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 843604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 395824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  51461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 161959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 241345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 281154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 302169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 314232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 333592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 341776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 334174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 331063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 323502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 321279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 321303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     52104361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.628522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.996339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   184.367227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5529470     10.61%     10.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     34634926     66.47%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5427977     10.42%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2100324      4.03%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2252780      4.32%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       464047      0.89%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       228033      0.44%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       261210      0.50%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1205594      2.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     52104361                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     504.741284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    122.950233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  22485.623791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       310322     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143           66      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.96608e+06            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06           31      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310437                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           284849     91.76%     91.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7148      2.30%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12947      4.17%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3906      1.26%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1043      0.34%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              312      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              107      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               50      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310437                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            10028189632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7894912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321226240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             10036084544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321757888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4947.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4951.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    38.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2026929617500                       # Total gap between requests
system.mem_ctrls.avgGap                      12524.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       999552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3108521920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       247424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    785002112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6133418624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321226240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 493136.035227541171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1533611232.879033803940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 122068.377013040998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 387286333.434304773808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3025965375.118174076080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158479233.101079881191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48630038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12294948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     95869351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5027467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    551487602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2892758841239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    157063131                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 828249337433                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5808851703990                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50082480667086                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35311.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59485.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40626.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67365.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60591.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9961772.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         184961185920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          98309194170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        554110709880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13292166240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     160003699440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     915897074610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7059198720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1933633228980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        953.971603                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10346497816                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67683460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1948899588184                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         187063994460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          99426855825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        564659195940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12907848960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     160003699440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     916656875490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6419366400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1947137836515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        960.634197                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8716258045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67683460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1950529827955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4269964079.861111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8545339450.857597                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        83000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30347925500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   797179891000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1229749655000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    179848607                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       179848607                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    179848607                       # number of overall hits
system.cpu1.icache.overall_hits::total      179848607                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5057                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5057                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5057                       # number of overall misses
system.cpu1.icache.overall_misses::total         5057                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    397597500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    397597500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    397597500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    397597500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    179853664                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    179853664                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    179853664                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    179853664                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78623.195570                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78623.195570                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78623.195570                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78623.195570                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4789                       # number of writebacks
system.cpu1.icache.writebacks::total             4789                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          268                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          268                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4789                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4789                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4789                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4789                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    376924000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    376924000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    376924000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    376924000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78706.201712                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78706.201712                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78706.201712                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78706.201712                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4789                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    179848607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      179848607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5057                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5057                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    397597500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    397597500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    179853664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    179853664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78623.195570                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78623.195570                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          268                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4789                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4789                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    376924000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    376924000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78706.201712                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78706.201712                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          180042920                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4821                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         37345.554864                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        359712117                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       359712117                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    116016198                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116016198                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    116016198                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116016198                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     46467916                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      46467916                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     46467916                       # number of overall misses
system.cpu1.dcache.overall_misses::total     46467916                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 4078949293406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4078949293406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 4078949293406                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4078949293406                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    162484114                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    162484114                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    162484114                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    162484114                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.285984                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.285984                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.285984                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.285984                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87779.905890                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87779.905890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87779.905890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87779.905890                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    322986576                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2975406                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4618142                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          37018                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.938641                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.377276                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14473569                       # number of writebacks
system.cpu1.dcache.writebacks::total         14473569                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     31991703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     31991703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     31991703                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     31991703                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14476213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14476213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14476213                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14476213                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1549007218910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1549007218910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1549007218910                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1549007218910                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089093                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089093                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089093                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089093                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107003.621659                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107003.621659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107003.621659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107003.621659                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14473569                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    110513089                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      110513089                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     44233880                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     44233880                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3899727576000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3899727576000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154746969                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154746969                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.285847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.285847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88161.553452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88161.553452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     29974011                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     29974011                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14259869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14259869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1532972236000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1532972236000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107502.546903                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107502.546903                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5503109                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5503109                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2234036                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2234036                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 179221717406                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 179221717406                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.288742                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.288742                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80223.289780                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80223.289780                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2017692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2017692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216344                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216344                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  16034982910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16034982910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74117.992225                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74117.992225                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23293500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23293500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.163015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.163015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 92069.169960                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 92069.169960                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094716                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094716                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84306.122449                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84306.122449                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1023                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1023                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          415                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          415                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3869000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3869000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.288595                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.288595                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9322.891566                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9322.891566                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          415                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          415                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3454000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3454000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.288595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.288595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8322.891566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8322.891566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          569                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            569                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          257                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          257                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1062500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1062500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          826                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          826                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.311138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.311138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4134.241245                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4134.241245                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          257                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          257                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       805500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       805500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.311138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.311138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3134.241245                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3134.241245                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.822674                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          130499292                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14475992                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.014877                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.822674                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        339451823                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       339451823                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2026929546000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67578505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10240376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62813373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       214248021                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        148541293                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2306                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           821                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451407                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67552550                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        63499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160570281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43407744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204055891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2709248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6850518720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       612992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851548928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8705389888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       367853295                       # Total snoops (count)
system.tol2bus.snoopTraffic                 323966976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        435941724                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.148376                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.356179                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              371368350     85.19%     85.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1               64463627     14.79%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109747      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          435941724                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136223390245                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80299602307                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31756984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21718927094                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7188989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            30004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
