// Seed: 2296995283
module module_0 (
    output tri1 id_0,
    input  wire id_1,
    input  wor  id_2,
    output wire id_3
);
  assign id_0 = id_1;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(1'h0), .id_1(1)
  );
  always @(id_2 + 1'h0 or {1'h0{1}}) release id_0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output tri   id_2,
    input  uwire id_3
);
  wand id_5 = id_1;
  module_0(
      id_5, id_3, id_5, id_5
  );
  assign id_2 = 1;
  initial begin
    for (id_5 = 1; id_3; id_5 = 1) @(posedge 1);
    id_0 = #id_6 id_6;
  end
endmodule
