# Generated by Yosys 0.60 (git sha1 UNKNOWN, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
autoidx 15845
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:14.8"
module \ternary_regfile$ternary_cpu_system.u_cpu.u_regfile
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:51.37"
  wire input 18 \we_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:44.37"
  wire input 15 \we_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:19.37"
  wire input 2 \rst_n
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:37.37"
  wire width 54 output 12 \rs2_b_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:36.37"
  wire width 4 input 11 \rs2_b_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:28.37"
  wire width 54 output 8 \rs2_a_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:27.37"
  wire width 4 input 7 \rs2_a_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:34.37"
  wire width 54 output 10 \rs1_b_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:33.37"
  wire width 4 input 9 \rs1_b_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:25.37"
  wire width 54 output 6 \rs1_a_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:24.37"
  wire width 4 input 5 \rs1_a_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:59.26"
  wire width 486 \regs
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:50.37"
  wire width 54 input 17 \rd_b_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:49.37"
  wire width 4 input 16 \rd_b_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:43.37"
  wire width 54 input 14 \rd_a_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:42.37"
  wire width 4 input 13 \rd_a_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:54.37"
  wire width 4 input 3 \dbg_reg_idx
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:55.37"
  wire width 54 output 4 \dbg_reg_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:18.37"
  wire input 1 \clk
  wire $procmux$15140_CMP
  wire $procmux$15139_CMP
  wire width 4 $procmux$15138_Y
  wire $procmux$15136_CMP
  wire $procmux$15135_CMP
  wire width 4 $procmux$15134_Y
  wire width 4 $procmux$15131_Y
  wire $procmux$15129_CMP
  wire $procmux$15128_CMP
  wire width 4 $procmux$15127_Y
  wire $procmux$15125_CMP
  wire $procmux$15124_CMP
  wire width 4 $procmux$15123_Y
  wire width 4 $procmux$15120_Y
  wire $procmux$15118_CMP
  wire $procmux$15117_CMP
  wire width 4 $procmux$15116_Y
  wire $procmux$15114_CMP
  wire $procmux$15113_CMP
  wire width 4 $procmux$15112_Y
  wire width 4 $procmux$15109_Y
  wire $procmux$15107_CMP
  wire $procmux$15106_CMP
  wire width 4 $procmux$15105_Y
  wire $procmux$15103_CMP
  wire $procmux$15102_CMP
  wire width 4 $procmux$15101_Y
  wire width 4 $procmux$15098_Y
  wire $procmux$15096_CMP
  wire $procmux$15095_CMP
  wire width 4 $procmux$15094_Y
  wire $procmux$15092_CMP
  wire $procmux$15091_CMP
  wire width 4 $procmux$15090_Y
  wire width 4 $procmux$15087_Y
  wire $procmux$15085_CMP
  wire $procmux$15084_CMP
  wire width 4 $procmux$15083_Y
  wire $procmux$15081_CMP
  wire $procmux$15080_CMP
  wire width 4 $procmux$15079_Y
  wire width 4 $procmux$15076_Y
  wire $procmux$15074_CMP
  wire $procmux$15073_CMP
  wire width 4 $procmux$15072_Y
  wire $procmux$15070_CMP
  wire $procmux$15069_CMP
  wire width 4 $procmux$15068_Y
  wire width 4 $procmux$15065_Y
  wire $procmux$15063_CMP
  wire $procmux$15062_CMP
  wire width 4 $procmux$15061_Y
  wire $procmux$15059_CMP
  wire $procmux$15058_CMP
  wire width 4 $procmux$15057_Y
  wire width 4 $procmux$15054_Y
  wire $procmux$15052_CMP
  wire $procmux$15051_CMP
  wire width 4 $procmux$15050_Y
  wire $procmux$15048_CMP
  wire $procmux$15047_CMP
  wire width 4 $procmux$15046_Y
  wire width 4 $procmux$15043_Y
  wire width 486 $procmux$15040_Y
  wire width 4 $procmux$15020_Y
  wire $procmux$15019_CMP
  wire $procmux$15018_CMP
  wire width 4 $procmux$15017_Y
  wire width 4 $procmux$15014_Y
  wire $procmux$15013_CMP
  wire $procmux$15012_CMP
  wire width 4 $procmux$15011_Y
  wire width 4 $procmux$15008_Y
  wire width 4 $procmux$15006_Y
  wire width 4 $procmux$15003_Y
  wire $procmux$15002_CMP
  wire $procmux$15001_CMP
  wire width 4 $procmux$15000_Y
  wire width 4 $procmux$14997_Y
  wire $procmux$14996_CMP
  wire $procmux$14995_CMP
  wire width 4 $procmux$14994_Y
  wire width 4 $procmux$14991_Y
  wire width 4 $procmux$14989_Y
  wire width 486 $procmux$14986_Y
  wire width 486 $procmux$14984_Y
  wire width 4 $procmux$14956_Y
  wire width 4 $procmux$14954_Y
  wire $procmux$14953_CMP
  wire $procmux$14952_CMP
  wire width 4 $procmux$14951_Y
  wire width 4 $procmux$14948_Y
  wire width 4 $procmux$14946_Y
  wire $procmux$14945_CMP
  wire $procmux$14944_CMP
  wire width 4 $procmux$14943_Y
  wire width 4 $procmux$14940_Y
  wire width 4 $procmux$14938_Y
  wire width 4 $procmux$14936_Y
  wire $procmux$14934_CMP
  wire $procmux$14933_CMP
  wire width 4 $procmux$14932_Y
  wire $procmux$14930_CMP
  wire $procmux$14929_CMP
  wire width 4 $procmux$14928_Y
  wire width 4 $procmux$14925_Y
  wire width 486 $procmux$14922_Y
  wire width 4 $procmux$14903_Y
  wire $procmux$14902_CMP
  wire $procmux$14901_CMP
  wire width 4 $procmux$14900_Y
  wire width 4 $procmux$14897_Y
  wire $procmux$14896_CMP
  wire $procmux$14895_CMP
  wire width 4 $procmux$14894_Y
  wire width 4 $procmux$14891_Y
  wire width 4 $procmux$14889_Y
  wire width 4 $9y
  wire $98y
  wire width 4 $97y
  wire $94y
  wire $93y
  wire $91y
  wire width 4 $90y
  wire width 54 $83y
  wire width 54 $82y
  wire width 54 $81y
  wire $80y
  wire width 5 $79y
  wire $78y
  wire $77y
  wire $76y
  wire width 54 $74y
  wire width 54 $73y
  wire width 54 $72y
  wire $71y
  wire width 5 $70y
  wire $6y
  wire $67y
  wire width 4 $66y
  wire $63y
  wire $60y
  wire width 4 $59y
  wire width 54 $55y
  wire width 54 $54y
  wire width 54 $53y
  wire $52y
  wire width 5 $51y
  wire $48y
  wire width 4 $47y
  wire $44y
  wire $41y
  wire width 4 $40y
  wire $3y
  wire width 54 $36y
  wire width 54 $35y
  wire width 54 $34y
  wire $33y
  wire width 5 $32y
  wire width 4 $2y
  wire $29y
  wire width 4 $28y
  wire $25y
  wire $22y
  wire width 4 $21y
  wire width 54 $17y
  wire width 54 $16y
  wire width 54 $15y
  wire $14y
  wire width 486 $148y
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377"
  wire width 864 $147y
  wire width 54 $146y
  wire $145y
  wire $144y
  wire $143y
  wire width 5 $142y
  wire $140y
  wire width 5 $13y
  wire width 4 $139y
  wire $136y
  wire $135y
  wire $133y
  wire width 4 $132y
  wire width 486 $119y
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377"
  wire width 864 $118y
  wire width 54 $117y
  wire $116y
  wire $115y
  wire $114y
  wire width 5 $113y
  wire $111y
  wire width 4 $110y
  wire $10y
  wire $106y
  wire $105y
  wire $103y
  wire width 4 $102y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15140_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15140_CMP
    connect \B 2'01
    connect \A \rs1_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15139_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15139_CMP
    connect \B 2'10
    connect \A \rs1_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15138
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15138_Y
    connect \S { $procmux$15140_CMP $procmux$15139_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15136_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15136_CMP
    connect \B 2'01
    connect \A \rs1_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15135_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15135_CMP
    connect \B 2'10
    connect \A \rs1_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15134
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15134_Y
    connect \S { $procmux$15136_CMP $procmux$15135_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15131
    parameter \WIDTH 4
    connect \Y $procmux$15131_Y
    connect \S $3y
    connect \B 4'0000
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15129_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15129_CMP
    connect \B 2'01
    connect \A \rs1_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15128_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15128_CMP
    connect \B 2'10
    connect \A \rs1_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15127
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15127_Y
    connect \S { $procmux$15129_CMP $procmux$15128_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15125_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15125_CMP
    connect \B 2'01
    connect \A \rs1_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15124_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15124_CMP
    connect \B 2'10
    connect \A \rs1_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15123
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15123_Y
    connect \S { $procmux$15125_CMP $procmux$15124_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15120
    parameter \WIDTH 4
    connect \Y $procmux$15120_Y
    connect \S $10y
    connect \B 4'0000
    connect \A $9y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15118_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15118_CMP
    connect \B 2'01
    connect \A \rs2_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15117_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15117_CMP
    connect \B 2'10
    connect \A \rs2_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15116
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15116_Y
    connect \S { $procmux$15118_CMP $procmux$15117_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15114_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15114_CMP
    connect \B 2'01
    connect \A \rs2_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15113_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15113_CMP
    connect \B 2'10
    connect \A \rs2_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15112
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15112_Y
    connect \S { $procmux$15114_CMP $procmux$15113_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15109
    parameter \WIDTH 4
    connect \Y $procmux$15109_Y
    connect \S $22y
    connect \B 4'0000
    connect \A $21y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15107_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15107_CMP
    connect \B 2'01
    connect \A \rs2_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15106_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15106_CMP
    connect \B 2'10
    connect \A \rs2_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15105
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15105_Y
    connect \S { $procmux$15107_CMP $procmux$15106_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15103_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15103_CMP
    connect \B 2'01
    connect \A \rs2_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15102_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15102_CMP
    connect \B 2'10
    connect \A \rs2_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15101
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15101_Y
    connect \S { $procmux$15103_CMP $procmux$15102_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15098
    parameter \WIDTH 4
    connect \Y $procmux$15098_Y
    connect \S $29y
    connect \B 4'0000
    connect \A $28y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15096_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15096_CMP
    connect \B 2'01
    connect \A \rs1_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15095_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15095_CMP
    connect \B 2'10
    connect \A \rs1_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15094
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15094_Y
    connect \S { $procmux$15096_CMP $procmux$15095_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15092_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15092_CMP
    connect \B 2'01
    connect \A \rs1_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15091_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15091_CMP
    connect \B 2'10
    connect \A \rs1_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15090
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15090_Y
    connect \S { $procmux$15092_CMP $procmux$15091_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15087
    parameter \WIDTH 4
    connect \Y $procmux$15087_Y
    connect \S $41y
    connect \B 4'0000
    connect \A $40y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15085_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15085_CMP
    connect \B 2'01
    connect \A \rs1_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15084_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15084_CMP
    connect \B 2'10
    connect \A \rs1_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15083
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15083_Y
    connect \S { $procmux$15085_CMP $procmux$15084_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15081_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15081_CMP
    connect \B 2'01
    connect \A \rs1_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15080_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15080_CMP
    connect \B 2'10
    connect \A \rs1_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15079
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15079_Y
    connect \S { $procmux$15081_CMP $procmux$15080_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15076
    parameter \WIDTH 4
    connect \Y $procmux$15076_Y
    connect \S $48y
    connect \B 4'0000
    connect \A $47y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15074_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15074_CMP
    connect \B 2'01
    connect \A \rs2_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15073_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15073_CMP
    connect \B 2'10
    connect \A \rs2_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15072
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15072_Y
    connect \S { $procmux$15074_CMP $procmux$15073_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15070_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15070_CMP
    connect \B 2'01
    connect \A \rs2_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15069_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15069_CMP
    connect \B 2'10
    connect \A \rs2_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15068
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15068_Y
    connect \S { $procmux$15070_CMP $procmux$15069_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15065
    parameter \WIDTH 4
    connect \Y $procmux$15065_Y
    connect \S $60y
    connect \B 4'0000
    connect \A $59y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15063_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15063_CMP
    connect \B 2'01
    connect \A \rs2_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15062_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15062_CMP
    connect \B 2'10
    connect \A \rs2_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15061
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15061_Y
    connect \S { $procmux$15063_CMP $procmux$15062_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15059_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15059_CMP
    connect \B 2'01
    connect \A \rs2_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15058_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15058_CMP
    connect \B 2'10
    connect \A \rs2_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15057
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15057_Y
    connect \S { $procmux$15059_CMP $procmux$15058_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15054
    parameter \WIDTH 4
    connect \Y $procmux$15054_Y
    connect \S $67y
    connect \B 4'0000
    connect \A $66y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15052_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15052_CMP
    connect \B 2'01
    connect \A \rd_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15051_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15051_CMP
    connect \B 2'10
    connect \A \rd_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15050
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15050_Y
    connect \S { $procmux$15052_CMP $procmux$15051_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15048_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15048_CMP
    connect \B 2'01
    connect \A \rd_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15047_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15047_CMP
    connect \B 2'10
    connect \A \rd_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15046
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15046_Y
    connect \S { $procmux$15048_CMP $procmux$15047_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15043
    parameter \WIDTH 4
    connect \Y $procmux$15043_Y
    connect \S $91y
    connect \B 4'0000
    connect \A $90y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$15040
    parameter \WIDTH 486
    connect \Y $procmux$15040_Y
    connect \S $94y
    connect \B $procmux$14986_Y
    connect \A \regs
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$15020
    parameter \WIDTH 4
    connect \Y $procmux$15020_Y
    connect \S $94y
    connect \B $procmux$15017_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15019_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15019_CMP
    connect \B 2'01
    connect \A \rd_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15018_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15018_CMP
    connect \B 2'10
    connect \A \rd_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15017
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15017_Y
    connect \S { $procmux$15019_CMP $procmux$15018_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$15014
    parameter \WIDTH 4
    connect \Y $procmux$15014_Y
    connect \S $94y
    connect \B $procmux$15011_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15013_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15013_CMP
    connect \B 2'01
    connect \A \rd_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$15012_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15012_CMP
    connect \B 2'10
    connect \A \rd_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$15011
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15011_Y
    connect \S { $procmux$15013_CMP $procmux$15012_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$15008
    parameter \WIDTH 4
    connect \Y $procmux$15008_Y
    connect \S $94y
    connect \B $procmux$15006_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$15006
    parameter \WIDTH 4
    connect \Y $procmux$15006_Y
    connect \S $98y
    connect \B 4'0000
    connect \A $97y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$15003
    parameter \WIDTH 4
    connect \Y $procmux$15003_Y
    connect \S $94y
    connect \B $procmux$15000_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15002_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15002_CMP
    connect \B 2'01
    connect \A \rd_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$15001_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15001_CMP
    connect \B 2'10
    connect \A \rd_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$15000
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$15000_Y
    connect \S { $procmux$15002_CMP $procmux$15001_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$14997
    parameter \WIDTH 4
    connect \Y $procmux$14997_Y
    connect \S $94y
    connect \B $procmux$14994_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14996_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14996_CMP
    connect \B 2'01
    connect \A \rd_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14995_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14995_CMP
    connect \B 2'10
    connect \A \rd_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$14994
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$14994_Y
    connect \S { $procmux$14996_CMP $procmux$14995_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$14991
    parameter \WIDTH 4
    connect \Y $procmux$14991_Y
    connect \S $94y
    connect \B $procmux$14989_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$14989
    parameter \WIDTH 4
    connect \Y $procmux$14989_Y
    connect \S $103y
    connect \B 4'0000
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$14986
    parameter \WIDTH 486
    connect \Y $procmux$14986_Y
    connect \S $94y
    connect \B $procmux$14984_Y
    connect \A 486'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.56|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12"
  cell $mux $procmux$14984
    parameter \WIDTH 486
    connect \Y $procmux$14984_Y
    connect \S $106y
    connect \B \regs
    connect \A $119y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$14956
    parameter \WIDTH 4
    connect \Y $procmux$14956_Y
    connect \S $94y
    connect \B $procmux$14954_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.56|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12"
  cell $mux $procmux$14954
    parameter \WIDTH 4
    connect \Y $procmux$14954_Y
    connect \S $106y
    connect \B 4'x
    connect \A $procmux$14951_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$14953_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14953_CMP
    connect \B 2'01
    connect \A \rd_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$14952_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14952_CMP
    connect \B 2'10
    connect \A \rd_a_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$14951
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$14951_Y
    connect \S { $procmux$14953_CMP $procmux$14952_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$14948
    parameter \WIDTH 4
    connect \Y $procmux$14948_Y
    connect \S $94y
    connect \B $procmux$14946_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.56|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12"
  cell $mux $procmux$14946
    parameter \WIDTH 4
    connect \Y $procmux$14946_Y
    connect \S $106y
    connect \B 4'x
    connect \A $procmux$14943_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14945_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14945_CMP
    connect \B 2'01
    connect \A \rd_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14944_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14944_CMP
    connect \B 2'10
    connect \A \rd_a_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$14943
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$14943_Y
    connect \S { $procmux$14945_CMP $procmux$14944_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.7-138.10"
  cell $mux $procmux$14940
    parameter \WIDTH 4
    connect \Y $procmux$14940_Y
    connect \S $94y
    connect \B $procmux$14938_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.56|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.9-137.12"
  cell $mux $procmux$14938
    parameter \WIDTH 4
    connect \Y $procmux$14938_Y
    connect \S $106y
    connect \B 4'x
    connect \A $procmux$14936_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$14936
    parameter \WIDTH 4
    connect \Y $procmux$14936_Y
    connect \S $111y
    connect \B 4'0000
    connect \A $110y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$14934_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14934_CMP
    connect \B 2'01
    connect \A \rd_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$14933_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14933_CMP
    connect \B 2'10
    connect \A \rd_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$14932
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$14932_Y
    connect \S { $procmux$14934_CMP $procmux$14933_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14930_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14930_CMP
    connect \B 2'01
    connect \A \rd_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14929_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14929_CMP
    connect \B 2'10
    connect \A \rd_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$14928
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$14928_Y
    connect \S { $procmux$14930_CMP $procmux$14929_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$14925
    parameter \WIDTH 4
    connect \Y $procmux$14925_Y
    connect \S $133y
    connect \B 4'0000
    connect \A $132y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.54|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:141.7-143.10"
  cell $mux $procmux$14922
    parameter \WIDTH 486
    connect \Y $procmux$14922_Y
    connect \S $136y
    connect \B $148y
    connect \A $procmux$15040_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.54|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:141.7-143.10"
  cell $mux $procmux$14903
    parameter \WIDTH 4
    connect \Y $procmux$14903_Y
    connect \S $136y
    connect \B $procmux$14900_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:75.21-75.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$14902_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14902_CMP
    connect \B 2'01
    connect \A \rd_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $eq $procmux$14901_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14901_CMP
    connect \B 2'10
    connect \A \rd_b_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:76.21-76.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:73.7-78.14"
  attribute \full_case 1
  cell $pmux $procmux$14900
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$14900_Y
    connect \S { $procmux$14902_CMP $procmux$14901_CMP }
    connect \B 8'00010010
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.54|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:141.7-143.10"
  cell $mux $procmux$14897
    parameter \WIDTH 4
    connect \Y $procmux$14897_Y
    connect \S $136y
    connect \B $procmux$14894_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:83.21-83.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14896_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14896_CMP
    connect \B 2'01
    connect \A \rd_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $eq $procmux$14895_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14895_CMP
    connect \B 2'10
    connect \A \rd_b_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:84.21-84.33|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:81.7-86.14"
  attribute \full_case 1
  cell $pmux $procmux$14894
    parameter \WIDTH 4
    parameter \S_WIDTH 2
    connect \Y $procmux$14894_Y
    connect \S { $procmux$14896_CMP $procmux$14895_CMP }
    connect \B 8'00110110
    connect \A 4'0000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.54|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:141.7-143.10"
  cell $mux $procmux$14891
    parameter \WIDTH 4
    connect \Y $procmux$14891_Y
    connect \S $136y
    connect \B $procmux$14889_Y
    connect \A 4'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.39-89.61|../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.7-89.61"
  cell $mux $procmux$14889
    parameter \WIDTH 4
    connect \Y $procmux$14889_Y
    connect \S $140y
    connect \B 4'0000
    connect \A $139y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[8]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [53:0]
    connect \D $procmux$14922_Y [53:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[7]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [107:54]
    connect \D $procmux$14922_Y [107:54]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[6]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [161:108]
    connect \D $procmux$14922_Y [161:108]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[5]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [215:162]
    connect \D $procmux$14922_Y [215:162]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[4]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [269:216]
    connect \D $procmux$14922_Y [269:216]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[3]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [323:270]
    connect \D $procmux$14922_Y [323:270]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[2]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [377:324]
    connect \D $procmux$14922_Y [377:324]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[1]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [431:378]
    connect \D $procmux$14922_Y [431:378]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:125.3"
  cell $aldff $driver$regs[0]
    parameter \WIDTH 54
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \regs [485:432]
    connect \D $procmux$14922_Y [485:432]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $98
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $98y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $97y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $97
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $97y
    connect \B $procmux$15014_Y
    connect \A $procmux$15020_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.11-133.49"
  cell $logic_and $94
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $94y
    connect \B $93y
    connect \A \we_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:133.19-133.49"
  cell $reduce_bool $93
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $93y
    connect \A $procmux$15043_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $91y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $90y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $90
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $90y
    connect \B $procmux$15046_Y
    connect \A $procmux$15050_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $9
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $9y
    connect \B $procmux$15123_Y
    connect \A $procmux$15127_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:117.25-119.42"
  cell $mux $84
    parameter \WIDTH 54
    connect \Y \dbg_reg_data
    connect \S $78y
    connect \B 54'000000000000000000000000000000000000000000000000000000
    connect \A $83y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:119.25-119.42"
  cell $mux $83
    parameter \WIDTH 54
    connect \Y $83y
    connect \S $79y [4]
    connect \B $82y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:119.25-119.42"
  cell $mux $82
    parameter \WIDTH 54
    connect \Y $82y
    connect \S $80y
    connect \B $81y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:119.25-119.42"
  cell $bmux $81
    parameter \WIDTH 54
    parameter \S_WIDTH 4
    connect \Y $81y
    connect \S $79y [3:0]
    connect \A { \regs 378'x }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:119.25-119.42"
  cell $ge $80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $80y
    connect \B 5'10000
    connect \A $79y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:119.25-119.42"
  cell $not $79
    parameter \Y_WIDTH 5
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $79y
    connect \A { 1'0 \dbg_reg_idx }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:117.26-117.69"
  cell $logic_or $78
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $78y
    connect \B $77y
    connect \A $76y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:117.46-117.69"
  cell $ge $77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $77y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 \dbg_reg_idx }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:117.26-117.42"
  cell $logic_not $76
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $76y
    connect \A \dbg_reg_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:112.23-114.55"
  cell $mux $75
    parameter \WIDTH 54
    connect \Y \rs2_b_data
    connect \S $63y
    connect \B 54'000000000000000000000000000000000000000000000000000000
    connect \A $74y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:114.23-114.55"
  cell $mux $74
    parameter \WIDTH 54
    connect \Y $74y
    connect \S $70y [4]
    connect \B $73y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:114.23-114.55"
  cell $mux $73
    parameter \WIDTH 54
    connect \Y $73y
    connect \S $71y
    connect \B $72y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:114.23-114.55"
  cell $bmux $72
    parameter \WIDTH 54
    parameter \S_WIDTH 4
    connect \Y $72y
    connect \S $70y [3:0]
    connect \A { \regs 378'x }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:114.23-114.55"
  cell $ge $71
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $71y
    connect \B 5'10000
    connect \A $70y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:114.23-114.55"
  cell $not $70
    parameter \Y_WIDTH 5
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $70y
    connect \A { 1'0 $procmux$15054_Y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $67
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $67y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $66y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $66
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $66y
    connect \B $procmux$15057_Y
    connect \A $procmux$15061_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:112.24-112.55"
  cell $logic_not $63
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $63y
    connect \A $procmux$15065_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $60y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $59y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:99.24-99.55"
  cell $logic_not $6
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $6y
    connect \A $procmux$15131_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $59
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $59y
    connect \B $procmux$15068_Y
    connect \A $procmux$15072_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:108.23-110.55"
  cell $mux $56
    parameter \WIDTH 54
    connect \Y \rs1_b_data
    connect \S $44y
    connect \B 54'000000000000000000000000000000000000000000000000000000
    connect \A $55y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:110.23-110.55"
  cell $mux $55
    parameter \WIDTH 54
    connect \Y $55y
    connect \S $51y [4]
    connect \B $54y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:110.23-110.55"
  cell $mux $54
    parameter \WIDTH 54
    connect \Y $54y
    connect \S $52y
    connect \B $53y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:110.23-110.55"
  cell $bmux $53
    parameter \WIDTH 54
    parameter \S_WIDTH 4
    connect \Y $53y
    connect \S $51y [3:0]
    connect \A { \regs 378'x }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:110.23-110.55"
  cell $ge $52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $52y
    connect \B 5'10000
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:110.23-110.55"
  cell $not $51
    parameter \Y_WIDTH 5
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $51y
    connect \A { 1'0 $procmux$15076_Y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $47y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $47
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $47y
    connect \B $procmux$15079_Y
    connect \A $procmux$15083_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:108.24-108.55"
  cell $logic_not $44
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $44y
    connect \A $procmux$15087_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $41y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $40y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $40
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $40y
    connect \B $procmux$15090_Y
    connect \A $procmux$15094_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:103.23-105.55"
  cell $mux $37
    parameter \WIDTH 54
    connect \Y \rs2_a_data
    connect \S $25y
    connect \B 54'000000000000000000000000000000000000000000000000000000
    connect \A $36y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:105.23-105.55"
  cell $mux $36
    parameter \WIDTH 54
    connect \Y $36y
    connect \S $32y [4]
    connect \B $35y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:105.23-105.55"
  cell $mux $35
    parameter \WIDTH 54
    connect \Y $35y
    connect \S $33y
    connect \B $34y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:105.23-105.55"
  cell $bmux $34
    parameter \WIDTH 54
    parameter \S_WIDTH 4
    connect \Y $34y
    connect \S $32y [3:0]
    connect \A { \regs 378'x }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:105.23-105.55"
  cell $ge $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $33y
    connect \B 5'10000
    connect \A $32y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:105.23-105.55"
  cell $not $32
    parameter \Y_WIDTH 5
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \A { 1'0 $procmux$15098_Y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $3y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $2y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $29y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $28y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $28
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $28y
    connect \B $procmux$15101_Y
    connect \A $procmux$15105_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:103.24-103.55"
  cell $logic_not $25
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $25y
    connect \A $procmux$15109_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $22y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $21y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $21
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B $procmux$15112_Y
    connect \A $procmux$15116_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $2
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $2y
    connect \B $procmux$15134_Y
    connect \A $procmux$15138_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:99.23-101.55"
  cell $mux $18
    parameter \WIDTH 54
    connect \Y \rs1_a_data
    connect \S $6y
    connect \B 54'000000000000000000000000000000000000000000000000000000
    connect \A $17y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:101.23-101.55"
  cell $mux $17
    parameter \WIDTH 54
    connect \Y $17y
    connect \S $13y [4]
    connect \B $16y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:101.23-101.55"
  cell $mux $16
    parameter \WIDTH 54
    connect \Y $16y
    connect \S $14y
    connect \B $15y
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:101.23-101.55"
  cell $bmux $15
    parameter \WIDTH 54
    parameter \S_WIDTH 4
    connect \Y $15y
    connect \S $13y [3:0]
    connect \A { \regs 378'x }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.53"
  cell $bwmux $148
    parameter \WIDTH 486
    connect \Y $148y
    connect \S $147y [863:378]
    connect \B { \rd_b_data \rd_b_data \rd_b_data \rd_b_data \rd_b_data \rd_b_data \rd_b_data \rd_b_data \rd_b_data }
    connect \A $procmux$15040_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.53"
  cell $demux $147
    parameter \WIDTH 54
    parameter \S_WIDTH 4
    connect \Y $147y
    connect \S $142y [3:0]
    connect \A $146y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.53"
  cell $mux $146
    parameter \WIDTH 54
    connect \Y $146y
    connect \S $145y
    connect \B 54'111111111111111111111111111111111111111111111111111111
    connect \A 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.53"
  cell $logic_and $145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $145y
    connect \B $143y
    connect \A $144y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.53"
  cell $ge $144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $144y
    connect \B 5'10000
    connect \A $142y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.53"
  cell $lt $143
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $143y
    connect \B 1'0
    connect \A $142y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:142.9-142.53"
  cell $not $142
    parameter \Y_WIDTH 5
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $142y
    connect \A { 1'0 $procmux$14891_Y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $140y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $139y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:101.23-101.55"
  cell $ge $14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $14y
    connect \B 5'10000
    connect \A $13y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $139
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $139y
    connect \B $procmux$14897_Y
    connect \A $procmux$14903_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:141.11-141.49"
  cell $logic_and $136
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $136y
    connect \B $135y
    connect \A \we_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:141.19-141.49"
  cell $reduce_bool $135
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $135y
    connect \A $procmux$14925_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $133
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $133y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $132y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $132
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $132y
    connect \B $procmux$14928_Y
    connect \A $procmux$14932_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:101.23-101.55"
  cell $not $13
    parameter \Y_WIDTH 5
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $13y
    connect \A { 1'0 $procmux$15120_Y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.55"
  cell $bwmux $119
    parameter \WIDTH 486
    connect \Y $119y
    connect \S $118y [863:378]
    connect \B { \rd_a_data \rd_a_data \rd_a_data \rd_a_data \rd_a_data \rd_a_data \rd_a_data \rd_a_data \rd_a_data }
    connect \A \regs
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.55"
  cell $demux $118
    parameter \WIDTH 54
    parameter \S_WIDTH 4
    connect \Y $118y
    connect \S $113y [3:0]
    connect \A $117y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.55"
  cell $mux $117
    parameter \WIDTH 54
    connect \Y $117y
    connect \S $116y
    connect \B 54'111111111111111111111111111111111111111111111111111111
    connect \A 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.55"
  cell $logic_and $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B $114y
    connect \A $115y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.55"
  cell $ge $115
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $115y
    connect \B 5'10000
    connect \A $113y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.55"
  cell $lt $114
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 1
    connect \Y $114y
    connect \B 1'0
    connect \A $113y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:136.11-136.55"
  cell $not $113
    parameter \Y_WIDTH 5
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \A { 1'0 $procmux$14940_Y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $111
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $111y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $110y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $110
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $110y
    connect \B $procmux$14948_Y
    connect \A $procmux$14956_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.15-135.77"
  cell $logic_and $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $106y
    connect \B $105y
    connect \A \we_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:135.23-135.77"
  cell $eq $105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $105y
    connect \B $procmux$14991_Y
    connect \A $procmux$15008_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $103
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $103y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $102y }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:88.24-88.35"
  cell $add $102
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $102y
    connect \B $procmux$14997_Y
    connect \A $procmux$15003_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_regfile.sv:89.11-89.37"
  cell $ge $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $10y
    connect \B 9
    connect \A { 28'0000000000000000000000000000 $9y }
  end
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:11.8"
module \ternary_memory$ternary_cpu_system.u_memory
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:18.22"
  wire input 2 \rst_n
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:95.11"
  wire width 32 \imem_idx
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:22.22"
  wire width 36 output 4 \imem_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:21.22"
  wire width 16 input 3 \imem_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:28.35"
  wire input 8 \dmem_we
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:26.35"
  wire width 54 input 6 \dmem_wdata
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:117.11"
  wire width 32 \dmem_read_idx
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:29.35"
  wire input 9 \dmem_re
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:27.35"
  wire width 54 output 7 \dmem_rdata
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:25.35"
  wire width 18 input 5 \dmem_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:17.22"
  wire input 1 \clk
  wire $procmux$15599_CMP
  wire $procmux$15598_CMP
  wire width 32 $procmux$15597_Y
  wire $procmux$15596_CMP
  wire $procmux$15595_CMP
  wire width 32 $procmux$15594_Y
  wire $procmux$15592_CMP
  wire $procmux$15591_CMP
  wire width 32 $procmux$15590_Y
  wire $procmux$15588_CMP
  wire $procmux$15587_CMP
  wire width 32 $procmux$15586_Y
  wire $procmux$15584_CMP
  wire $procmux$15583_CMP
  wire width 32 $procmux$15582_Y
  wire $procmux$15580_CMP
  wire $procmux$15579_CMP
  wire width 32 $procmux$15578_Y
  wire $procmux$15576_CMP
  wire $procmux$15575_CMP
  wire width 32 $procmux$15574_Y
  wire $procmux$15572_CMP
  wire $procmux$15571_CMP
  wire width 32 $procmux$15570_Y
  wire $procmux$15559_CMP
  wire $procmux$15558_CMP
  wire width 32 $procmux$15557_Y
  wire $procmux$15556_CMP
  wire $procmux$15555_CMP
  wire width 32 $procmux$15554_Y
  wire $procmux$15552_CMP
  wire $procmux$15551_CMP
  wire width 32 $procmux$15550_Y
  wire $procmux$15548_CMP
  wire $procmux$15547_CMP
  wire width 32 $procmux$15546_Y
  wire $procmux$15544_CMP
  wire $procmux$15543_CMP
  wire width 32 $procmux$15542_Y
  wire $procmux$15540_CMP
  wire $procmux$15539_CMP
  wire width 32 $procmux$15538_Y
  wire $procmux$15536_CMP
  wire $procmux$15535_CMP
  wire width 32 $procmux$15534_Y
  wire $procmux$15532_CMP
  wire $procmux$15531_CMP
  wire width 32 $procmux$15530_Y
  wire $procmux$15528_CMP
  wire $procmux$15527_CMP
  wire width 32 $procmux$15526_Y
  wire $procmux$15515_Y
  wire width 32 $procmux$15508_Y
  wire width 32 $procmux$15499_Y
  wire $procmux$15498_CMP
  wire $procmux$15497_CMP
  wire width 32 $procmux$15496_Y
  wire width 32 $procmux$15494_Y
  wire $procmux$15493_CMP
  wire $procmux$15492_CMP
  wire width 32 $procmux$15491_Y
  wire width 32 $procmux$15488_Y
  wire $procmux$15487_CMP
  wire $procmux$15486_CMP
  wire width 32 $procmux$15485_Y
  wire width 32 $procmux$15482_Y
  wire $procmux$15481_CMP
  wire $procmux$15480_CMP
  wire width 32 $procmux$15479_Y
  wire width 32 $procmux$15476_Y
  wire $procmux$15475_CMP
  wire $procmux$15474_CMP
  wire width 32 $procmux$15473_Y
  wire width 32 $procmux$15470_Y
  wire $procmux$15469_CMP
  wire $procmux$15468_CMP
  wire width 32 $procmux$15467_Y
  wire width 32 $procmux$15464_Y
  wire $procmux$15463_CMP
  wire $procmux$15462_CMP
  wire width 32 $procmux$15461_Y
  wire width 32 $procmux$15458_Y
  wire $procmux$15457_CMP
  wire $procmux$15456_CMP
  wire width 32 $procmux$15455_Y
  wire width 32 $procmux$15452_Y
  wire $procmux$15451_CMP
  wire $procmux$15450_CMP
  wire width 32 $procmux$15449_Y
  wire width 32 $procmux$15446_Y
  wire width 32 $procmux$15444_Y
  wire width 32 $9y
  wire width 32 $98y
  wire width 32 $97y
  wire width 32 $95y
  wire width 32 $94y
  wire width 32 $92y
  wire width 32 $91y
  wire width 32 $8y
  wire width 32 $89y
  wire width 32 $88y
  wire width 32 $86y
  wire width 32 $85y
  wire width 32 $83y
  wire width 32 $82y
  wire width 32 $80y
  wire width 32 $79y
  wire width 32 $77y
  wire width 32 $76y
  wire width 54 $72
  wire $70y
  wire width 32 $6y
  wire $69y
  wire $68y
  wire $66y
  wire width 32 $64y
  wire width 32 $63y
  wire width 32 $61y
  wire width 32 $60y
  wire width 32 $5y
  wire width 32 $58y
  wire width 32 $57y
  wire width 32 $55y
  wire width 32 $54y
  wire width 32 $52y
  wire width 32 $51y
  wire width 32 $49y
  wire width 32 $48y
  wire width 32 $46y
  wire width 32 $45y
  wire width 32 $43y
  wire width 32 $42y
  wire width 32 $3y
  wire width 18 $38
  wire width 32 $37y
  wire $35y
  wire $34y
  wire width 32 $33y
  wire $32y
  wire width 32 $31y
  wire width 32 $2y
  wire width 18 $29
  wire $27y
  wire $26y
  wire $25y
  wire $23y
  wire width 32 $21y
  wire width 32 $20y
  wire width 32 $18y
  wire width 32 $17y
  wire width 32 $15y
  wire width 32 $14y
  wire width 32 $12y
  wire width 32 $11y
  wire width 54 $107y
  wire $106
  wire $104y
  wire $103y
  wire $102y
  wire $100y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:37.14"
  memory width 18 size 243 \imem
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:40.26"
  memory width 54 size 729 \dmem
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15599_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15599_CMP
    connect \B 2'10
    connect \A \imem_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15598_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15598_CMP
    connect \B 2'01
    connect \A \imem_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15597
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15597_Y
    connect \S { $procmux$15599_CMP $procmux$15598_CMP }
    connect \B 64'1111111111111111111111111111111100000000000000000000000000000001
    connect \A 0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15596_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15596_CMP
    connect \B 2'10
    connect \A \imem_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15595_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15595_CMP
    connect \B 2'01
    connect \A \imem_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15594
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15594_Y
    connect \S { $procmux$15596_CMP $procmux$15595_CMP }
    connect \B { $2y $3y }
    connect \A $procmux$15597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15592_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15592_CMP
    connect \B 2'10
    connect \A \imem_addr [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15591_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15591_CMP
    connect \B 2'01
    connect \A \imem_addr [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15590
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15590_Y
    connect \S { $procmux$15592_CMP $procmux$15591_CMP }
    connect \B { $5y $6y }
    connect \A $procmux$15594_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15588_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15588_CMP
    connect \B 2'10
    connect \A \imem_addr [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15587_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15587_CMP
    connect \B 2'01
    connect \A \imem_addr [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15586
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15586_Y
    connect \S { $procmux$15588_CMP $procmux$15587_CMP }
    connect \B { $8y $9y }
    connect \A $procmux$15590_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15584_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15584_CMP
    connect \B 2'10
    connect \A \imem_addr [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15583_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15583_CMP
    connect \B 2'01
    connect \A \imem_addr [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15582
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15582_Y
    connect \S { $procmux$15584_CMP $procmux$15583_CMP }
    connect \B { $11y $12y }
    connect \A $procmux$15586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15580_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15580_CMP
    connect \B 2'10
    connect \A \imem_addr [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15579_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15579_CMP
    connect \B 2'01
    connect \A \imem_addr [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15578
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15578_Y
    connect \S { $procmux$15580_CMP $procmux$15579_CMP }
    connect \B { $14y $15y }
    connect \A $procmux$15582_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15576_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15576_CMP
    connect \B 2'10
    connect \A \imem_addr [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15575_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15575_CMP
    connect \B 2'01
    connect \A \imem_addr [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15574
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15574_Y
    connect \S { $procmux$15576_CMP $procmux$15575_CMP }
    connect \B { $17y $18y }
    connect \A $procmux$15578_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.23-57.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15572_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15572_CMP
    connect \B 2'10
    connect \A \imem_addr [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $eq $procmux$15571_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15571_CMP
    connect \B 2'01
    connect \A \imem_addr [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.23-58.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:56.9-60.16"
  cell $pmux $procmux$15570
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15570_Y
    connect \S { $procmux$15572_CMP $procmux$15571_CMP }
    connect \B { $20y $21y }
    connect \A $procmux$15574_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:64.23-64.34|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:64.7-64.34"
  cell $mux $procmux$15567
    parameter \WIDTH 32
    connect \Y \imem_idx
    connect \S $23y
    connect \B 0
    connect \A $procmux$15570_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:101.7-101.40|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:100.5-103.31"
  attribute \full_case 1
  cell $mux $procmux$15564
    parameter \WIDTH 18
    connect \Y \imem_data [17:0]
    connect \S $27y
    connect \B $29
    connect \A 18'000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:107.7-107.45|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:106.5-109.32"
  attribute \full_case 1
  cell $mux $procmux$15561
    parameter \WIDTH 18
    connect \Y \imem_data [35:18]
    connect \S $35y
    connect \B $38
    connect \A 18'000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15559_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15559_CMP
    connect \B 2'10
    connect \A \dmem_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15558_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15558_CMP
    connect \B 2'01
    connect \A \dmem_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15557
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15557_Y
    connect \S { $procmux$15559_CMP $procmux$15558_CMP }
    connect \B 64'1111111111111111111111111111111100000000000000000000000000000001
    connect \A 0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15556_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15556_CMP
    connect \B 2'10
    connect \A \dmem_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15555_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15555_CMP
    connect \B 2'01
    connect \A \dmem_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15554
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15554_Y
    connect \S { $procmux$15556_CMP $procmux$15555_CMP }
    connect \B { $42y $43y }
    connect \A $procmux$15557_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15552_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15552_CMP
    connect \B 2'10
    connect \A \dmem_addr [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15551_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15551_CMP
    connect \B 2'01
    connect \A \dmem_addr [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15550
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15550_Y
    connect \S { $procmux$15552_CMP $procmux$15551_CMP }
    connect \B { $45y $46y }
    connect \A $procmux$15554_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15548_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15548_CMP
    connect \B 2'10
    connect \A \dmem_addr [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15547_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15547_CMP
    connect \B 2'01
    connect \A \dmem_addr [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15546
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15546_Y
    connect \S { $procmux$15548_CMP $procmux$15547_CMP }
    connect \B { $48y $49y }
    connect \A $procmux$15550_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15544_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15544_CMP
    connect \B 2'10
    connect \A \dmem_addr [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15543_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15543_CMP
    connect \B 2'01
    connect \A \dmem_addr [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15542
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15542_Y
    connect \S { $procmux$15544_CMP $procmux$15543_CMP }
    connect \B { $51y $52y }
    connect \A $procmux$15546_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15540_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15540_CMP
    connect \B 2'10
    connect \A \dmem_addr [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15539_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15539_CMP
    connect \B 2'01
    connect \A \dmem_addr [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15538
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15538_Y
    connect \S { $procmux$15540_CMP $procmux$15539_CMP }
    connect \B { $54y $55y }
    connect \A $procmux$15542_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15536_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15536_CMP
    connect \B 2'10
    connect \A \dmem_addr [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15535_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15535_CMP
    connect \B 2'01
    connect \A \dmem_addr [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15534
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15534_Y
    connect \S { $procmux$15536_CMP $procmux$15535_CMP }
    connect \B { $57y $58y }
    connect \A $procmux$15538_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15532_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15532_CMP
    connect \B 2'10
    connect \A \dmem_addr [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15531_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15531_CMP
    connect \B 2'01
    connect \A \dmem_addr [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15530
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15530_Y
    connect \S { $procmux$15532_CMP $procmux$15531_CMP }
    connect \B { $60y $61y }
    connect \A $procmux$15534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15528_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15528_CMP
    connect \B 2'10
    connect \A \dmem_addr [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15527_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15527_CMP
    connect \B 2'01
    connect \A \dmem_addr [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15526
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15526_Y
    connect \S { $procmux$15528_CMP $procmux$15527_CMP }
    connect \B { $63y $64y }
    connect \A $procmux$15530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:87.23-87.34|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:87.7-87.34"
  cell $mux $procmux$15523
    parameter \WIDTH 32
    connect \Y \dmem_read_idx
    connect \S $66y
    connect \B 0
    connect \A $procmux$15526_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:121.7-121.40|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:120.5-123.41"
  attribute \full_case 1
  cell $mux $procmux$15520
    parameter \WIDTH 54
    connect \Y \dmem_rdata
    connect \S $70y
    connect \B $72
    connect \A 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15517
    parameter \WIDTH 1
    connect \Y $106
    connect \S \dmem_we
    connect \B $procmux$15515_Y
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:132.9-132.44|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:131.7-133.10"
  cell $mux $procmux$15515
    parameter \WIDTH 1
    connect \Y $procmux$15515_Y
    connect \S $104y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15508
    parameter \WIDTH 32
    connect \Y $procmux$15508_Y
    connect \S \dmem_we
    connect \B $procmux$15446_Y
    connect \A \dmem_read_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15499
    parameter \WIDTH 32
    connect \Y $procmux$15499_Y
    connect \S \dmem_we
    connect \B $procmux$15496_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15498_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15498_CMP
    connect \B 2'10
    connect \A \dmem_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15497_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15497_CMP
    connect \B 2'01
    connect \A \dmem_addr [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15496
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15496_Y
    connect \S { $procmux$15498_CMP $procmux$15497_CMP }
    connect \B 64'1111111111111111111111111111111100000000000000000000000000000001
    connect \A 0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15494
    parameter \WIDTH 32
    connect \Y $procmux$15494_Y
    connect \S \dmem_we
    connect \B $procmux$15491_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15493_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15493_CMP
    connect \B 2'10
    connect \A \dmem_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15492_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15492_CMP
    connect \B 2'01
    connect \A \dmem_addr [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15491
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15491_Y
    connect \S { $procmux$15493_CMP $procmux$15492_CMP }
    connect \B { $76y $77y }
    connect \A $procmux$15499_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15488
    parameter \WIDTH 32
    connect \Y $procmux$15488_Y
    connect \S \dmem_we
    connect \B $procmux$15485_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15487_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15487_CMP
    connect \B 2'10
    connect \A \dmem_addr [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15486_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15486_CMP
    connect \B 2'01
    connect \A \dmem_addr [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15485
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15485_Y
    connect \S { $procmux$15487_CMP $procmux$15486_CMP }
    connect \B { $79y $80y }
    connect \A $procmux$15494_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15482
    parameter \WIDTH 32
    connect \Y $procmux$15482_Y
    connect \S \dmem_we
    connect \B $procmux$15479_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15481_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15481_CMP
    connect \B 2'10
    connect \A \dmem_addr [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15480_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15480_CMP
    connect \B 2'01
    connect \A \dmem_addr [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15479
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15479_Y
    connect \S { $procmux$15481_CMP $procmux$15480_CMP }
    connect \B { $82y $83y }
    connect \A $procmux$15488_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15476
    parameter \WIDTH 32
    connect \Y $procmux$15476_Y
    connect \S \dmem_we
    connect \B $procmux$15473_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15475_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15475_CMP
    connect \B 2'10
    connect \A \dmem_addr [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15474_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15474_CMP
    connect \B 2'01
    connect \A \dmem_addr [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15473
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15473_Y
    connect \S { $procmux$15475_CMP $procmux$15474_CMP }
    connect \B { $85y $86y }
    connect \A $procmux$15482_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15470
    parameter \WIDTH 32
    connect \Y $procmux$15470_Y
    connect \S \dmem_we
    connect \B $procmux$15467_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15469_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15469_CMP
    connect \B 2'10
    connect \A \dmem_addr [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15468_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15468_CMP
    connect \B 2'01
    connect \A \dmem_addr [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15467
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15467_Y
    connect \S { $procmux$15469_CMP $procmux$15468_CMP }
    connect \B { $88y $89y }
    connect \A $procmux$15476_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15464
    parameter \WIDTH 32
    connect \Y $procmux$15464_Y
    connect \S \dmem_we
    connect \B $procmux$15461_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15463_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15463_CMP
    connect \B 2'10
    connect \A \dmem_addr [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15462_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15462_CMP
    connect \B 2'01
    connect \A \dmem_addr [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15461
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15461_Y
    connect \S { $procmux$15463_CMP $procmux$15462_CMP }
    connect \B { $91y $92y }
    connect \A $procmux$15470_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15458
    parameter \WIDTH 32
    connect \Y $procmux$15458_Y
    connect \S \dmem_we
    connect \B $procmux$15455_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15457_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15457_CMP
    connect \B 2'10
    connect \A \dmem_addr [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15456_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15456_CMP
    connect \B 2'01
    connect \A \dmem_addr [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15455
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15455_Y
    connect \S { $procmux$15457_CMP $procmux$15456_CMP }
    connect \B { $94y $95y }
    connect \A $procmux$15464_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15452
    parameter \WIDTH 32
    connect \Y $procmux$15452_Y
    connect \S \dmem_we
    connect \B $procmux$15449_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.23-80.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15451_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15451_CMP
    connect \B 2'10
    connect \A \dmem_addr [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $eq $procmux$15450_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15450_CMP
    connect \B 2'01
    connect \A \dmem_addr [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.23-81.48|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:79.9-83.16"
  cell $pmux $procmux$15449
    parameter \WIDTH 32
    parameter \S_WIDTH 2
    connect \Y $procmux$15449_Y
    connect \S { $procmux$15451_CMP $procmux$15450_CMP }
    connect \B { $97y $98y }
    connect \A $procmux$15458_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.18-134.8|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:129.5-134.8"
  cell $mux $procmux$15446
    parameter \WIDTH 32
    connect \Y $procmux$15446_Y
    connect \S \dmem_we
    connect \B $procmux$15444_Y
    connect \A 32'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:87.23-87.34|../../work/designs/ternary_cpu_system/src/ternary_memory.sv:87.7-87.34"
  cell $mux $procmux$15444
    parameter \WIDTH 32
    connect \Y $procmux$15444_Y
    connect \S $100y
    connect \B 0
    connect \A $procmux$15452_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:128.3"
  cell $dff $driver$trit9_to_int.trit_val
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    connect \Q \dmem_addr [17:16]
    connect \D \dmem_addr [17:16]
    connect \CLK \clk
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:128.3"
  cell $dff $driver$trit9_to_int.result
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1
    connect \Q \dmem_read_idx
    connect \D $procmux$15508_Y
    connect \CLK \clk
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:128.3"
  cell $dff $driver$trit9_to_int.addr
    parameter \WIDTH 18
    parameter \CLK_POLARITY 1
    connect \Q \dmem_addr
    connect \D \dmem_addr
    connect \CLK \clk
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $98
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $98y
    connect \B 6561
    connect \A $procmux$15458_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $97
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $97y
    connect \B 6561
    connect \A $procmux$15458_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $95
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $95y
    connect \B 2187
    connect \A $procmux$15464_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $94
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $94y
    connect \B 2187
    connect \A $procmux$15464_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $92
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $92y
    connect \B 729
    connect \A $procmux$15470_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $91
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $91y
    connect \B 729
    connect \A $procmux$15470_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.32-58.47"
  cell $add $9
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $9y
    connect \B 27
    connect \A $procmux$15590_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $89
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $89y
    connect \B 243
    connect \A $procmux$15476_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $88
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $88y
    connect \B 243
    connect \A $procmux$15476_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $86
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $86y
    connect \B 81
    connect \A $procmux$15482_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $85
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $85y
    connect \B 81
    connect \A $procmux$15482_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $83
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $83y
    connect \B 27
    connect \A $procmux$15488_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $82
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $82y
    connect \B 27
    connect \A $procmux$15488_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $80
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $80y
    connect \B 9
    connect \A $procmux$15494_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.32-57.47"
  cell $sub $8
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $8y
    connect \B 27
    connect \A $procmux$15590_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $79
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $79y
    connect \B 9
    connect \A $procmux$15494_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $77
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $77y
    connect \B 3
    connect \A $procmux$15499_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $76
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $76y
    connect \B 3
    connect \A $procmux$15499_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:121.20-121.39"
  cell $memrd_v2 $71
    parameter \WIDTH 54
    parameter \TRANSPARENCY_MASK 0'x
    parameter \SRST_VALUE 54'x
    parameter \MEMID "\\dmem"
    parameter \INIT_VALUE 54'x
    parameter \COLLISION_X_MASK 0'x
    parameter \CLK_POLARITY 0
    parameter \CLK_ENABLE 0
    parameter \CE_OVER_SRST 0
    parameter \ARST_VALUE 54'x
    parameter \ABITS 32
    connect \SRST 1'0
    connect \EN 1'1
    connect \DATA $72
    connect \CLK 1'x
    connect \ARST 1'0
    connect \ADDR \dmem_read_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:120.9-120.57"
  cell $logic_and $70
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $70y
    connect \B $69y
    connect \A $68y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:120.31-120.57"
  cell $lt $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $69y
    connect \B 729
    connect \A \dmem_read_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:120.9-120.27"
  cell $ge $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $68y
    connect \B 0
    connect \A \dmem_read_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:87.11-87.21"
  cell $lt $66
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $66y
    connect \B 0
    connect \A $procmux$15526_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $64
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $64y
    connect \B 6561
    connect \A $procmux$15530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $63
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $63y
    connect \B 6561
    connect \A $procmux$15530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $61
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $61y
    connect \B 2187
    connect \A $procmux$15534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $60
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $60y
    connect \B 2187
    connect \A $procmux$15534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.32-58.47"
  cell $add $6
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $6y
    connect \B 9
    connect \A $procmux$15594_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $58
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $58y
    connect \B 729
    connect \A $procmux$15538_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $57
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $57y
    connect \B 729
    connect \A $procmux$15538_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $55
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $55y
    connect \B 243
    connect \A $procmux$15542_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $54
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $54y
    connect \B 243
    connect \A $procmux$15542_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $52
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $52y
    connect \B 81
    connect \A $procmux$15546_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $51
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $51y
    connect \B 81
    connect \A $procmux$15546_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.32-57.47"
  cell $sub $5
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $5y
    connect \B 9
    connect \A $procmux$15594_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $49
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $49y
    connect \B 27
    connect \A $procmux$15550_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $48
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $48y
    connect \B 27
    connect \A $procmux$15550_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $46
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $46y
    connect \B 9
    connect \A $procmux$15554_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $45
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $45y
    connect \B 9
    connect \A $procmux$15554_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:81.32-81.47"
  cell $add $43
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $43y
    connect \B 3
    connect \A $procmux$15557_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:80.32-80.47"
  cell $sub $42
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $42y
    connect \B 3
    connect \A $procmux$15557_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:107.31-107.43"
  cell $add $37
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $37y
    connect \B 1
    connect \A \imem_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:107.26-107.44"
  cell $memrd_v2 $36
    parameter \WIDTH 18
    parameter \TRANSPARENCY_MASK 0'x
    parameter \SRST_VALUE 18'x
    parameter \MEMID "\\imem"
    parameter \INIT_VALUE 18'x
    parameter \COLLISION_X_MASK 0'x
    parameter \CLK_POLARITY 0
    parameter \CLK_ENABLE 0
    parameter \CE_OVER_SRST 0
    parameter \ARST_VALUE 18'x
    parameter \ABITS 32
    connect \SRST 1'0
    connect \EN 1'1
    connect \DATA $38
    connect \CLK 1'x
    connect \ARST 1'0
    connect \ADDR $37y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:106.9-106.55"
  cell $logic_and $35
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $35y
    connect \B $34y
    connect \A $32y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:106.30-106.55"
  cell $lt $34
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $34y
    connect \B 243
    connect \A $33y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:106.30-106.42"
  cell $add $33
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $33y
    connect \B 1
    connect \A \imem_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:106.9-106.26"
  cell $ge $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $32y
    connect \B 0
    connect \A $31y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:106.9-106.21"
  cell $add $31
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $31y
    connect \B 1
    connect \A \imem_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.32-58.47"
  cell $add $3
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $3y
    connect \B 3
    connect \A $procmux$15597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:101.25-101.39"
  cell $memrd_v2 $28
    parameter \WIDTH 18
    parameter \TRANSPARENCY_MASK 0'x
    parameter \SRST_VALUE 18'x
    parameter \MEMID "\\imem"
    parameter \INIT_VALUE 18'x
    parameter \COLLISION_X_MASK 0'x
    parameter \CLK_POLARITY 0
    parameter \CLK_ENABLE 0
    parameter \CE_OVER_SRST 0
    parameter \ARST_VALUE 18'x
    parameter \ABITS 32
    connect \SRST 1'0
    connect \EN 1'1
    connect \DATA $29
    connect \CLK 1'x
    connect \ARST 1'0
    connect \ADDR \imem_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:100.9-100.47"
  cell $logic_and $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $27y
    connect \B $26y
    connect \A $25y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:100.26-100.47"
  cell $lt $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $26y
    connect \B 243
    connect \A \imem_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:100.9-100.22"
  cell $ge $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $25y
    connect \B 0
    connect \A \imem_idx
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:64.11-64.21"
  cell $lt $23
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $23y
    connect \B 0
    connect \A $procmux$15570_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.32-58.47"
  cell $add $21
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $21y
    connect \B 2187
    connect \A $procmux$15574_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.32-57.47"
  cell $sub $20
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $20y
    connect \B 2187
    connect \A $procmux$15574_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.32-57.47"
  cell $sub $2
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $2y
    connect \B 3
    connect \A $procmux$15597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.32-58.47"
  cell $add $18
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $18y
    connect \B 729
    connect \A $procmux$15578_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.32-57.47"
  cell $sub $17
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $17y
    connect \B 729
    connect \A $procmux$15578_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.32-58.47"
  cell $add $15
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $15y
    connect \B 243
    connect \A $procmux$15582_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.32-57.47"
  cell $sub $14
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $14y
    connect \B 243
    connect \A $procmux$15582_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:58.32-58.47"
  cell $add $12
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $12y
    connect \B 81
    connect \A $procmux$15586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:57.32-57.47"
  cell $sub $11
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $11y
    connect \B 81
    connect \A $procmux$15586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:132.9-132.43"
  cell $mux $107
    parameter \WIDTH 54
    connect \Y $107y
    connect \S $106
    connect \B 54'111111111111111111111111111111111111111111111111111111
    connect \A 54'000000000000000000000000000000000000000000000000000000
  end
  cell $memwr_v2 $105
    parameter \WIDTH 54
    parameter \PRIORITY_MASK 0'x
    parameter \PORTID 0
    parameter \MEMID "\\dmem"
    parameter \CLK_POLARITY 1
    parameter \CLK_ENABLE 1
    parameter \ABITS 32
    connect \EN $107y
    connect \DATA \dmem_wdata
    connect \CLK \clk
    connect \ADDR $procmux$15446_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:131.11-131.61"
  cell $logic_and $104
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $104y
    connect \B $103y
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:131.34-131.61"
  cell $lt $103
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $103y
    connect \B 729
    connect \A $procmux$15446_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:131.11-131.30"
  cell $ge $102
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $102y
    connect \B 0
    connect \A $procmux$15446_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_memory.sv:87.11-87.21"
  cell $lt $100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y $100y
    connect \B 0
    connect \A $procmux$15452_Y
  end
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:11.8"
module \ternary_hazard_unit$ternary_cpu_system.u_cpu.u_hazard_unit_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:46.28"
  wire \raw_hazard_ex_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:46.9"
  wire \raw_hazard_ex_rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:30.23"
  wire output 1 \pc_stall
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:27.23"
  wire input 10 \mem_reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:26.23"
  wire width 6 input 9 \mem_rd
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:31.23"
  wire output 11 \if_id_stall
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:18.23"
  wire input 5 \id_uses_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:17.23"
  wire input 4 \id_uses_rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:16.23"
  wire width 6 input 3 \id_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:15.23"
  wire width 6 input 2 \id_rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:32.23"
  wire output 12 \id_ex_flush
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:22.23"
  wire input 7 \ex_reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:21.23"
  wire width 6 input 6 \ex_rd
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:23.23"
  wire input 8 \ex_mem_read
  wire $9y
  wire $8y
  wire $7y
  wire $64y
  wire $5y
  wire $4y
  wire $3y
  wire $30y
  wire $2y
  wire $28y
  wire $27y
  wire $26y
  wire $25y
  wire $24y
  wire $23y
  wire $21y
  wire $20y
  wire $1y
  wire $19y
  wire $18y
  wire $17y
  wire $16y
  wire $14y
  wire $12y
  wire $11y
  wire $10y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.36-42.53"
  cell $logic_not $9
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $9y
    connect \A \ex_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.13-42.30"
  cell $logic_not $8
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $8y
    connect \A \ex_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:51.30-52.55"
  cell $logic_and $7
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $7y
    connect \B $5y
    connect \A $0y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:64.28-65.72"
  cell $logic_and $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \id_ex_flush
    connect \B $64y
    connect \A \ex_mem_read
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:65.29-65.71"
  cell $logic_or $64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $64y
    connect \B \raw_hazard_ex_rs2
    connect \A \raw_hazard_ex_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.12-37.62"
  cell $logic_and $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B $4y
    connect \A $3y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.49-37.61"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B \ex_rd [5:4]
    connect \A \id_rs1 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:53.30-54.72"
  cell $logic_and $31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \raw_hazard_ex_rs2
    connect \B $30y
    connect \A $23y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:54.59-54.72"
  cell $logic_not $30
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $30y
    connect \A $28y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.12-37.44"
  cell $logic_and $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $3y
    connect \B $2y
    connect \A $1y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.12-42.77"
  cell $logic_and $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $28y
    connect \B $27y
    connect \A $26y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.59-42.76"
  cell $logic_not $27
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $27y
    connect \A \ex_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.12-42.54"
  cell $logic_and $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $26y
    connect \B $25y
    connect \A $24y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.36-42.53"
  cell $logic_not $25
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $25y
    connect \A \ex_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.13-42.30"
  cell $logic_not $24
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $24y
    connect \A \ex_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:53.30-54.55"
  cell $logic_and $23
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $23y
    connect \B $21y
    connect \A $16y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.12-37.62"
  cell $logic_and $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B $20y
    connect \A $19y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.49-37.61"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B \ex_rd [5:4]
    connect \A \id_rs2 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.31-37.43"
  cell $eq $2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $2y
    connect \B \ex_rd [3:2]
    connect \A \id_rs1 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.12-37.44"
  cell $logic_and $19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $19y
    connect \B $18y
    connect \A $17y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.31-37.43"
  cell $eq $18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $18y
    connect \B \ex_rd [3:2]
    connect \A \id_rs2 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.13-37.25"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B \ex_rd [1:0]
    connect \A \id_rs2 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:53.30-53.57"
  cell $logic_and $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B \ex_reg_write
    connect \A \id_uses_rs2
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:51.30-52.72"
  cell $logic_and $15
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \raw_hazard_ex_rs1
    connect \B $14y
    connect \A $7y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:52.59-52.72"
  cell $logic_not $14
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $14y
    connect \A $12y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.12-42.77"
  cell $logic_and $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $12y
    connect \B $11y
    connect \A $10y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.59-42.76"
  cell $logic_not $11
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $11y
    connect \A \ex_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:42.12-42.54"
  cell $logic_and $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $10y
    connect \B $9y
    connect \A $8y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:37.13-37.25"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B \ex_rd [1:0]
    connect \A \id_rs1 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_hazard_unit.sv:51.30-51.57"
  cell $logic_and $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B \ex_reg_write
    connect \A \id_uses_rs1
  end
  connect \if_id_stall \id_ex_flush
  connect \pc_stall \id_ex_flush
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:14.8"
module \ternary_forward_unit$ternary_cpu_system.u_cpu.u_forward_unit_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:27.23"
  wire input 6 \wb_reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:26.23"
  wire width 6 input 5 \wb_rd
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.41"
  wire \wb_fwd_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.31"
  wire \wb_fwd_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:23.23"
  wire input 2 \mem_reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:22.23"
  wire width 6 input 1 \mem_rd
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.20"
  wire \mem_fwd_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.9"
  wire \mem_fwd_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:31.23"
  wire width 2 output 8 \forward_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:30.23"
  wire width 2 output 7 \forward_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:19.23"
  wire width 6 input 4 \ex_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:18.23"
  wire width 6 input 3 \ex_rs1
  wire $9y
  wire $8y
  wire $7y
  wire $6y
  wire width 2 $62y
  wire width 2 $60y
  wire $58y
  wire $56y
  wire $55y
  wire $54y
  wire $53y
  wire $52y
  wire $51y
  wire $4y
  wire $49y
  wire $48y
  wire $47y
  wire $46y
  wire $45y
  wire $43y
  wire $41y
  wire $40y
  wire $3y
  wire $39y
  wire $38y
  wire $37y
  wire $36y
  wire $34y
  wire $33y
  wire $32y
  wire $31y
  wire $30y
  wire $2y
  wire $28y
  wire $26y
  wire $25y
  wire $24y
  wire $23y
  wire $22y
  wire $21y
  wire $1y
  wire $19y
  wire $18y
  wire $17y
  wire $16y
  wire $15y
  wire $13y
  wire $11y
  wire $10y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $9y
    connect \B $8y
    connect \A $7y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $8
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $8y
    connect \A \mem_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $7
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $7y
    connect \A \mem_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:65.22-65.68"
  cell $mux $63
    parameter \WIDTH 2
    connect \Y \forward_b
    connect \S \mem_fwd_b
    connect \B 2'10
    connect \A $62y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:65.43-65.67"
  cell $mux $62
    parameter \WIDTH 2
    connect \Y $62y
    connect \S \wb_fwd_b
    connect \B 2'01
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:62.22-62.68"
  cell $mux $61
    parameter \WIDTH 2
    connect \Y \forward_a
    connect \S \mem_fwd_a
    connect \B 2'10
    connect \A $60y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:62.43-62.67"
  cell $mux $60
    parameter \WIDTH 2
    connect \Y $60y
    connect \S \wb_fwd_a
    connect \B 2'01
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:54.22-54.65"
  cell $logic_and $6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $6y
    connect \B $4y
    connect \A \mem_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:59.21-59.79"
  cell $logic_and $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wb_fwd_b
    connect \B $58y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:59.66-59.79"
  cell $logic_not $58
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $58y
    connect \A $56y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $56y
    connect \B $55y
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $55
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $55y
    connect \A \wb_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $54
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $54y
    connect \B $53y
    connect \A $52y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $53
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \A \wb_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $52
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \A \wb_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:59.21-59.62"
  cell $logic_and $51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $51y
    connect \B $49y
    connect \A \wb_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B $48y
    connect \A $47y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B \wb_rd [5:4]
    connect \A \ex_rs2 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $47
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $47y
    connect \B $46y
    connect \A $45y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $46y
    connect \B \wb_rd [3:2]
    connect \A \ex_rs2 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $45y
    connect \B \wb_rd [1:0]
    connect \A \ex_rs2 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:58.21-58.79"
  cell $logic_and $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wb_fwd_a
    connect \B $43y
    connect \A $36y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:58.66-58.79"
  cell $logic_not $43
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $43y
    connect \A $41y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $41y
    connect \B $40y
    connect \A $39y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $40
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $40y
    connect \A \wb_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B $3y
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $39
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $39y
    connect \B $38y
    connect \A $37y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $38
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $38y
    connect \A \wb_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $37
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \A \wb_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:58.21-58.62"
  cell $logic_and $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B $34y
    connect \A \wb_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $34
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $34y
    connect \B $33y
    connect \A $32y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B \wb_rd [5:4]
    connect \A \ex_rs1 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B $31y
    connect \A $30y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $31y
    connect \B \wb_rd [3:2]
    connect \A \ex_rs1 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $30y
    connect \B \wb_rd [1:0]
    connect \A \ex_rs1 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $3y
    connect \B \mem_rd [5:4]
    connect \A \ex_rs1 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:55.22-55.83"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \mem_fwd_b
    connect \B $28y
    connect \A $21y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:55.69-55.83"
  cell $logic_not $28
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $28y
    connect \A $26y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $26y
    connect \B $25y
    connect \A $24y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $25
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $25y
    connect \A \mem_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $24
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $24y
    connect \B $23y
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $23
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $23y
    connect \A \mem_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $22
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $22y
    connect \A \mem_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:55.22-55.65"
  cell $logic_and $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B $19y
    connect \A \mem_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $2y
    connect \B $1y
    connect \A $0y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $19y
    connect \B $18y
    connect \A $17y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $18y
    connect \B \mem_rd [5:4]
    connect \A \ex_rs2 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B $16y
    connect \A $15y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B \mem_rd [3:2]
    connect \A \ex_rs2 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $15
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $15y
    connect \B \mem_rd [1:0]
    connect \A \ex_rs2 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:54.22-54.83"
  cell $logic_and $14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \mem_fwd_a
    connect \B $13y
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:54.69-54.83"
  cell $logic_not $13
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $13y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $11y
    connect \B $10y
    connect \A $9y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $10
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $10y
    connect \A \mem_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B \mem_rd [3:2]
    connect \A \ex_rs1 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B \mem_rd [1:0]
    connect \A \ex_rs1 [1:0]
  end
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:14.8"
module \ternary_forward_unit$ternary_cpu_system.u_cpu.u_forward_unit_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:27.23"
  wire input 6 \wb_reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:26.23"
  wire width 6 input 5 \wb_rd
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.41"
  wire \wb_fwd_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.31"
  wire \wb_fwd_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:23.23"
  wire input 2 \mem_reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:22.23"
  wire width 6 input 1 \mem_rd
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.20"
  wire \mem_fwd_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:51.9"
  wire \mem_fwd_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:31.23"
  wire width 2 output 8 \forward_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:30.23"
  wire width 2 output 7 \forward_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:19.23"
  wire width 6 input 4 \ex_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:18.23"
  wire width 6 input 3 \ex_rs1
  wire $9y
  wire $8y
  wire $7y
  wire $6y
  wire width 2 $62y
  wire width 2 $60y
  wire $58y
  wire $56y
  wire $55y
  wire $54y
  wire $53y
  wire $52y
  wire $51y
  wire $4y
  wire $49y
  wire $48y
  wire $47y
  wire $46y
  wire $45y
  wire $43y
  wire $41y
  wire $40y
  wire $3y
  wire $39y
  wire $38y
  wire $37y
  wire $36y
  wire $34y
  wire $33y
  wire $32y
  wire $31y
  wire $30y
  wire $2y
  wire $28y
  wire $26y
  wire $25y
  wire $24y
  wire $23y
  wire $22y
  wire $21y
  wire $1y
  wire $19y
  wire $18y
  wire $17y
  wire $16y
  wire $15y
  wire $13y
  wire $11y
  wire $10y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $9y
    connect \B $8y
    connect \A $7y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $8
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $8y
    connect \A \mem_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $7
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $7y
    connect \A \mem_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:65.22-65.68"
  cell $mux $63
    parameter \WIDTH 2
    connect \Y \forward_b
    connect \S \mem_fwd_b
    connect \B 2'10
    connect \A $62y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:65.43-65.67"
  cell $mux $62
    parameter \WIDTH 2
    connect \Y $62y
    connect \S \wb_fwd_b
    connect \B 2'01
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:62.22-62.68"
  cell $mux $61
    parameter \WIDTH 2
    connect \Y \forward_a
    connect \S \mem_fwd_a
    connect \B 2'10
    connect \A $60y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:62.43-62.67"
  cell $mux $60
    parameter \WIDTH 2
    connect \Y $60y
    connect \S \wb_fwd_a
    connect \B 2'01
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:54.22-54.65"
  cell $logic_and $6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $6y
    connect \B $4y
    connect \A \mem_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:59.21-59.79"
  cell $logic_and $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wb_fwd_b
    connect \B $58y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:59.66-59.79"
  cell $logic_not $58
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $58y
    connect \A $56y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $56y
    connect \B $55y
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $55
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $55y
    connect \A \wb_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $54
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $54y
    connect \B $53y
    connect \A $52y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $53
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \A \wb_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $52
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \A \wb_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:59.21-59.62"
  cell $logic_and $51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $51y
    connect \B $49y
    connect \A \wb_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B $48y
    connect \A $47y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B \wb_rd [5:4]
    connect \A \ex_rs2 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $47
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $47y
    connect \B $46y
    connect \A $45y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $46y
    connect \B \wb_rd [3:2]
    connect \A \ex_rs2 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $45y
    connect \B \wb_rd [1:0]
    connect \A \ex_rs2 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:58.21-58.79"
  cell $logic_and $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wb_fwd_a
    connect \B $43y
    connect \A $36y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:58.66-58.79"
  cell $logic_not $43
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $43y
    connect \A $41y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $41y
    connect \B $40y
    connect \A $39y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $40
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $40y
    connect \A \wb_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B $3y
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $39
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $39y
    connect \B $38y
    connect \A $37y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $38
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $38y
    connect \A \wb_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $37
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \A \wb_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:58.21-58.62"
  cell $logic_and $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B $34y
    connect \A \wb_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $34
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $34y
    connect \B $33y
    connect \A $32y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B \wb_rd [5:4]
    connect \A \ex_rs1 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B $31y
    connect \A $30y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $31y
    connect \B \wb_rd [3:2]
    connect \A \ex_rs1 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $30y
    connect \B \wb_rd [1:0]
    connect \A \ex_rs1 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $3y
    connect \B \mem_rd [5:4]
    connect \A \ex_rs1 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:55.22-55.83"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \mem_fwd_b
    connect \B $28y
    connect \A $21y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:55.69-55.83"
  cell $logic_not $28
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $28y
    connect \A $26y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $26y
    connect \B $25y
    connect \A $24y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $25
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $25y
    connect \A \mem_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.54"
  cell $logic_and $24
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $24y
    connect \B $23y
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.36-47.53"
  cell $logic_not $23
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $23y
    connect \A \mem_rd [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.13-47.30"
  cell $logic_not $22
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $22y
    connect \A \mem_rd [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:55.22-55.65"
  cell $logic_and $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B $19y
    connect \A \mem_reg_write
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $2y
    connect \B $1y
    connect \A $0y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.62"
  cell $logic_and $19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $19y
    connect \B $18y
    connect \A $17y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.49-42.61"
  cell $eq $18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $18y
    connect \B \mem_rd [5:4]
    connect \A \ex_rs2 [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.12-42.44"
  cell $logic_and $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B $16y
    connect \A $15y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B \mem_rd [3:2]
    connect \A \ex_rs2 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $15
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $15y
    connect \B \mem_rd [1:0]
    connect \A \ex_rs2 [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:54.22-54.83"
  cell $logic_and $14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \mem_fwd_a
    connect \B $13y
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:54.69-54.83"
  cell $logic_not $13
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $13y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.12-47.77"
  cell $logic_and $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $11y
    connect \B $10y
    connect \A $9y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:47.59-47.76"
  cell $logic_not $10
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $10y
    connect \A \mem_rd [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.31-42.43"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B \mem_rd [3:2]
    connect \A \ex_rs1 [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_forward_unit.sv:42.13-42.25"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B \mem_rd [1:0]
    connect \A \ex_rs1 [1:0]
  end
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:8.8"
attribute \top 1
module \ternary_cpu_system
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:26.22"
  wire output 10 \valid_out_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:25.22"
  wire output 9 \valid_out_a
  attribute \unused_bits "0"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:50.29"
  wire \stall_status
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:14.22"
  wire input 2 \rst_n
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:20.22"
  wire input 6 \prog_we
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:17.22"
  wire input 3 \prog_mode
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:19.22"
  wire width 18 input 5 \prog_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:18.22"
  wire width 8 input 4 \prog_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:24.22"
  wire width 16 output 8 \pc_out
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:27.22"
  wire width 2 output 11 \ipc_out
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:40.15"
  wire width 36 \imem_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:39.15"
  wire width 16 \imem_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:23.22"
  wire output 7 \halted
  attribute \unused_bits "0"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:52.29"
  wire \fwd_b_status
  attribute \unused_bits "0"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:51.29"
  wire \fwd_a_status
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:46.29"
  wire \dmem_we
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:44.29"
  wire width 54 \dmem_wdata
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:47.29"
  wire \dmem_re
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:45.29"
  wire width 54 \dmem_rdata
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:43.29"
  wire width 18 \dmem_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:31.34"
  wire width 54 output 13 \debug_reg_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:30.22"
  wire width 4 input 12 \debug_reg_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:13.22"
  wire input 1 \clk
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:92.5"
  cell \ternary_memory$ternary_cpu_system.u_memory \u_memory
    connect \rst_n \rst_n
    connect \imem_data \imem_data
    connect \imem_addr \imem_addr
    connect \dmem_we \dmem_we
    connect \dmem_wdata \dmem_wdata
    connect \dmem_re \dmem_re
    connect \dmem_rdata \dmem_rdata
    connect \dmem_addr \dmem_addr
    connect \clk \clk
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu_system.sv:60.5"
  cell \ternary_cpu$ternary_cpu_system.u_cpu \u_cpu
    connect \valid_out_b \valid_out_b
    connect \valid_out_a \valid_out_a
    connect \stall_out \stall_status
    connect \rst_n \rst_n
    connect \pc_out \pc_out
    connect \ipc_out \ipc_out
    connect \imem_data \imem_data
    connect \imem_addr \imem_addr
    connect \halted \halted
    connect \fwd_b_out \fwd_b_status
    connect \fwd_a_out \fwd_a_status
    connect \dmem_we \dmem_we
    connect \dmem_wdata \dmem_wdata
    connect \dmem_re \dmem_re
    connect \dmem_rdata \dmem_rdata
    connect \dmem_addr \dmem_addr
    connect \dbg_reg_idx \debug_reg_addr
    connect \dbg_reg_data \debug_reg_data
    connect \clk \clk
  end
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:11.8"
module \ternary_cpu$ternary_cpu_system.u_cpu
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:34.34"
  wire output 6 \valid_out_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:33.34"
  wire output 5 \valid_out_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:123.31"
  wire \take_branch_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:123.16"
  wire \take_branch_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:42.34"
  wire output 17 \stall_out
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:124.16"
  wire \slot_b_stall
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:290.9"
  wire \slot_a_writes_slot_b_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:284.9"
  wire \slot_a_writes_slot_b_rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:17.16"
  wire input 2 \rst_n
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:418.39"
  wire \rf_wr_en_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:418.27"
  wire \rf_wr_en_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:417.41"
  wire width 54 \rf_wr_data_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:417.27"
  wire width 54 \rf_wr_data_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:416.42"
  wire width 54 \rf_rs2_b_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:415.42"
  wire width 54 \rf_rs2_a_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:416.27"
  wire width 54 \rf_rs1_b_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:415.27"
  wire width 54 \rf_rs1_a_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:119.16"
  wire width 16 \pc_plus_two
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:118.16"
  wire width 16 \pc_plus_one
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:32.34"
  wire width 16 output 4 \pc_out
  attribute \unused_bits "0 1"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:120.54"
  wire width 2 \pc_carry_2
  attribute \unused_bits "0 1"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:120.42"
  wire width 2 \pc_carry_1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:117.16"
  wire width 16 \next_pc
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:302.9"
  wire \memory_conflict
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:579.27"
  wire width 54 \mem_forward_data_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:125.16"
  wire \issue_both
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:35.34"
  wire width 2 output 7 \ipc_out
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:297.9"
  wire \interslot_raw_hazard
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:587.10"
  wire width 2 \imm_sign_trit_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:583.10"
  wire width 2 \imm_sign_trit_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:21.34"
  wire width 36 input 9 \imem_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:20.34"
  wire width 16 output 8 \imem_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:59.17"
  wire \if_id_valid_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:54.17"
  wire \if_id_valid_a
  attribute \unused_bits "0"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:764.15"
  wire \if_id_stall_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:58.17"
  wire width 16 \if_id_pc_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:53.17"
  wire width 16 \if_id_pc_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:57.17"
  wire width 18 \if_id_instr_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:52.17"
  wire width 18 \if_id_instr_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:95.27"
  wire \id_ex_valid_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:77.27"
  wire \id_ex_valid_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:81.27"
  wire width 54 \id_ex_rs2_data_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:63.27"
  wire width 54 \id_ex_rs2_data_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:80.27"
  wire width 54 \id_ex_rs1_data_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:62.27"
  wire width 54 \id_ex_rs1_data_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:83.27"
  wire width 4 \id_ex_rs1_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:65.27"
  wire width 4 \id_ex_rs1_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:86.27"
  wire \id_ex_reg_write_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:68.27"
  wire \id_ex_reg_write_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:82.27"
  wire width 4 \id_ex_rd_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:64.27"
  wire width 4 \id_ex_rd_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:94.27"
  wire width 16 \id_ex_pc_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:76.27"
  wire width 16 \id_ex_pc_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:88.27"
  wire \id_ex_mem_write_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:70.27"
  wire \id_ex_mem_write_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:87.27"
  wire \id_ex_mem_read_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:69.27"
  wire \id_ex_mem_read_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:93.27"
  wire \id_ex_jump_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:75.27"
  wire \id_ex_jump_a
  attribute \unused_bits "0"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:765.15"
  wire \id_ex_flush_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:91.27"
  wire width 2 \id_ex_branch_type_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:73.27"
  wire width 2 \id_ex_branch_type_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:90.27"
  wire \id_ex_branch_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:72.27"
  wire \id_ex_branch_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:89.27"
  wire \id_ex_alu_src_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:71.27"
  wire \id_ex_alu_src_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:85.27"
  wire width 3 \id_ex_alu_op_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:67.27"
  wire width 3 \id_ex_alu_op_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:31.34"
  wire output 3 \halted
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:44.34"
  wire output 19 \fwd_b_out
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:43.34"
  wire output 18 \fwd_a_out
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:592.30"
  wire width 2 \forward_b_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:592.15"
  wire width 2 \forward_b_rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:591.30"
  wire width 2 \forward_a_rs2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:591.15"
  wire width 2 \forward_a_rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:106.27"
  wire width 54 \ex_wb_result_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:98.27"
  wire width 54 \ex_wb_result_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:109.27"
  wire \ex_wb_reg_write_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:101.27"
  wire \ex_wb_reg_write_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:108.27"
  wire width 4 \ex_wb_rd_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:100.27"
  wire width 4 \ex_wb_rd_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:110.27"
  wire \ex_wb_mem_read_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:102.27"
  wire \ex_wb_mem_read_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:107.27"
  wire width 54 \ex_wb_mem_data_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:99.27"
  wire width 54 \ex_wb_mem_data_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:27.34"
  wire output 13 \dmem_we
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:25.34"
  wire width 54 output 11 \dmem_wdata
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:28.34"
  wire output 14 \dmem_re
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:26.34"
  wire width 54 input 12 \dmem_rdata
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:24.34"
  wire width 18 output 10 \dmem_addr
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:260.37"
  wire width 4 \dec_rs2_imm_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:250.37"
  wire width 4 \dec_rs2_imm_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:260.26"
  wire width 4 \dec_rs1_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:250.26"
  wire width 4 \dec_rs1_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:261.16"
  wire \dec_reg_write_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:251.16"
  wire \dec_reg_write_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:260.16"
  wire width 4 \dec_rd_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:250.16"
  wire width 4 \dec_rd_a
  attribute \unused_bits "0 1 2 3 4 5"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:258.48"
  wire width 6 \dec_opcode_b
  attribute \unused_bits "0 1 2 3 4 5"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:248.48"
  wire width 6 \dec_opcode_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:261.49"
  wire \dec_mem_write_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:251.49"
  wire \dec_mem_write_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:261.33"
  wire \dec_mem_read_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:251.33"
  wire \dec_mem_read_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:262.30"
  wire \dec_jump_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:252.30"
  wire \dec_jump_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:265.16"
  wire \dec_halt_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:255.16"
  wire \dec_halt_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:263.16"
  wire width 2 \dec_branch_type_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:253.16"
  wire width 2 \dec_branch_type_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:262.16"
  wire \dec_branch_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:252.16"
  wire \dec_branch_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:262.42"
  wire \dec_alu_src_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:252.42"
  wire \dec_alu_src_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:264.16"
  wire width 3 \dec_alu_op_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:254.16"
  wire width 3 \dec_alu_op_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:38.34"
  wire width 4 input 15 \dbg_reg_idx
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:39.34"
  wire width 54 output 16 \dbg_reg_data
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:16.16"
  wire input 1 \clk
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:192.16"
  wire width 16 \branch_target_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:175.16"
  wire width 16 \branch_target_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:195.16"
  wire width 16 \branch_offset_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:178.16"
  wire width 16 \branch_offset_a
  attribute \unused_bits "0 1"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:193.42"
  wire width 2 \branch_carry_b
  attribute \unused_bits "0 1"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:176.42"
  wire width 2 \branch_carry_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:576.27"
  wire \alu_zero_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:567.27"
  wire \alu_zero_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:571.27"
  wire width 54 \alu_result_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:562.27"
  wire width 54 \alu_result_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:574.27"
  wire \alu_neg_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:565.27"
  wire \alu_neg_a
  attribute \unused_bits "0 1"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:573.27"
  wire width 2 \alu_carry_b
  attribute \unused_bits "0 1"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:564.27"
  wire width 2 \alu_carry_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:570.38"
  wire width 54 \alu_b_op2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:570.27"
  wire width 54 \alu_b_op1
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:561.38"
  wire width 54 \alu_a_op2
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:561.27"
  wire width 54 \alu_a_op1
  wire width 16 $procmux$15836_Y
  wire width 16 $procmux$15829_Y
  wire width 16 $procmux$15826_Y
  wire $procmux$15815_CMP
  wire $procmux$15814_CMP
  wire width 54 $procmux$15813_Y
  wire $procmux$15807_Y
  wire $procmux$15806_CMP
  wire $procmux$15805_CMP
  wire $procmux$15804_CMP
  wire $procmux$15803_Y
  wire $procmux$15797_Y
  wire $procmux$15796_CMP
  wire $procmux$15795_CMP
  wire $procmux$15794_CMP
  wire $procmux$15793_Y
  wire width 16 $procmux$15777_Y
  wire width 18 $procmux$15772_Y
  wire $procmux$15767_Y
  wire width 16 $procmux$15753_Y
  wire width 18 $procmux$15747_Y
  wire $procmux$15741_Y
  wire width 16 $procmux$15735_Y
  wire width 16 $procmux$15732_Y
  wire width 18 $procmux$15727_Y
  wire width 18 $procmux$15724_Y
  wire $procmux$15719_Y
  wire $procmux$15716_Y
  wire $procmux$15618_CMP
  wire $procmux$15617_CMP
  wire $procmux$15607_CMP
  wire $procmux$15606_CMP
  wire width 54 $procmux$15605_Y
  wire $procmux$15603_CMP
  wire $procmux$15602_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:232.14-234.8"
  wire width 16 $pc$15
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:216.14-225.8"
  wire width 16 $next_pc$7
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:219.14-225.8"
  wire width 16 $next_pc$6
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  wire $if_id_valid_b$79
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  wire $if_id_valid_b$76
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.16-353.10"
  wire $if_id_valid_b$73
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  wire $if_id_valid_a$63
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10"
  wire $if_id_valid_a$60
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  wire width 16 $if_id_pc_b$78
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  wire width 16 $if_id_pc_b$75
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.16-353.10"
  wire width 16 $if_id_pc_b$72
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  wire width 16 $if_id_pc_a$62
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10"
  wire width 16 $if_id_pc_a$59
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  wire width 18 $if_id_instr_b$77
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  wire width 18 $if_id_instr_b$74
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.16-353.10"
  wire width 18 $if_id_instr_b$71
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  wire width 18 $if_id_instr_a$61
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10"
  wire width 18 $if_id_instr_a$58
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire $id_ex_valid_b$122
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire $id_ex_valid_a$102
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 54 $id_ex_rs2_data_b$108
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 54 $id_ex_rs2_data_a$88
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 54 $id_ex_rs1_data_b$107
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 54 $id_ex_rs1_data_a$87
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 4 $id_ex_rs1_b$110
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 4 $id_ex_rs1_a$90
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire $id_ex_reg_write_b$113
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire $id_ex_reg_write_a$93
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 4 $id_ex_rd_b$109
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 4 $id_ex_rd_a$89
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 16 $id_ex_pc_b$121
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 16 $id_ex_pc_a$101
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire $id_ex_mem_write_b$115
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire $id_ex_mem_write_a$95
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire $id_ex_mem_read_b$114
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire $id_ex_mem_read_a$94
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire $id_ex_jump_b$120
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire $id_ex_jump_a$100
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 4 $id_ex_imm_b$111
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 4 $id_ex_imm_a$91
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 2 $id_ex_branch_type_b$118
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 2 $id_ex_branch_type_a$98
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire $id_ex_branch_b$117
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire $id_ex_branch_a$97
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire $id_ex_alu_src_b$116
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire $id_ex_alu_src_a$96
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  wire width 3 $id_ex_alu_op_b$112
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  wire width 3 $id_ex_alu_op_a$92
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:850.14-852.8"
  wire $halt_reg$192
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:630.7-634.14"
  wire width 54 $alu_b_op2$132
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:608.7-612.14"
  wire width 54 $alu_a_op2$127
  wire $70y
  wire $69y
  wire $68y
  wire $5y
  wire $57y
  wire $56y
  wire $55y
  wire $4y
  wire $48y
  wire $47y
  wire $46y
  wire $45y
  wire $43y
  wire $42y
  wire $40y
  wire $38y
  wire $37y
  wire $36y
  wire $35y
  wire $33y
  wire $32y
  wire $31y
  wire $30y
  wire $29y
  wire $27y
  wire $25y
  wire $24y
  wire $23y
  wire $22y
  wire $20y
  wire $1y
  wire $19y
  wire $191y
  wire $190y
  wire $18y
  wire $189y
  wire $184y
  wire $183y
  wire $181y
  wire $180y
  wire $179y
  wire width 54 $178y
  wire $177y
  wire $176y
  wire $175y
  wire width 54 $171y
  wire $170y
  wire width 2 $16y
  wire $161y
  wire $160y
  wire $159y
  wire $158y
  wire $156y
  wire $155y
  wire $154y
  wire $153y
  wire $150y
  wire $14y
  wire $141y
  wire $140y
  wire $13y
  wire $136y
  wire $135y
  wire $12y
  wire $106y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:424.5"
  cell \ternary_regfile$ternary_cpu_system.u_cpu.u_regfile \u_regfile
    connect \we_b \rf_wr_en_b
    connect \we_a \rf_wr_en_a
    connect \rst_n \rst_n
    connect \rs2_b_data \rf_rs2_b_data
    connect \rs2_b_addr \dec_rs2_imm_b
    connect \rs2_a_data \rf_rs2_a_data
    connect \rs2_a_addr \dec_rs2_imm_a
    connect \rs1_b_data \rf_rs1_b_data
    connect \rs1_b_addr \dec_rs1_b
    connect \rs1_a_data \rf_rs1_a_data
    connect \rs1_a_addr \dec_rs1_a
    connect \rd_b_data \rf_wr_data_b
    connect \rd_b_addr \ex_wb_rd_b
    connect \rd_a_data \rf_wr_data_a
    connect \rd_a_addr \ex_wb_rd_a
    connect \dbg_reg_idx \dbg_reg_idx
    connect \dbg_reg_data \dbg_reg_data
    connect \clk \clk
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:783.23"
  cell \ternary_hazard_unit$ternary_cpu_system.u_cpu.u_hazard_unit_a \u_hazard_unit_a
    connect \pc_stall \stall_out
    connect \mem_reg_write \ex_wb_reg_write_a
    connect \mem_rd { 2'00 \ex_wb_rd_a }
    connect \if_id_stall \if_id_stall_a
    connect \id_uses_rs2 $179y
    connect \id_uses_rs1 1'1
    connect \id_rs2 { 2'00 \dec_rs2_imm_a }
    connect \id_rs1 { 2'00 \dec_rs1_a }
    connect \id_ex_flush \id_ex_flush_a
    connect \ex_reg_write \id_ex_reg_write_a
    connect \ex_rd { 2'00 \id_ex_rd_a }
    connect \ex_mem_read \id_ex_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:820.24"
  cell \ternary_forward_unit$ternary_cpu_system.u_cpu.u_forward_unit_b \u_forward_unit_b
    connect \wb_reg_write \ex_wb_reg_write_a
    connect \wb_rd { 2'00 \ex_wb_rd_a }
    connect \mem_reg_write \ex_wb_reg_write_a
    connect \mem_rd { 2'00 \ex_wb_rd_a }
    connect \forward_b \forward_b_rs2
    connect \forward_a \forward_b_rs1
    connect \ex_rs2 { 2'00 \imm_sign_trit_b \branch_offset_b [1:0] }
    connect \ex_rs1 { 2'00 \id_ex_rs1_b }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:803.24"
  cell \ternary_forward_unit$ternary_cpu_system.u_cpu.u_forward_unit_a \u_forward_unit_a
    connect \wb_reg_write \ex_wb_reg_write_a
    connect \wb_rd { 2'00 \ex_wb_rd_a }
    connect \mem_reg_write \ex_wb_reg_write_a
    connect \mem_rd { 2'00 \ex_wb_rd_a }
    connect \forward_b \forward_a_rs2
    connect \forward_a \forward_a_rs1
    connect \ex_rs2 { 2'00 \imm_sign_trit_a \branch_offset_a [1:0] }
    connect \ex_rs1 { 2'00 \id_ex_rs1_a }
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:380.17"
  cell \btisa_decoder$ternary_cpu_system.u_cpu.u_decoder_b \u_decoder_b
    connect \rs2_imm \dec_rs2_imm_b
    connect \rs1 \dec_rs1_b
    connect \reg_write \dec_reg_write_b
    connect \rd \dec_rd_b
    connect \opcode \dec_opcode_b
    connect \mem_write \dec_mem_write_b
    connect \mem_read \dec_mem_read_b
    connect \jump \dec_jump_b
    connect \instruction \if_id_instr_b
    connect \halt \dec_halt_b
    connect \branch_type \dec_branch_type_b
    connect \branch \dec_branch_b
    connect \alu_src \dec_alu_src_b
    connect \alu_op \dec_alu_op_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:362.17"
  cell \btisa_decoder$ternary_cpu_system.u_cpu.u_decoder_a \u_decoder_a
    connect \rs2_imm \dec_rs2_imm_a
    connect \rs1 \dec_rs1_a
    connect \reg_write \dec_reg_write_a
    connect \rd \dec_rd_a
    connect \opcode \dec_opcode_a
    connect \mem_write \dec_mem_write_a
    connect \mem_read \dec_mem_read_a
    connect \jump \dec_jump_a
    connect \instruction \if_id_instr_a
    connect \halt \dec_halt_a
    connect \branch_type \dec_branch_type_a
    connect \branch \dec_branch_a
    connect \alu_src \dec_alu_src_a
    connect \alu_op \dec_alu_op_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:650.37"
  cell \ternary_alu$ternary_cpu_system.u_cpu.u_alu_b \u_alu_b
    connect \zero_flag \alu_zero_b
    connect \result \alu_result_b
    connect \op \id_ex_alu_op_b
    connect \neg_flag \alu_neg_b
    connect \carry \alu_carry_b
    connect \b \alu_b_op2
    connect \a \alu_b_op1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:639.37"
  cell \ternary_alu$ternary_cpu_system.u_cpu.u_alu_a \u_alu_a
    connect \zero_flag \alu_zero_a
    connect \result \alu_result_a
    connect \op \id_ex_alu_op_a
    connect \neg_flag \alu_neg_a
    connect \carry \alu_carry_a
    connect \b \alu_a_op2
    connect \a \alu_a_op1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:166.27"
  cell \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.pc_incrementer_2 \pc_incrementer_2
    connect \sum \pc_plus_two
    connect \cout \pc_carry_2
    connect \cin 2'00
    connect \b 16'0000000000000110
    connect \a \imem_addr
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:157.27"
  cell \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.pc_incrementer_1 \pc_incrementer_1
    connect \sum \pc_plus_one
    connect \cout \pc_carry_1
    connect \cin 2'00
    connect \b 16'0000000000000001
    connect \a \imem_addr
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:200.27"
  cell \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.branch_adder_b \branch_adder_b
    connect \sum \branch_target_b
    connect \cout \branch_carry_b
    connect \cin 2'00
    connect \b { \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \branch_offset_b [1:0] }
    connect \a \id_ex_pc_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:183.27"
  cell \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.branch_adder_a \branch_adder_a
    connect \sum \branch_target_a
    connect \cout \branch_carry_a
    connect \cin 2'00
    connect \b { \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \branch_offset_a [1:0] }
    connect \a \id_ex_pc_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:215.7-215.33|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:213.5-225.8"
  attribute \full_case 1
  cell $mux $procmux$15843
    parameter \WIDTH 16
    connect \Y \next_pc
    connect \S $4y
    connect \B \branch_target_a
    connect \A $next_pc$7
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:215.7-215.33|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:213.5-225.8"
  attribute \full_case 1
  cell $mux $procmux$15839
    parameter \WIDTH 16
    connect \Y $next_pc$7
    connect \S $4y
    connect \B 16'x
    connect \A $procmux$15836_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:218.7-218.33|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:216.14-225.8"
  attribute \full_case 1
  cell $mux $procmux$15836
    parameter \WIDTH 16
    connect \Y $procmux$15836_Y
    connect \S $5y
    connect \B \branch_target_b
    connect \A $next_pc$6
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:215.7-215.33|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:213.5-225.8"
  attribute \full_case 1
  cell $mux $procmux$15832
    parameter \WIDTH 16
    connect \Y $next_pc$6
    connect \S $4y
    connect \B 16'x
    connect \A $procmux$15829_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:218.7-218.33|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:216.14-225.8"
  attribute \full_case 1
  cell $mux $procmux$15829
    parameter \WIDTH 16
    connect \Y $procmux$15829_Y
    connect \S $5y
    connect \B 16'x
    connect \A $procmux$15826_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:221.7-221.29|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:219.14-225.8"
  attribute \full_case 1
  cell $mux $procmux$15826
    parameter \WIDTH 16
    connect \Y $procmux$15826_Y
    connect \S \issue_both
    connect \B \pc_plus_two
    connect \A \pc_plus_one
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:233.7-233.21|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:232.14-234.8"
  cell $mux $procmux$15823
    parameter \WIDTH 16
    connect \Y $pc$15
    connect \S $14y
    connect \B \next_pc
    connect \A \imem_addr
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:628.7-628.68|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:627.5-635.8"
  attribute \full_case 1
  cell $mux $procmux$15821
    parameter \WIDTH 54
    connect \Y \alu_b_op2
    connect \S \id_ex_alu_src_b
    connect \B { \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \branch_offset_b [1:0] }
    connect \A $alu_b_op2$132
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:628.7-628.68|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:627.5-635.8"
  attribute \full_case 1
  cell $mux $procmux$15817
    parameter \WIDTH 54
    connect \Y $alu_b_op2$132
    connect \S \id_ex_alu_src_b
    connect \B 54'x
    connect \A $procmux$15813_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:631.18-631.49|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:630.7-634.14"
  attribute \full_case 1
  cell $eq $procmux$15815_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15815_CMP
    connect \B 2'01
    connect \A \forward_b_rs2
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:632.18-632.49|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:630.7-634.14"
  attribute \full_case 1
  cell $eq $procmux$15814_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15814_CMP
    connect \B 2'10
    connect \A \forward_b_rs2
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:632.18-632.49|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:630.7-634.14"
  attribute \full_case 1
  cell $pmux $procmux$15813
    parameter \WIDTH 54
    parameter \S_WIDTH 2
    connect \Y $procmux$15813_Y
    connect \S { $procmux$15815_CMP $procmux$15814_CMP }
    connect \B { \mem_forward_data_a \mem_forward_data_a }
    connect \A \id_ex_rs2_data_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:665.7-670.14|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:664.5-671.8"
  cell $mux $procmux$15810
    parameter \WIDTH 1
    connect \Y \take_branch_a
    connect \S $135y
    connect \B $procmux$15807_Y
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:665.7-670.14|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:664.5-671.8"
  cell $mux $procmux$15807
    parameter \WIDTH 1
    connect \Y $procmux$15807_Y
    connect \S $135y
    connect \B $procmux$15803_Y
    connect \A 1'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:666.16-666.43|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:665.7-670.14"
  attribute \full_case 1
  cell $eq $procmux$15806_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15806_CMP
    connect \B 2'01
    connect \A \id_ex_branch_type_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:667.16-667.44|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:665.7-670.14"
  attribute \full_case 1
  cell $eq $procmux$15805_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15805_CMP
    connect \B 2'10
    connect \A \id_ex_branch_type_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:668.16-668.42|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:665.7-670.14"
  attribute \full_case 1
  cell $eq $procmux$15804_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15804_CMP
    connect \B 2'11
    connect \A \id_ex_branch_type_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:668.16-668.42|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:665.7-670.14"
  attribute \full_case 1
  cell $pmux $procmux$15803
    parameter \WIDTH 1
    parameter \S_WIDTH 3
    connect \Y $procmux$15803_Y
    connect \S { $procmux$15806_CMP $procmux$15805_CMP $procmux$15804_CMP }
    connect \B { \alu_zero_a $136y \alu_neg_a }
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:679.7-684.14|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:678.5-685.8"
  cell $mux $procmux$15800
    parameter \WIDTH 1
    connect \Y \take_branch_b
    connect \S $140y
    connect \B $procmux$15797_Y
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:679.7-684.14|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:678.5-685.8"
  cell $mux $procmux$15797
    parameter \WIDTH 1
    connect \Y $procmux$15797_Y
    connect \S $140y
    connect \B $procmux$15793_Y
    connect \A 1'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:680.16-680.43|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:679.7-684.14"
  attribute \full_case 1
  cell $eq $procmux$15796_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15796_CMP
    connect \B 2'01
    connect \A \id_ex_branch_type_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:681.16-681.44|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:679.7-684.14"
  attribute \full_case 1
  cell $eq $procmux$15795_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15795_CMP
    connect \B 2'10
    connect \A \id_ex_branch_type_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:682.16-682.42|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:679.7-684.14"
  attribute \full_case 1
  cell $eq $procmux$15794_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15794_CMP
    connect \B 2'11
    connect \A \id_ex_branch_type_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:682.16-682.42|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:679.7-684.14"
  attribute \full_case 1
  cell $pmux $procmux$15793
    parameter \WIDTH 1
    parameter \S_WIDTH 3
    connect \Y $procmux$15793_Y
    connect \S { $procmux$15796_CMP $procmux$15795_CMP $procmux$15794_CMP }
    connect \B { \alu_zero_b $141y \alu_neg_b }
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:851.7-851.24|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:850.14-852.8"
  cell $mux $procmux$15790
    parameter \WIDTH 1
    connect \Y $halt_reg$192
    connect \S $191y
    connect \B 1'1
    connect \A \halted
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  cell $mux $procmux$15788
    parameter \WIDTH 18
    connect \Y $if_id_instr_a$61
    connect \S \stall_out
    connect \B \if_id_instr_a
    connect \A $if_id_instr_a$58
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  cell $mux $procmux$15785
    parameter \WIDTH 16
    connect \Y $if_id_pc_a$62
    connect \S \stall_out
    connect \B \if_id_pc_a
    connect \A $if_id_pc_a$59
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  cell $mux $procmux$15782
    parameter \WIDTH 1
    connect \Y $if_id_valid_a$63
    connect \S \stall_out
    connect \B \if_id_valid_a
    connect \A $if_id_valid_a$60
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  cell $mux $procmux$15779
    parameter \WIDTH 16
    connect \Y $if_id_pc_a$59
    connect \S \stall_out
    connect \B 16'x
    connect \A $procmux$15777_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.75-325.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10"
  attribute \full_case 1
  cell $mux $procmux$15777
    parameter \WIDTH 16
    connect \Y $procmux$15777_Y
    connect \S $57y
    connect \B \if_id_pc_a
    connect \A \imem_addr
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  cell $mux $procmux$15774
    parameter \WIDTH 18
    connect \Y $if_id_instr_a$58
    connect \S \stall_out
    connect \B 18'x
    connect \A $procmux$15772_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.75-325.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10"
  attribute \full_case 1
  cell $mux $procmux$15772
    parameter \WIDTH 18
    connect \Y $procmux$15772_Y
    connect \S $57y
    connect \B 18'000000000000000000
    connect \A \imem_data [17:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:320.14-330.8"
  cell $mux $procmux$15769
    parameter \WIDTH 1
    connect \Y $if_id_valid_a$60
    connect \S \stall_out
    connect \B 1'x
    connect \A $procmux$15767_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.75-325.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.7-329.10"
  attribute \full_case 1
  cell $mux $procmux$15767
    parameter \WIDTH 1
    connect \Y $procmux$15767_Y
    connect \S $57y
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15764
    parameter \WIDTH 18
    connect \Y $if_id_instr_b$77
    connect \S \stall_out
    connect \B \if_id_instr_b
    connect \A $if_id_instr_b$74
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15761
    parameter \WIDTH 16
    connect \Y $if_id_pc_b$78
    connect \S \stall_out
    connect \B \if_id_pc_b
    connect \A $if_id_pc_b$75
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15758
    parameter \WIDTH 1
    connect \Y $if_id_valid_b$79
    connect \S \stall_out
    connect \B \if_id_valid_b
    connect \A $if_id_valid_b$76
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15755
    parameter \WIDTH 16
    connect \Y $if_id_pc_b$75
    connect \S \stall_out
    connect \B 16'x
    connect \A $procmux$15753_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.75-344.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  attribute \full_case 1
  cell $mux $procmux$15753
    parameter \WIDTH 16
    connect \Y $procmux$15753_Y
    connect \S $70y
    connect \B \if_id_pc_b
    connect \A $if_id_pc_b$72
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15749
    parameter \WIDTH 18
    connect \Y $if_id_instr_b$74
    connect \S \stall_out
    connect \B 18'x
    connect \A $procmux$15747_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.75-344.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  attribute \full_case 1
  cell $mux $procmux$15747
    parameter \WIDTH 18
    connect \Y $procmux$15747_Y
    connect \S $70y
    connect \B 18'000000000000000000
    connect \A $if_id_instr_b$71
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15743
    parameter \WIDTH 1
    connect \Y $if_id_valid_b$76
    connect \S \stall_out
    connect \B 1'x
    connect \A $procmux$15741_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.75-344.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  attribute \full_case 1
  cell $mux $procmux$15741
    parameter \WIDTH 1
    connect \Y $procmux$15741_Y
    connect \S $70y
    connect \B 1'0
    connect \A $if_id_valid_b$73
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15737
    parameter \WIDTH 16
    connect \Y $if_id_pc_b$72
    connect \S \stall_out
    connect \B 16'x
    connect \A $procmux$15735_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.75-344.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  attribute \full_case 1
  cell $mux $procmux$15735
    parameter \WIDTH 16
    connect \Y $procmux$15735_Y
    connect \S $70y
    connect \B 16'x
    connect \A $procmux$15732_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.34-349.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.16-353.10"
  attribute \full_case 1
  cell $mux $procmux$15732
    parameter \WIDTH 16
    connect \Y $procmux$15732_Y
    connect \S \slot_b_stall
    connect \B \if_id_pc_b
    connect \A \pc_plus_one
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15729
    parameter \WIDTH 18
    connect \Y $if_id_instr_b$71
    connect \S \stall_out
    connect \B 18'x
    connect \A $procmux$15727_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.75-344.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  attribute \full_case 1
  cell $mux $procmux$15727
    parameter \WIDTH 18
    connect \Y $procmux$15727_Y
    connect \S $70y
    connect \B 18'x
    connect \A $procmux$15724_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.34-349.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.16-353.10"
  attribute \full_case 1
  cell $mux $procmux$15724
    parameter \WIDTH 18
    connect \Y $procmux$15724_Y
    connect \S \slot_b_stall
    connect \B 18'000000000000000000
    connect \A \imem_data [35:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:339.14-354.8"
  cell $mux $procmux$15721
    parameter \WIDTH 1
    connect \Y $if_id_valid_b$73
    connect \S \stall_out
    connect \B 1'x
    connect \A $procmux$15719_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.75-344.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.7-353.10"
  attribute \full_case 1
  cell $mux $procmux$15719
    parameter \WIDTH 1
    connect \Y $procmux$15719_Y
    connect \S $70y
    connect \B 1'x
    connect \A $procmux$15716_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.34-349.10|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:344.16-353.10"
  attribute \full_case 1
  cell $mux $procmux$15716
    parameter \WIDTH 1
    connect \Y $procmux$15716_Y
    connect \S \slot_b_stall
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15713
    parameter \WIDTH 54
    connect \Y $id_ex_rs1_data_a$87
    connect \S \stall_out
    connect \B \id_ex_rs1_data_a
    connect \A \rf_rs1_a_data
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15710
    parameter \WIDTH 54
    connect \Y $id_ex_rs2_data_a$88
    connect \S \stall_out
    connect \B \id_ex_rs2_data_a
    connect \A \rf_rs2_a_data
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15707
    parameter \WIDTH 4
    connect \Y $id_ex_rd_a$89
    connect \S \stall_out
    connect \B \id_ex_rd_a
    connect \A \dec_rd_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15704
    parameter \WIDTH 4
    connect \Y $id_ex_rs1_a$90
    connect \S \stall_out
    connect \B \id_ex_rs1_a
    connect \A \dec_rs1_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15701
    parameter \WIDTH 4
    connect \Y $id_ex_imm_a$91
    connect \S \stall_out
    connect \B { \imm_sign_trit_a \branch_offset_a [1:0] }
    connect \A \dec_rs2_imm_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15698
    parameter \WIDTH 3
    connect \Y $id_ex_alu_op_a$92
    connect \S \stall_out
    connect \B \id_ex_alu_op_a
    connect \A \dec_alu_op_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15695
    parameter \WIDTH 1
    connect \Y $id_ex_alu_src_a$96
    connect \S \stall_out
    connect \B \id_ex_alu_src_a
    connect \A \dec_alu_src_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15692
    parameter \WIDTH 16
    connect \Y $id_ex_pc_a$101
    connect \S \stall_out
    connect \B \id_ex_pc_a
    connect \A \if_id_pc_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15689
    parameter \WIDTH 1
    connect \Y $id_ex_reg_write_a$93
    connect \S \stall_out
    connect \B 1'0
    connect \A \dec_reg_write_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15686
    parameter \WIDTH 1
    connect \Y $id_ex_mem_read_a$94
    connect \S \stall_out
    connect \B 1'0
    connect \A \dec_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15683
    parameter \WIDTH 1
    connect \Y $id_ex_mem_write_a$95
    connect \S \stall_out
    connect \B 1'0
    connect \A \dec_mem_write_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15680
    parameter \WIDTH 1
    connect \Y $id_ex_branch_a$97
    connect \S \stall_out
    connect \B 1'0
    connect \A \dec_branch_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15677
    parameter \WIDTH 2
    connect \Y $id_ex_branch_type_a$98
    connect \S \stall_out
    connect \B 2'00
    connect \A \dec_branch_type_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15671
    parameter \WIDTH 1
    connect \Y $id_ex_jump_a$100
    connect \S \stall_out
    connect \B 1'0
    connect \A \dec_jump_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.28-487.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:477.14-504.8"
  attribute \full_case 1
  cell $mux $procmux$15668
    parameter \WIDTH 1
    connect \Y $id_ex_valid_a$102
    connect \S \stall_out
    connect \B 1'0
    connect \A \if_id_valid_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15665
    parameter \WIDTH 54
    connect \Y $id_ex_rs1_data_b$107
    connect \S $106y
    connect \B \id_ex_rs1_data_b
    connect \A \rf_rs1_b_data
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15662
    parameter \WIDTH 54
    connect \Y $id_ex_rs2_data_b$108
    connect \S $106y
    connect \B \id_ex_rs2_data_b
    connect \A \rf_rs2_b_data
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15659
    parameter \WIDTH 4
    connect \Y $id_ex_rd_b$109
    connect \S $106y
    connect \B \id_ex_rd_b
    connect \A \dec_rd_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15656
    parameter \WIDTH 4
    connect \Y $id_ex_rs1_b$110
    connect \S $106y
    connect \B \id_ex_rs1_b
    connect \A \dec_rs1_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15653
    parameter \WIDTH 4
    connect \Y $id_ex_imm_b$111
    connect \S $106y
    connect \B { \imm_sign_trit_b \branch_offset_b [1:0] }
    connect \A \dec_rs2_imm_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15650
    parameter \WIDTH 3
    connect \Y $id_ex_alu_op_b$112
    connect \S $106y
    connect \B \id_ex_alu_op_b
    connect \A \dec_alu_op_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15647
    parameter \WIDTH 1
    connect \Y $id_ex_alu_src_b$116
    connect \S $106y
    connect \B \id_ex_alu_src_b
    connect \A \dec_alu_src_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15644
    parameter \WIDTH 16
    connect \Y $id_ex_pc_b$121
    connect \S $106y
    connect \B \id_ex_pc_b
    connect \A \if_id_pc_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15641
    parameter \WIDTH 1
    connect \Y $id_ex_reg_write_b$113
    connect \S $106y
    connect \B 1'0
    connect \A \dec_reg_write_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15638
    parameter \WIDTH 1
    connect \Y $id_ex_mem_read_b$114
    connect \S $106y
    connect \B 1'0
    connect \A \dec_mem_read_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15635
    parameter \WIDTH 1
    connect \Y $id_ex_mem_write_b$115
    connect \S $106y
    connect \B 1'0
    connect \A \dec_mem_write_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15632
    parameter \WIDTH 1
    connect \Y $id_ex_branch_b$117
    connect \S $106y
    connect \B 1'0
    connect \A \dec_branch_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15629
    parameter \WIDTH 2
    connect \Y $id_ex_branch_type_b$118
    connect \S $106y
    connect \B 2'00
    connect \A \dec_branch_type_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15623
    parameter \WIDTH 1
    connect \Y $id_ex_jump_b$120
    connect \S $106y
    connect \B 1'0
    connect \A \dec_jump_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.44-536.8|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.14-553.8"
  attribute \full_case 1
  cell $mux $procmux$15620
    parameter \WIDTH 1
    connect \Y $id_ex_valid_b$122
    connect \S $106y
    connect \B 1'0
    connect \A \if_id_valid_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:597.16-597.47|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:596.5-600.12"
  attribute \full_case 1
  cell $eq $procmux$15618_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15618_CMP
    connect \B 2'01
    connect \A \forward_a_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:598.16-598.47|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:596.5-600.12"
  attribute \full_case 1
  cell $eq $procmux$15617_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15617_CMP
    connect \B 2'10
    connect \A \forward_a_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:598.16-598.47|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:596.5-600.12"
  attribute \full_case 1
  cell $pmux $procmux$15616
    parameter \WIDTH 54
    parameter \S_WIDTH 2
    connect \Y \alu_a_op1
    connect \S { $procmux$15618_CMP $procmux$15617_CMP }
    connect \B { \mem_forward_data_a \mem_forward_data_a }
    connect \A \id_ex_rs1_data_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:606.7-606.68|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:605.5-613.8"
  attribute \full_case 1
  cell $mux $procmux$15613
    parameter \WIDTH 54
    connect \Y \alu_a_op2
    connect \S \id_ex_alu_src_a
    connect \B { \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \branch_offset_a [1:0] }
    connect \A $alu_a_op2$127
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:606.7-606.68|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:605.5-613.8"
  attribute \full_case 1
  cell $mux $procmux$15609
    parameter \WIDTH 54
    connect \Y $alu_a_op2$127
    connect \S \id_ex_alu_src_a
    connect \B 54'x
    connect \A $procmux$15605_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:609.18-609.49|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:608.7-612.14"
  attribute \full_case 1
  cell $eq $procmux$15607_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15607_CMP
    connect \B 2'01
    connect \A \forward_a_rs2
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:610.18-610.49|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:608.7-612.14"
  attribute \full_case 1
  cell $eq $procmux$15606_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15606_CMP
    connect \B 2'10
    connect \A \forward_a_rs2
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:610.18-610.49|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:608.7-612.14"
  attribute \full_case 1
  cell $pmux $procmux$15605
    parameter \WIDTH 54
    parameter \S_WIDTH 2
    connect \Y $procmux$15605_Y
    connect \S { $procmux$15607_CMP $procmux$15606_CMP }
    connect \B { \mem_forward_data_a \mem_forward_data_a }
    connect \A \id_ex_rs2_data_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:619.16-619.47|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:618.5-622.12"
  attribute \full_case 1
  cell $eq $procmux$15603_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15603_CMP
    connect \B 2'01
    connect \A \forward_b_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:620.16-620.47|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:618.5-622.12"
  attribute \full_case 1
  cell $eq $procmux$15602_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$15602_CMP
    connect \B 2'10
    connect \A \forward_b_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:620.16-620.47|../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:618.5-622.12"
  attribute \full_case 1
  cell $pmux $procmux$15601
    parameter \WIDTH 54
    parameter \S_WIDTH 2
    connect \Y \alu_b_op1
    connect \S { $procmux$15603_CMP $procmux$15602_CMP }
    connect \B { \mem_forward_data_a \mem_forward_data_a }
    connect \A \id_ex_rs1_data_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [15:14]
    connect \D $pc$15 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [13:12]
    connect \D $pc$15 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [11:10]
    connect \D $pc$15 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [9:8]
    connect \D $pc$15 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [7:6]
    connect \D $pc$15 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [5:4]
    connect \D $pc$15 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [3:2]
    connect \D $pc$15 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:229.3"
  cell $aldff $driver$pc[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imem_addr [1:0]
    connect \D $pc$15 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_valid_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_valid_b
    connect \D $if_id_valid_b$79
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_valid_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_valid_a
    connect \D $if_id_valid_a$63
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [15:14]
    connect \D $if_id_pc_b$78 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [13:12]
    connect \D $if_id_pc_b$78 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [11:10]
    connect \D $if_id_pc_b$78 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [9:8]
    connect \D $if_id_pc_b$78 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [7:6]
    connect \D $if_id_pc_b$78 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [5:4]
    connect \D $if_id_pc_b$78 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [3:2]
    connect \D $if_id_pc_b$78 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_pc_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_b [1:0]
    connect \D $if_id_pc_b$78 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [15:14]
    connect \D $if_id_pc_a$62 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [13:12]
    connect \D $if_id_pc_a$62 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [11:10]
    connect \D $if_id_pc_a$62 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [9:8]
    connect \D $if_id_pc_a$62 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [7:6]
    connect \D $if_id_pc_a$62 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [5:4]
    connect \D $if_id_pc_a$62 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [3:2]
    connect \D $if_id_pc_a$62 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_pc_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_pc_a [1:0]
    connect \D $if_id_pc_a$62 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [17:16]
    connect \D $if_id_instr_b$77 [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [15:14]
    connect \D $if_id_instr_b$77 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [13:12]
    connect \D $if_id_instr_b$77 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [11:10]
    connect \D $if_id_instr_b$77 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [9:8]
    connect \D $if_id_instr_b$77 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [7:6]
    connect \D $if_id_instr_b$77 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [5:4]
    connect \D $if_id_instr_b$77 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [3:2]
    connect \D $if_id_instr_b$77 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:334.3"
  cell $aldff $driver$if_id_instr_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_b [1:0]
    connect \D $if_id_instr_b$77 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [17:16]
    connect \D $if_id_instr_a$61 [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [15:14]
    connect \D $if_id_instr_a$61 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [13:12]
    connect \D $if_id_instr_a$61 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [11:10]
    connect \D $if_id_instr_a$61 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [9:8]
    connect \D $if_id_instr_a$61 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [7:6]
    connect \D $if_id_instr_a$61 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [5:4]
    connect \D $if_id_instr_a$61 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [3:2]
    connect \D $if_id_instr_a$61 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:315.3"
  cell $aldff $driver$if_id_instr_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \if_id_instr_a [1:0]
    connect \D $if_id_instr_a$61 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_valid_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_valid_b
    connect \D $id_ex_valid_b$122
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_valid_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_valid_a
    connect \D $id_ex_valid_a$102
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [19:18]
    connect \D $id_ex_rs2_data_b$108 [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [17:16]
    connect \D $id_ex_rs2_data_b$108 [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [15:14]
    connect \D $id_ex_rs2_data_b$108 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [13:12]
    connect \D $id_ex_rs2_data_b$108 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [11:10]
    connect \D $id_ex_rs2_data_b$108 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [9:8]
    connect \D $id_ex_rs2_data_b$108 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [7:6]
    connect \D $id_ex_rs2_data_b$108 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [5:4]
    connect \D $id_ex_rs2_data_b$108 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [53:52]
    connect \D $id_ex_rs2_data_b$108 [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [51:50]
    connect \D $id_ex_rs2_data_b$108 [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [49:48]
    connect \D $id_ex_rs2_data_b$108 [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [47:46]
    connect \D $id_ex_rs2_data_b$108 [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [45:44]
    connect \D $id_ex_rs2_data_b$108 [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [43:42]
    connect \D $id_ex_rs2_data_b$108 [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [41:40]
    connect \D $id_ex_rs2_data_b$108 [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [3:2]
    connect \D $id_ex_rs2_data_b$108 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [39:38]
    connect \D $id_ex_rs2_data_b$108 [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [37:36]
    connect \D $id_ex_rs2_data_b$108 [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [35:34]
    connect \D $id_ex_rs2_data_b$108 [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [33:32]
    connect \D $id_ex_rs2_data_b$108 [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [31:30]
    connect \D $id_ex_rs2_data_b$108 [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [29:28]
    connect \D $id_ex_rs2_data_b$108 [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [27:26]
    connect \D $id_ex_rs2_data_b$108 [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [25:24]
    connect \D $id_ex_rs2_data_b$108 [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [23:22]
    connect \D $id_ex_rs2_data_b$108 [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [21:20]
    connect \D $id_ex_rs2_data_b$108 [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs2_data_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_b [1:0]
    connect \D $id_ex_rs2_data_b$108 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [19:18]
    connect \D $id_ex_rs2_data_a$88 [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [17:16]
    connect \D $id_ex_rs2_data_a$88 [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [15:14]
    connect \D $id_ex_rs2_data_a$88 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [13:12]
    connect \D $id_ex_rs2_data_a$88 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [11:10]
    connect \D $id_ex_rs2_data_a$88 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [9:8]
    connect \D $id_ex_rs2_data_a$88 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [7:6]
    connect \D $id_ex_rs2_data_a$88 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [5:4]
    connect \D $id_ex_rs2_data_a$88 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [53:52]
    connect \D $id_ex_rs2_data_a$88 [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [51:50]
    connect \D $id_ex_rs2_data_a$88 [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [49:48]
    connect \D $id_ex_rs2_data_a$88 [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [47:46]
    connect \D $id_ex_rs2_data_a$88 [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [45:44]
    connect \D $id_ex_rs2_data_a$88 [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [43:42]
    connect \D $id_ex_rs2_data_a$88 [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [41:40]
    connect \D $id_ex_rs2_data_a$88 [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [3:2]
    connect \D $id_ex_rs2_data_a$88 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [39:38]
    connect \D $id_ex_rs2_data_a$88 [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [37:36]
    connect \D $id_ex_rs2_data_a$88 [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [35:34]
    connect \D $id_ex_rs2_data_a$88 [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [33:32]
    connect \D $id_ex_rs2_data_a$88 [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [31:30]
    connect \D $id_ex_rs2_data_a$88 [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [29:28]
    connect \D $id_ex_rs2_data_a$88 [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [27:26]
    connect \D $id_ex_rs2_data_a$88 [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [25:24]
    connect \D $id_ex_rs2_data_a$88 [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [23:22]
    connect \D $id_ex_rs2_data_a$88 [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [21:20]
    connect \D $id_ex_rs2_data_a$88 [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs2_data_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs2_data_a [1:0]
    connect \D $id_ex_rs2_data_a$88 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [19:18]
    connect \D $id_ex_rs1_data_b$107 [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [17:16]
    connect \D $id_ex_rs1_data_b$107 [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [15:14]
    connect \D $id_ex_rs1_data_b$107 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [13:12]
    connect \D $id_ex_rs1_data_b$107 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [11:10]
    connect \D $id_ex_rs1_data_b$107 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [9:8]
    connect \D $id_ex_rs1_data_b$107 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [7:6]
    connect \D $id_ex_rs1_data_b$107 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [5:4]
    connect \D $id_ex_rs1_data_b$107 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [53:52]
    connect \D $id_ex_rs1_data_b$107 [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [51:50]
    connect \D $id_ex_rs1_data_b$107 [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [49:48]
    connect \D $id_ex_rs1_data_b$107 [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [47:46]
    connect \D $id_ex_rs1_data_b$107 [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [45:44]
    connect \D $id_ex_rs1_data_b$107 [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [43:42]
    connect \D $id_ex_rs1_data_b$107 [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [41:40]
    connect \D $id_ex_rs1_data_b$107 [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [3:2]
    connect \D $id_ex_rs1_data_b$107 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [39:38]
    connect \D $id_ex_rs1_data_b$107 [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [37:36]
    connect \D $id_ex_rs1_data_b$107 [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [35:34]
    connect \D $id_ex_rs1_data_b$107 [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [33:32]
    connect \D $id_ex_rs1_data_b$107 [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [31:30]
    connect \D $id_ex_rs1_data_b$107 [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [29:28]
    connect \D $id_ex_rs1_data_b$107 [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [27:26]
    connect \D $id_ex_rs1_data_b$107 [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [25:24]
    connect \D $id_ex_rs1_data_b$107 [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [23:22]
    connect \D $id_ex_rs1_data_b$107 [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [21:20]
    connect \D $id_ex_rs1_data_b$107 [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_data_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_b [1:0]
    connect \D $id_ex_rs1_data_b$107 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [19:18]
    connect \D $id_ex_rs1_data_a$87 [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [17:16]
    connect \D $id_ex_rs1_data_a$87 [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [15:14]
    connect \D $id_ex_rs1_data_a$87 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [13:12]
    connect \D $id_ex_rs1_data_a$87 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [11:10]
    connect \D $id_ex_rs1_data_a$87 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [9:8]
    connect \D $id_ex_rs1_data_a$87 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [7:6]
    connect \D $id_ex_rs1_data_a$87 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [5:4]
    connect \D $id_ex_rs1_data_a$87 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [53:52]
    connect \D $id_ex_rs1_data_a$87 [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [51:50]
    connect \D $id_ex_rs1_data_a$87 [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [49:48]
    connect \D $id_ex_rs1_data_a$87 [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [47:46]
    connect \D $id_ex_rs1_data_a$87 [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [45:44]
    connect \D $id_ex_rs1_data_a$87 [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [43:42]
    connect \D $id_ex_rs1_data_a$87 [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [41:40]
    connect \D $id_ex_rs1_data_a$87 [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [3:2]
    connect \D $id_ex_rs1_data_a$87 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [39:38]
    connect \D $id_ex_rs1_data_a$87 [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [37:36]
    connect \D $id_ex_rs1_data_a$87 [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [35:34]
    connect \D $id_ex_rs1_data_a$87 [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [33:32]
    connect \D $id_ex_rs1_data_a$87 [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [31:30]
    connect \D $id_ex_rs1_data_a$87 [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [29:28]
    connect \D $id_ex_rs1_data_a$87 [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [27:26]
    connect \D $id_ex_rs1_data_a$87 [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [25:24]
    connect \D $id_ex_rs1_data_a$87 [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [23:22]
    connect \D $id_ex_rs1_data_a$87 [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [21:20]
    connect \D $id_ex_rs1_data_a$87 [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_data_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_data_a [1:0]
    connect \D $id_ex_rs1_data_a$87 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_b [3:2]
    connect \D $id_ex_rs1_b$110 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rs1_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_b [1:0]
    connect \D $id_ex_rs1_b$110 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_a [3:2]
    connect \D $id_ex_rs1_a$90 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rs1_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rs1_a [1:0]
    connect \D $id_ex_rs1_a$90 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_reg_write_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_reg_write_b
    connect \D $id_ex_reg_write_b$113
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_reg_write_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_reg_write_a
    connect \D $id_ex_reg_write_a$93
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rd_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rd_b [3:2]
    connect \D $id_ex_rd_b$109 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_rd_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rd_b [1:0]
    connect \D $id_ex_rd_b$109 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rd_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rd_a [3:2]
    connect \D $id_ex_rd_a$89 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_rd_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_rd_a [1:0]
    connect \D $id_ex_rd_a$89 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [15:14]
    connect \D $id_ex_pc_b$121 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [13:12]
    connect \D $id_ex_pc_b$121 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [11:10]
    connect \D $id_ex_pc_b$121 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [9:8]
    connect \D $id_ex_pc_b$121 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [7:6]
    connect \D $id_ex_pc_b$121 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [5:4]
    connect \D $id_ex_pc_b$121 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [3:2]
    connect \D $id_ex_pc_b$121 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_pc_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_b [1:0]
    connect \D $id_ex_pc_b$121 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [15:14]
    connect \D $id_ex_pc_a$101 [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [13:12]
    connect \D $id_ex_pc_a$101 [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [11:10]
    connect \D $id_ex_pc_a$101 [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [9:8]
    connect \D $id_ex_pc_a$101 [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [7:6]
    connect \D $id_ex_pc_a$101 [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [5:4]
    connect \D $id_ex_pc_a$101 [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [3:2]
    connect \D $id_ex_pc_a$101 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_pc_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_pc_a [1:0]
    connect \D $id_ex_pc_a$101 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_mem_write_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_mem_write_b
    connect \D $id_ex_mem_write_b$115
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_mem_write_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_mem_write_a
    connect \D $id_ex_mem_write_a$95
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_mem_read_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_mem_read_b
    connect \D $id_ex_mem_read_b$114
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_mem_read_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_mem_read_a
    connect \D $id_ex_mem_read_a$94
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_jump_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_jump_b
    connect \D $id_ex_jump_b$120
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_jump_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_jump_a
    connect \D $id_ex_jump_a$100
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_imm_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imm_sign_trit_b
    connect \D $id_ex_imm_b$111 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_imm_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \branch_offset_b [1:0]
    connect \D $id_ex_imm_b$111 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_imm_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \imm_sign_trit_a
    connect \D $id_ex_imm_a$91 [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_imm_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \branch_offset_a [1:0]
    connect \D $id_ex_imm_a$91 [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_branch_type_b
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_branch_type_b
    connect \D $id_ex_branch_type_b$118
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_branch_type_a
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_branch_type_a
    connect \D $id_ex_branch_type_a$98
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_branch_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_branch_b
    connect \D $id_ex_branch_b$117
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_branch_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_branch_a
    connect \D $id_ex_branch_a$97
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_alu_src_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_alu_src_b
    connect \D $id_ex_alu_src_b$116
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_alu_src_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_alu_src_a
    connect \D $id_ex_alu_src_a$96
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:508.3"
  cell $aldff $driver$id_ex_alu_op_b
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_alu_op_b
    connect \D $id_ex_alu_op_b$112
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:459.3"
  cell $aldff $driver$id_ex_alu_op_a
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \id_ex_alu_op_a
    connect \D $id_ex_alu_op_a$92
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:847.3"
  cell $aldff $driver$halt_reg
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \halted
    connect \D $halt_reg$192
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_valid_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \valid_out_b
    connect \D \id_ex_valid_b
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_valid_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \valid_out_a
    connect \D \id_ex_valid_a
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [19:18]
    connect \D \alu_result_b [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [17:16]
    connect \D \alu_result_b [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [15:14]
    connect \D \alu_result_b [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [13:12]
    connect \D \alu_result_b [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [11:10]
    connect \D \alu_result_b [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [9:8]
    connect \D \alu_result_b [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [7:6]
    connect \D \alu_result_b [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [5:4]
    connect \D \alu_result_b [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [53:52]
    connect \D \alu_result_b [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [51:50]
    connect \D \alu_result_b [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [49:48]
    connect \D \alu_result_b [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [47:46]
    connect \D \alu_result_b [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [45:44]
    connect \D \alu_result_b [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [43:42]
    connect \D \alu_result_b [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [41:40]
    connect \D \alu_result_b [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [3:2]
    connect \D \alu_result_b [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [39:38]
    connect \D \alu_result_b [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [37:36]
    connect \D \alu_result_b [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [35:34]
    connect \D \alu_result_b [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [33:32]
    connect \D \alu_result_b [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [31:30]
    connect \D \alu_result_b [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [29:28]
    connect \D \alu_result_b [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [27:26]
    connect \D \alu_result_b [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [25:24]
    connect \D \alu_result_b [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [23:22]
    connect \D \alu_result_b [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [21:20]
    connect \D \alu_result_b [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_result_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_b [1:0]
    connect \D \alu_result_b [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [19:18]
    connect \D \alu_result_a [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [17:16]
    connect \D \alu_result_a [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [15:14]
    connect \D \alu_result_a [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [13:12]
    connect \D \alu_result_a [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [11:10]
    connect \D \alu_result_a [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [9:8]
    connect \D \alu_result_a [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [7:6]
    connect \D \alu_result_a [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [5:4]
    connect \D \alu_result_a [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [53:52]
    connect \D \alu_result_a [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [51:50]
    connect \D \alu_result_a [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [49:48]
    connect \D \alu_result_a [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [47:46]
    connect \D \alu_result_a [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [45:44]
    connect \D \alu_result_a [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [43:42]
    connect \D \alu_result_a [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [41:40]
    connect \D \alu_result_a [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [3:2]
    connect \D \alu_result_a [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [39:38]
    connect \D \alu_result_a [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [37:36]
    connect \D \alu_result_a [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [35:34]
    connect \D \alu_result_a [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [33:32]
    connect \D \alu_result_a [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [31:30]
    connect \D \alu_result_a [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [29:28]
    connect \D \alu_result_a [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [27:26]
    connect \D \alu_result_a [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [25:24]
    connect \D \alu_result_a [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [23:22]
    connect \D \alu_result_a [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [21:20]
    connect \D \alu_result_a [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_result_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_result_a [1:0]
    connect \D \alu_result_a [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_reg_write_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_reg_write_b
    connect \D \id_ex_reg_write_b
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_reg_write_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_reg_write_a
    connect \D \id_ex_reg_write_a
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_rd_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_rd_b [3:2]
    connect \D \id_ex_rd_b [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_rd_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_rd_b [1:0]
    connect \D \id_ex_rd_b [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_rd_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_rd_a [3:2]
    connect \D \id_ex_rd_a [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_rd_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_rd_a [1:0]
    connect \D \id_ex_rd_a [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_read_b
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_read_b
    connect \D \id_ex_mem_read_b
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_read_a
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_read_a
    connect \D \id_ex_mem_read_a
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [19:18]
    connect \D $178y [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [17:16]
    connect \D $178y [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [15:14]
    connect \D $178y [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [13:12]
    connect \D $178y [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [11:10]
    connect \D $178y [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [9:8]
    connect \D $178y [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [7:6]
    connect \D $178y [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [5:4]
    connect \D $178y [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [53:52]
    connect \D $178y [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [51:50]
    connect \D $178y [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [49:48]
    connect \D $178y [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [47:46]
    connect \D $178y [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [45:44]
    connect \D $178y [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [43:42]
    connect \D $178y [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [41:40]
    connect \D $178y [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [3:2]
    connect \D $178y [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [39:38]
    connect \D $178y [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [37:36]
    connect \D $178y [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [35:34]
    connect \D $178y [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [33:32]
    connect \D $178y [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [31:30]
    connect \D $178y [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [29:28]
    connect \D $178y [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [27:26]
    connect \D $178y [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [25:24]
    connect \D $178y [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [23:22]
    connect \D $178y [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [21:20]
    connect \D $178y [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:741.3"
  cell $aldff $driver$ex_wb_mem_data_b[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_b [1:0]
    connect \D $178y [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[9]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [19:18]
    connect \D $171y [19:18]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[8]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [17:16]
    connect \D $171y [17:16]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[7]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [15:14]
    connect \D $171y [15:14]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[6]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [13:12]
    connect \D $171y [13:12]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[5]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [11:10]
    connect \D $171y [11:10]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[4]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [9:8]
    connect \D $171y [9:8]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[3]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [7:6]
    connect \D $171y [7:6]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[2]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [5:4]
    connect \D $171y [5:4]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[26]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [53:52]
    connect \D $171y [53:52]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[25]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [51:50]
    connect \D $171y [51:50]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[24]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [49:48]
    connect \D $171y [49:48]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[23]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [47:46]
    connect \D $171y [47:46]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[22]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [45:44]
    connect \D $171y [45:44]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[21]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [43:42]
    connect \D $171y [43:42]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[20]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [41:40]
    connect \D $171y [41:40]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[1]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [3:2]
    connect \D $171y [3:2]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[19]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [39:38]
    connect \D $171y [39:38]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[18]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [37:36]
    connect \D $171y [37:36]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[17]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [35:34]
    connect \D $171y [35:34]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[16]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [33:32]
    connect \D $171y [33:32]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[15]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [31:30]
    connect \D $171y [31:30]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[14]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [29:28]
    connect \D $171y [29:28]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[13]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [27:26]
    connect \D $171y [27:26]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[12]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [25:24]
    connect \D $171y [25:24]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[11]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [23:22]
    connect \D $171y [23:22]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[10]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [21:20]
    connect \D $171y [21:20]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:722.3"
  cell $aldff $driver$ex_wb_mem_data_a[0]
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \ex_wb_mem_data_a [1:0]
    connect \D $171y [1:0]
    connect \CLK \clk
    connect \ALOAD \rst_n
    connect \AD 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:456.25-456.59"
  cell $logic_and $83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \rf_wr_en_b
    connect \B \valid_out_b
    connect \A \ex_wb_reg_write_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:455.25-455.77"
  cell $mux $82
    parameter \WIDTH 54
    connect \Y \rf_wr_data_b
    connect \S \ex_wb_mem_read_b
    connect \B \ex_wb_mem_data_b
    connect \A \ex_wb_result_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:452.25-452.59"
  cell $logic_and $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \rf_wr_en_a
    connect \B \valid_out_a
    connect \A \ex_wb_reg_write_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:451.25-451.77"
  cell $mux $80
    parameter \WIDTH 54
    connect \Y \rf_wr_data_a
    connect \S \ex_wb_mem_read_a
    connect \B \ex_wb_mem_data_a
    connect \A \ex_wb_result_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.11-340.73"
  cell $logic_or $70
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $70y
    connect \B \id_ex_jump_b
    connect \A $69y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.11-340.57"
  cell $logic_or $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $69y
    connect \B \take_branch_b
    connect \A $68y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:340.11-340.40"
  cell $logic_or $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $68y
    connect \B \id_ex_jump_a
    connect \A \take_branch_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.11-321.73"
  cell $logic_or $57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $57y
    connect \B \id_ex_jump_b
    connect \A $56y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.11-321.57"
  cell $logic_or $56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $56y
    connect \B \take_branch_b
    connect \A $55y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:321.11-321.40"
  cell $logic_or $55
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $55y
    connect \B \id_ex_jump_a
    connect \A \take_branch_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:308.25-308.64"
  cell $logic_or $50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \slot_b_stall
    connect \B \memory_conflict
    connect \A \interslot_raw_hazard
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:216.18-216.47"
  cell $logic_or $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B \id_ex_jump_b
    connect \A \take_branch_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:303.28-305.58"
  cell $logic_and $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \memory_conflict
    connect \B \if_id_valid_b
    connect \A $48y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:303.28-305.41"
  cell $logic_and $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B \if_id_valid_a
    connect \A $47y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:303.28-304.63"
  cell $logic_and $47
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $47y
    connect \B $46y
    connect \A $45y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:304.29-304.62"
  cell $logic_or $46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $46y
    connect \B \dec_mem_write_b
    connect \A \dec_mem_read_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:303.29-303.62"
  cell $logic_or $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $45y
    connect \B \dec_mem_write_a
    connect \A \dec_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:298.33-299.63"
  cell $logic_and $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \interslot_raw_hazard
    connect \B \if_id_valid_b
    connect \A $43y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:298.33-299.46"
  cell $logic_and $43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $43y
    connect \B \if_id_valid_a
    connect \A $42y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:298.34-298.86"
  cell $logic_or $42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $42y
    connect \B \slot_a_writes_slot_b_rs2
    connect \A \slot_a_writes_slot_b_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:291.37-294.56"
  cell $logic_and $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \slot_a_writes_slot_b_rs2
    connect \B $40y
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:294.37-294.56"
  cell $logic_not $40
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $40y
    connect \A $38y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:213.9-213.38"
  cell $logic_or $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B \id_ex_jump_a
    connect \A \take_branch_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:280.12-280.54"
  cell $logic_and $38
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $38y
    connect \B $37y
    connect \A $36y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:280.36-280.53"
  cell $logic_not $37
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \A \dec_rd_a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:280.13-280.30"
  cell $logic_not $36
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \A \dec_rd_a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:291.37-293.72"
  cell $logic_and $35
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $35y
    connect \B $33y
    connect \A $30y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:275.12-275.44"
  cell $logic_and $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B $32y
    connect \A $31y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:275.31-275.43"
  cell $eq $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B \dec_rs2_imm_b [3:2]
    connect \A \dec_rd_a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:275.13-275.25"
  cell $eq $31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $31y
    connect \B \dec_rs2_imm_b [1:0]
    connect \A \dec_rd_a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:291.37-292.51"
  cell $logic_and $30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $30y
    connect \B $29y
    connect \A \dec_reg_write_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:292.37-292.51"
  cell $logic_not $29
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $29y
    connect \A \dec_alu_src_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:285.37-287.56"
  cell $logic_and $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \slot_a_writes_slot_b_rs1
    connect \B $27y
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:287.37-287.56"
  cell $logic_not $27
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $27y
    connect \A $25y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:280.12-280.54"
  cell $logic_and $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $25y
    connect \B $24y
    connect \A $23y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:280.36-280.53"
  cell $logic_not $24
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $24y
    connect \A \dec_rd_a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:280.13-280.30"
  cell $logic_not $23
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $23y
    connect \A \dec_rd_a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:285.37-286.68"
  cell $logic_and $22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $22y
    connect \B $20y
    connect \A \dec_reg_write_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:275.12-275.44"
  cell $logic_and $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B $19y
    connect \A $18y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:209.23-209.70"
  cell $logic_and $2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \issue_both
    connect \B $1y
    connect \A $0y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:850.18-850.80"
  cell $logic_or $191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $191y
    connect \B $190y
    connect \A $189y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:850.52-850.79"
  cell $logic_and $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B \if_id_valid_b
    connect \A \dec_halt_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:275.31-275.43"
  cell $eq $19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $19y
    connect \B \dec_rs1_b [3:2]
    connect \A \dec_rd_a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:850.19-850.46"
  cell $logic_and $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B \if_id_valid_a
    connect \A \dec_halt_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:834.22-834.74"
  cell $logic_or $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \fwd_b_out
    connect \B $184y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:834.51-834.73"
  cell $reduce_bool $184
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \A \forward_b_rs2
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:834.23-834.45"
  cell $reduce_bool $183
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \A \forward_b_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:833.22-833.74"
  cell $logic_or $182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \fwd_a_out
    connect \B $181y
    connect \A $180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:833.51-833.73"
  cell $reduce_bool $181
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $181y
    connect \A \forward_a_rs2
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:833.23-833.45"
  cell $reduce_bool $180
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $180y
    connect \A \forward_a_rs1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:275.13-275.25"
  cell $eq $18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $18y
    connect \B \dec_rs1_b [1:0]
    connect \A \dec_rd_a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:787.20-787.34"
  cell $logic_not $179
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $179y
    connect \A \dec_alu_src_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:751.28-751.111"
  cell $mux $178
    parameter \WIDTH 54
    connect \Y $178y
    connect \S $177y
    connect \B \dmem_rdata
    connect \A 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:751.29-751.83"
  cell $logic_and $177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $177y
    connect \B $176y
    connect \A $175y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:751.66-751.83"
  cell $logic_not $176
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $176y
    connect \A \id_ex_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:751.29-751.62"
  cell $logic_and $175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $175y
    connect \B \id_ex_valid_b
    connect \A \id_ex_mem_read_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:732.28-732.90"
  cell $mux $171
    parameter \WIDTH 54
    connect \Y $171y
    connect \S $170y
    connect \B \dmem_rdata
    connect \A 54'000000000000000000000000000000000000000000000000000000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:732.29-732.62"
  cell $logic_and $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B \id_ex_valid_a
    connect \A \id_ex_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:241.20-241.69"
  cell $mux $17
    parameter \WIDTH 2
    connect \Y \ipc_out
    connect \S \issue_both
    connect \B 2'10
    connect \A $16y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:709.23-710.79"
  cell $logic_or $162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \dmem_re
    connect \B $161y
    connect \A $158y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:710.24-710.78"
  cell $logic_and $161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $161y
    connect \B $160y
    connect \A $159y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:710.61-710.78"
  cell $logic_not $160
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \A \id_ex_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:241.41-241.68"
  cell $mux $16
    parameter \WIDTH 2
    connect \Y $16y
    connect \S \if_id_valid_a
    connect \B 2'01
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:710.24-710.57"
  cell $logic_and $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B \id_ex_valid_b
    connect \A \id_ex_mem_read_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:709.24-709.57"
  cell $logic_and $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B \id_ex_valid_a
    connect \A \id_ex_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:707.23-708.81"
  cell $logic_or $157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \dmem_we
    connect \B $156y
    connect \A $153y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:708.24-708.80"
  cell $logic_and $156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $156y
    connect \B $155y
    connect \A $154y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:708.62-708.80"
  cell $logic_not $155
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $155y
    connect \A \id_ex_mem_write_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:708.24-708.58"
  cell $logic_and $154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $154y
    connect \B \id_ex_valid_b
    connect \A \id_ex_mem_write_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:707.24-707.58"
  cell $logic_and $153
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $153y
    connect \B \id_ex_valid_a
    connect \A \id_ex_mem_write_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:706.23-706.78"
  cell $mux $152
    parameter \WIDTH 54
    connect \Y \dmem_wdata
    connect \S \id_ex_mem_write_a
    connect \B \id_ex_rs2_data_a
    connect \A \id_ex_rs2_data_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:705.23-705.102"
  cell $mux $151
    parameter \WIDTH 18
    connect \Y \dmem_addr
    connect \S $150y
    connect \B \alu_result_a [17:0]
    connect \A \alu_result_b [17:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:705.24-705.61"
  cell $logic_or $150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $150y
    connect \B \id_ex_mem_write_a
    connect \A \id_ex_mem_read_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:681.32-681.43"
  cell $logic_not $141
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $141y
    connect \A \alu_zero_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:678.9-678.40"
  cell $logic_and $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $140y
    connect \B \id_ex_valid_b
    connect \A \id_ex_branch_b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:232.18-232.38"
  cell $logic_and $14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $14y
    connect \B $13y
    connect \A $12y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:667.32-667.43"
  cell $logic_not $136
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $136y
    connect \A \alu_zero_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:664.9-664.40"
  cell $logic_and $135
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $135y
    connect \B \id_ex_valid_a
    connect \A \id_ex_branch_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:232.29-232.38"
  cell $logic_not $13
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $13y
    connect \A \stall_out
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:580.31-580.83"
  cell $mux $123
    parameter \WIDTH 54
    connect \Y \mem_forward_data_a
    connect \S \ex_wb_mem_read_a
    connect \B \ex_wb_mem_data_a
    connect \A \ex_wb_result_a
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:232.18-232.25"
  cell $logic_not $12
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $12y
    connect \A \halted
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:526.18-526.42"
  cell $logic_or $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $106y
    connect \B \slot_b_stall
    connect \A \stall_out
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:209.57-209.70"
  cell $logic_not $1
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \A \slot_b_stall
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cpu.sv:209.23-209.53"
  cell $logic_and $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B \if_id_valid_b
    connect \A \if_id_valid_a
  end
  connect \branch_offset_b [15:2] { \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b \imm_sign_trit_b }
  connect \branch_offset_a [15:2] { \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a \imm_sign_trit_a }
  connect \pc_out \imem_addr
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:22.8"
module \ternary_cla$ternary_cpu_system.u_cpu.u_alu_b.u_adder.u_cla
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:123.25"
  wire \super_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:121.25"
  wire \super_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:122.25"
  wire \super_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:30.29"
  wire width 18 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:46.22"
  wire width 18 \partial_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:45.21"
  wire width 9 \p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:92.26"
  wire width 3 \grp_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:90.26"
  wire width 3 \grp_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:91.26"
  wire width 3 \grp_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[8].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[7].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[6].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[5].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[4].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[3].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[2].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[1].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[0].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[8].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[7].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[6].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[5].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[4].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[3].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[2].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[1].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[0].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:43.21"
  wire width 9 \g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:44.21"
  wire width 9 \g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:31.29"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:29.29"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:148.20"
  wire width 20 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:28.29"
  wire width 18 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:27.29"
  wire width 18 input 1 \a
  wire $procmux$5803_CMP
  wire $procmux$5802_CMP
  wire $procmux$5801_CMP
  wire $procmux$5800_CMP
  wire $procmux$5799_CMP
  wire $procmux$5796_CMP
  wire $procmux$5795_CMP
  wire $procmux$5794_CMP
  wire $procmux$5793_CMP
  wire $procmux$5792_CMP
  wire $procmux$5789_CMP
  wire $procmux$5788_CMP
  wire $procmux$5787_CMP
  wire $procmux$5786_CMP
  wire $procmux$5785_CMP
  wire $procmux$5782_CMP
  wire $procmux$5781_CMP
  wire $procmux$5780_CMP
  wire $procmux$5779_CMP
  wire $procmux$5778_CMP
  wire $procmux$5775_CMP
  wire $procmux$5774_CMP
  wire $procmux$5773_CMP
  wire $procmux$5772_CMP
  wire $procmux$5771_CMP
  wire $procmux$5768_CMP
  wire $procmux$5767_CMP
  wire $procmux$5766_CMP
  wire $procmux$5765_CMP
  wire $procmux$5764_CMP
  wire $procmux$5761_CMP
  wire $procmux$5760_CMP
  wire $procmux$5759_CMP
  wire $procmux$5758_CMP
  wire $procmux$5757_CMP
  wire $procmux$5754_CMP
  wire $procmux$5753_CMP
  wire $procmux$5752_CMP
  wire $procmux$5751_CMP
  wire $procmux$5750_CMP
  wire $procmux$5747_CMP
  wire $procmux$5746_CMP
  wire $procmux$5745_CMP
  wire $procmux$5744_CMP
  wire $procmux$5743_CMP
  wire width 2 $procmux$5712_Y
  wire width 2 $procmux$5705_Y
  wire width 2 $procmux$5702_Y
  wire width 2 $procmux$5691_Y
  wire width 2 $procmux$5684_Y
  wire width 2 $procmux$5681_Y
  wire width 2 $procmux$5670_Y
  wire width 2 $procmux$5663_Y
  wire width 2 $procmux$5660_Y
  wire width 2 $procmux$5649_Y
  wire width 2 $procmux$5642_Y
  wire width 2 $procmux$5639_Y
  wire width 2 $procmux$5628_Y
  wire width 2 $procmux$5621_Y
  wire width 2 $procmux$5618_Y
  wire width 2 $procmux$5607_Y
  wire width 2 $procmux$5600_Y
  wire width 2 $procmux$5597_Y
  wire width 2 $procmux$5586_Y
  wire width 2 $procmux$5579_Y
  wire width 2 $procmux$5576_Y
  wire width 2 $procmux$5565_Y
  wire width 2 $procmux$5558_Y
  wire width 2 $procmux$5555_Y
  wire width 2 $procmux$5544_Y
  wire width 2 $procmux$5537_Y
  wire width 2 $procmux$5534_Y
  wire $procmux$5532_CMP
  wire $procmux$5531_CMP
  wire $procmux$5530_CMP
  wire $procmux$5529_CMP
  wire $procmux$5528_CMP
  wire $procmux$5525_CMP
  wire $procmux$5524_CMP
  wire $procmux$5523_CMP
  wire $procmux$5522_CMP
  wire $procmux$5521_CMP
  wire $procmux$5518_CMP
  wire $procmux$5517_CMP
  wire $procmux$5516_CMP
  wire $procmux$5515_CMP
  wire $procmux$5514_CMP
  wire $procmux$5511_CMP
  wire $procmux$5510_CMP
  wire $procmux$5509_CMP
  wire $procmux$5508_CMP
  wire $procmux$5507_CMP
  wire $procmux$5504_CMP
  wire $procmux$5503_CMP
  wire $procmux$5502_CMP
  wire $procmux$5501_CMP
  wire $procmux$5500_CMP
  wire $procmux$5497_CMP
  wire $procmux$5496_CMP
  wire $procmux$5495_CMP
  wire $procmux$5494_CMP
  wire $procmux$5493_CMP
  wire $procmux$5490_CMP
  wire $procmux$5489_CMP
  wire $procmux$5488_CMP
  wire $procmux$5487_CMP
  wire $procmux$5486_CMP
  wire $procmux$5483_CMP
  wire $procmux$5482_CMP
  wire $procmux$5481_CMP
  wire $procmux$5480_CMP
  wire $procmux$5479_CMP
  wire $procmux$5476_CMP
  wire $procmux$5475_CMP
  wire $procmux$5474_CMP
  wire $procmux$5473_CMP
  wire $procmux$5472_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[5:4]$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[5:4]$207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[3:2]$203
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[3:2]$202
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[9:8]$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[9:8]$232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[5:4]$223
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[5:4]$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[3:2]$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[3:2]$217
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  wire width 2 $carry[19:18]$258
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  wire width 2 $carry[19:18]$257
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[17:16]$253
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[17:16]$252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[15:14]$248
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[15:14]$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[11:10]$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[11:10]$237
  wire width 3 $99y
  wire width 3 $98y
  wire $97y
  wire $96y
  wire $92y
  wire $91y
  wire width 3 $87y
  wire width 3 $86y
  wire $85y
  wire $84y
  wire width 3 $83y
  wire width 3 $82y
  wire $81y
  wire $80y
  wire width 3 $7y
  wire $76y
  wire $75y
  wire width 3 $71y
  wire width 3 $70y
  wire width 3 $6y
  wire $69y
  wire $68y
  wire width 3 $67y
  wire width 3 $66y
  wire $65y
  wire $64y
  wire $60y
  wire $5y
  wire $59y
  wire width 3 $55y
  wire width 3 $54y
  wire $53y
  wire $52y
  wire width 3 $51y
  wire width 3 $50y
  wire $4y
  wire $49y
  wire $48y
  wire $44y
  wire $43y
  wire width 3 $3y
  wire width 3 $39y
  wire width 3 $38y
  wire $37y
  wire $36y
  wire width 3 $35y
  wire width 3 $355y
  wire width 3 $354y
  wire $353y
  wire $352y
  wire width 3 $351y
  wire width 3 $350y
  wire width 3 $34y
  wire $349y
  wire $348y
  wire width 3 $344y
  wire width 3 $343y
  wire $342y
  wire $341y
  wire width 3 $340y
  wire $33y
  wire width 3 $339y
  wire $338y
  wire $337y
  wire width 3 $333y
  wire width 3 $332y
  wire $331y
  wire $330y
  wire $32y
  wire width 3 $329y
  wire width 3 $328y
  wire $327y
  wire $326y
  wire width 3 $322y
  wire width 3 $321y
  wire $320y
  wire $319y
  wire width 3 $318y
  wire width 3 $317y
  wire $316y
  wire $315y
  wire width 3 $311y
  wire width 3 $310y
  wire $309y
  wire $308y
  wire width 3 $307y
  wire width 3 $306y
  wire $305y
  wire $304y
  wire width 3 $300y
  wire width 3 $2y
  wire width 3 $299y
  wire $298y
  wire $297y
  wire width 3 $296y
  wire width 3 $295y
  wire $294y
  wire $293y
  wire $28y
  wire width 3 $289y
  wire width 3 $288y
  wire $287y
  wire $286y
  wire width 3 $285y
  wire width 3 $284y
  wire $283y
  wire $282y
  wire $27y
  wire width 3 $278y
  wire width 3 $277y
  wire $276y
  wire $275y
  wire width 3 $274y
  wire width 3 $273y
  wire $272y
  wire $271y
  wire width 3 $267y
  wire width 3 $266y
  wire $265y
  wire $264y
  wire width 3 $263y
  wire width 3 $262y
  wire $261y
  wire $260y
  wire width 3 $23y
  wire width 3 $22y
  wire $21y
  wire $20y
  wire $1y
  wire width 3 $19y
  wire $190y
  wire width 3 $18y
  wire $189y
  wire $188y
  wire $187y
  wire $185y
  wire $184y
  wire $183y
  wire $182y
  wire $180y
  wire $17y
  wire $178y
  wire $177y
  wire $176y
  wire $175y
  wire $173y
  wire $172y
  wire $171y
  wire $170y
  wire $16y
  wire $168y
  wire $166y
  wire $165y
  wire $164y
  wire $163y
  wire $161y
  wire $160y
  wire $159y
  wire $158y
  wire $156y
  wire $154y
  wire $153y
  wire $152y
  wire $151y
  wire $149y
  wire $148y
  wire $147y
  wire $146y
  wire $144y
  wire $140y
  wire $139y
  wire width 3 $135y
  wire width 3 $134y
  wire $133y
  wire $132y
  wire width 3 $131y
  wire width 3 $130y
  wire $12y
  wire $129y
  wire $128y
  wire $124y
  wire $123y
  wire $11y
  wire width 3 $119y
  wire width 3 $118y
  wire $117y
  wire $116y
  wire width 3 $115y
  wire width 3 $114y
  wire $113y
  wire $112y
  wire $108y
  wire $107y
  wire width 3 $103y
  wire width 3 $102y
  wire $101y
  wire $100y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5803_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5803_CMP
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5802_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5802_CMP
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5801_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5801_CMP
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5800_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5800_CMP
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5799_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5799_CMP
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5798
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [1:0]
    connect \S { $procmux$5803_CMP $procmux$5802_CMP $procmux$5801_CMP $procmux$5800_CMP $procmux$5799_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5796_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5796_CMP
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5795_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5795_CMP
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5794_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5794_CMP
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5793_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5793_CMP
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5792_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5792_CMP
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5791
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [3:2]
    connect \S { $procmux$5796_CMP $procmux$5795_CMP $procmux$5794_CMP $procmux$5793_CMP $procmux$5792_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5789_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5789_CMP
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5788_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5788_CMP
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5787_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5787_CMP
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5786_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5786_CMP
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5785_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5785_CMP
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5784
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [5:4]
    connect \S { $procmux$5789_CMP $procmux$5788_CMP $procmux$5787_CMP $procmux$5786_CMP $procmux$5785_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5782_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5782_CMP
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5781_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5781_CMP
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5780_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5780_CMP
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5779_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5779_CMP
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5778_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5778_CMP
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5777
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [7:6]
    connect \S { $procmux$5782_CMP $procmux$5781_CMP $procmux$5780_CMP $procmux$5779_CMP $procmux$5778_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5775_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5775_CMP
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5774_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5774_CMP
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5773_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5773_CMP
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5772_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5772_CMP
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5771_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5771_CMP
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5770
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [9:8]
    connect \S { $procmux$5775_CMP $procmux$5774_CMP $procmux$5773_CMP $procmux$5772_CMP $procmux$5771_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5768_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5768_CMP
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5767_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5767_CMP
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5766_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5766_CMP
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5765_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5765_CMP
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5764_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5764_CMP
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5763
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [11:10]
    connect \S { $procmux$5768_CMP $procmux$5767_CMP $procmux$5766_CMP $procmux$5765_CMP $procmux$5764_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5761_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5761_CMP
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5760_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5760_CMP
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5759_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5759_CMP
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5758_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5758_CMP
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5757_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5757_CMP
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5756
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [13:12]
    connect \S { $procmux$5761_CMP $procmux$5760_CMP $procmux$5759_CMP $procmux$5758_CMP $procmux$5757_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5754_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5754_CMP
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5753_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5753_CMP
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5752_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5752_CMP
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5751_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5751_CMP
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5750_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5750_CMP
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5749
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [15:14]
    connect \S { $procmux$5754_CMP $procmux$5753_CMP $procmux$5752_CMP $procmux$5751_CMP $procmux$5750_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5747_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5747_CMP
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5746_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5746_CMP
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$5745_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5745_CMP
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5744_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5744_CMP
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$5743_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5743_CMP
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$5742
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [17:16]
    connect \S { $procmux$5747_CMP $procmux$5746_CMP $procmux$5745_CMP $procmux$5744_CMP $procmux$5743_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$5719
    parameter \WIDTH 2
    connect \Y \carry [7:6]
    connect \S \grp_g_pos [0]
    connect \B 2'01
    connect \A $group_carry[3:2]$203
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$5715
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$203
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$5712_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$5712
    parameter \WIDTH 2
    connect \Y $procmux$5712_Y
    connect \S \grp_g_neg [0]
    connect \B 2'10
    connect \A $group_carry[3:2]$202
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$5708
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$202
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$5705_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$5705
    parameter \WIDTH 2
    connect \Y $procmux$5705_Y
    connect \S \grp_g_neg [0]
    connect \B 2'x
    connect \A $procmux$5702_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$5702
    parameter \WIDTH 2
    connect \Y $procmux$5702_Y
    connect \S \grp_p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$5698
    parameter \WIDTH 2
    connect \Y \carry [13:12]
    connect \S \grp_g_pos [1]
    connect \B 2'01
    connect \A $group_carry[5:4]$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$5694
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$208
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$5691_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$5691
    parameter \WIDTH 2
    connect \Y $procmux$5691_Y
    connect \S \grp_g_neg [1]
    connect \B 2'10
    connect \A $group_carry[5:4]$207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$5687
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$207
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$5684_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$5684
    parameter \WIDTH 2
    connect \Y $procmux$5684_Y
    connect \S \grp_g_neg [1]
    connect \B 2'x
    connect \A $procmux$5681_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$5681
    parameter \WIDTH 2
    connect \Y $procmux$5681_Y
    connect \S \grp_p [1]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5677
    parameter \WIDTH 2
    connect \Y \carry [3:2]
    connect \S \g_pos [0]
    connect \B 2'01
    connect \A $carry[3:2]$218
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5673
    parameter \WIDTH 2
    connect \Y $carry[3:2]$218
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$5670_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5670
    parameter \WIDTH 2
    connect \Y $procmux$5670_Y
    connect \S \g_neg [0]
    connect \B 2'10
    connect \A $carry[3:2]$217
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5666
    parameter \WIDTH 2
    connect \Y $carry[3:2]$217
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$5663_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5663
    parameter \WIDTH 2
    connect \Y $procmux$5663_Y
    connect \S \g_neg [0]
    connect \B 2'x
    connect \A $procmux$5660_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5660
    parameter \WIDTH 2
    connect \Y $procmux$5660_Y
    connect \S \p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5656
    parameter \WIDTH 2
    connect \Y \carry [5:4]
    connect \S \g_pos [1]
    connect \B 2'01
    connect \A $carry[5:4]$223
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5652
    parameter \WIDTH 2
    connect \Y $carry[5:4]$223
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$5649_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5649
    parameter \WIDTH 2
    connect \Y $procmux$5649_Y
    connect \S \g_neg [1]
    connect \B 2'10
    connect \A $carry[5:4]$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5645
    parameter \WIDTH 2
    connect \Y $carry[5:4]$222
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$5642_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5642
    parameter \WIDTH 2
    connect \Y $procmux$5642_Y
    connect \S \g_neg [1]
    connect \B 2'x
    connect \A $procmux$5639_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5639
    parameter \WIDTH 2
    connect \Y $procmux$5639_Y
    connect \S \p [1]
    connect \B \carry [3:2]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5635
    parameter \WIDTH 2
    connect \Y \carry [9:8]
    connect \S \g_pos [3]
    connect \B 2'01
    connect \A $carry[9:8]$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5631
    parameter \WIDTH 2
    connect \Y $carry[9:8]$233
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$5628_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5628
    parameter \WIDTH 2
    connect \Y $procmux$5628_Y
    connect \S \g_neg [3]
    connect \B 2'10
    connect \A $carry[9:8]$232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5624
    parameter \WIDTH 2
    connect \Y $carry[9:8]$232
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$5621_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5621
    parameter \WIDTH 2
    connect \Y $procmux$5621_Y
    connect \S \g_neg [3]
    connect \B 2'x
    connect \A $procmux$5618_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5618
    parameter \WIDTH 2
    connect \Y $procmux$5618_Y
    connect \S \p [3]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5614
    parameter \WIDTH 2
    connect \Y \carry [11:10]
    connect \S \g_pos [4]
    connect \B 2'01
    connect \A $carry[11:10]$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5610
    parameter \WIDTH 2
    connect \Y $carry[11:10]$238
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$5607_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5607
    parameter \WIDTH 2
    connect \Y $procmux$5607_Y
    connect \S \g_neg [4]
    connect \B 2'10
    connect \A $carry[11:10]$237
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5603
    parameter \WIDTH 2
    connect \Y $carry[11:10]$237
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$5600_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5600
    parameter \WIDTH 2
    connect \Y $procmux$5600_Y
    connect \S \g_neg [4]
    connect \B 2'x
    connect \A $procmux$5597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5597
    parameter \WIDTH 2
    connect \Y $procmux$5597_Y
    connect \S \p [4]
    connect \B \carry [9:8]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5593
    parameter \WIDTH 2
    connect \Y \carry [15:14]
    connect \S \g_pos [6]
    connect \B 2'01
    connect \A $carry[15:14]$248
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5589
    parameter \WIDTH 2
    connect \Y $carry[15:14]$248
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$5586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5586
    parameter \WIDTH 2
    connect \Y $procmux$5586_Y
    connect \S \g_neg [6]
    connect \B 2'10
    connect \A $carry[15:14]$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5582
    parameter \WIDTH 2
    connect \Y $carry[15:14]$247
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$5579_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5579
    parameter \WIDTH 2
    connect \Y $procmux$5579_Y
    connect \S \g_neg [6]
    connect \B 2'x
    connect \A $procmux$5576_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5576
    parameter \WIDTH 2
    connect \Y $procmux$5576_Y
    connect \S \p [6]
    connect \B \carry [13:12]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5572
    parameter \WIDTH 2
    connect \Y \carry [17:16]
    connect \S \g_pos [7]
    connect \B 2'01
    connect \A $carry[17:16]$253
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5568
    parameter \WIDTH 2
    connect \Y $carry[17:16]$253
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$5565_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5565
    parameter \WIDTH 2
    connect \Y $procmux$5565_Y
    connect \S \g_neg [7]
    connect \B 2'10
    connect \A $carry[17:16]$252
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5561
    parameter \WIDTH 2
    connect \Y $carry[17:16]$252
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$5558_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5558
    parameter \WIDTH 2
    connect \Y $procmux$5558_Y
    connect \S \g_neg [7]
    connect \B 2'x
    connect \A $procmux$5555_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5555
    parameter \WIDTH 2
    connect \Y $procmux$5555_Y
    connect \S \p [7]
    connect \B \carry [15:14]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$5551
    parameter \WIDTH 2
    connect \Y \cout
    connect \S \super_g_pos
    connect \B 2'01
    connect \A $carry[19:18]$258
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$5547
    parameter \WIDTH 2
    connect \Y $carry[19:18]$258
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$5544_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$5544
    parameter \WIDTH 2
    connect \Y $procmux$5544_Y
    connect \S \super_g_neg
    connect \B 2'10
    connect \A $carry[19:18]$257
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$5540
    parameter \WIDTH 2
    connect \Y $carry[19:18]$257
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$5537_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$5537
    parameter \WIDTH 2
    connect \Y $procmux$5537_Y
    connect \S \super_g_neg
    connect \B 2'x
    connect \A $procmux$5534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:231.7-231.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$5534
    parameter \WIDTH 2
    connect \Y $procmux$5534_Y
    connect \S \super_p
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5532_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5532_CMP
    connect \B 3'110
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5531_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5531_CMP
    connect \B 3'111
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5530_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5530_CMP
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5529_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5529_CMP
    connect \B 3'001
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5528_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5528_CMP
    connect \B 3'010
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5527
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [1:0]
    connect \S { $procmux$5532_CMP $procmux$5531_CMP $procmux$5530_CMP $procmux$5529_CMP $procmux$5528_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5525_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5525_CMP
    connect \B 3'110
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5524_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5524_CMP
    connect \B 3'111
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5523_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5523_CMP
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5522_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5522_CMP
    connect \B 3'001
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5521_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5521_CMP
    connect \B 3'010
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5520
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [3:2]
    connect \S { $procmux$5525_CMP $procmux$5524_CMP $procmux$5523_CMP $procmux$5522_CMP $procmux$5521_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5518_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5518_CMP
    connect \B 3'110
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5517_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5517_CMP
    connect \B 3'111
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5516_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5516_CMP
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5515_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5515_CMP
    connect \B 3'001
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5514_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5514_CMP
    connect \B 3'010
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5513
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [5:4]
    connect \S { $procmux$5518_CMP $procmux$5517_CMP $procmux$5516_CMP $procmux$5515_CMP $procmux$5514_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5511_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5511_CMP
    connect \B 3'110
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5510_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5510_CMP
    connect \B 3'111
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5509_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5509_CMP
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5508_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5508_CMP
    connect \B 3'001
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5507_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5507_CMP
    connect \B 3'010
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5506
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [7:6]
    connect \S { $procmux$5511_CMP $procmux$5510_CMP $procmux$5509_CMP $procmux$5508_CMP $procmux$5507_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5504_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5504_CMP
    connect \B 3'110
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5503_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5503_CMP
    connect \B 3'111
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5502_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5502_CMP
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5501_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5501_CMP
    connect \B 3'001
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5500_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5500_CMP
    connect \B 3'010
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5499
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [9:8]
    connect \S { $procmux$5504_CMP $procmux$5503_CMP $procmux$5502_CMP $procmux$5501_CMP $procmux$5500_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5497_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5497_CMP
    connect \B 3'110
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5496_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5496_CMP
    connect \B 3'111
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5495_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5495_CMP
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5494_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5494_CMP
    connect \B 3'001
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5493_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5493_CMP
    connect \B 3'010
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5492
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [11:10]
    connect \S { $procmux$5497_CMP $procmux$5496_CMP $procmux$5495_CMP $procmux$5494_CMP $procmux$5493_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5490_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5490_CMP
    connect \B 3'110
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5489_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5489_CMP
    connect \B 3'111
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5488_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5488_CMP
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5487_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5487_CMP
    connect \B 3'001
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5486_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5486_CMP
    connect \B 3'010
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5485
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [13:12]
    connect \S { $procmux$5490_CMP $procmux$5489_CMP $procmux$5488_CMP $procmux$5487_CMP $procmux$5486_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5483_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5483_CMP
    connect \B 3'110
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5482_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5482_CMP
    connect \B 3'111
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5481_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5481_CMP
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5480_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5480_CMP
    connect \B 3'001
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5479_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5479_CMP
    connect \B 3'010
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5478
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [15:14]
    connect \S { $procmux$5483_CMP $procmux$5482_CMP $procmux$5481_CMP $procmux$5480_CMP $procmux$5479_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5476_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5476_CMP
    connect \B 3'110
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5475_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5475_CMP
    connect \B 3'111
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5474_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5474_CMP
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5473_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5473_CMP
    connect \B 3'001
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5472_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5472_CMP
    connect \B 3'010
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5471
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [17:16]
    connect \S { $procmux$5476_CMP $procmux$5475_CMP $procmux$5474_CMP $procmux$5473_CMP $procmux$5472_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $99
    parameter \WIDTH 3
    connect \Y $99y
    connect \S $96y
    connect \B 3'001
    connect \A $98y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $98
    parameter \WIDTH 3
    connect \Y $98y
    connect \S $97y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $97y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [5]
    connect \B $92y
    connect \A $91y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $92
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $92y
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $91y
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [5]
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [0]
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [5]
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $88
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[5].ab_sum
    connect \B $87y
    connect \A $83y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $87
    parameter \WIDTH 3
    connect \Y $87y
    connect \S $84y
    connect \B 3'001
    connect \A $86y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $86
    parameter \WIDTH 3
    connect \Y $86y
    connect \S $85y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $85y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $84y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $83
    parameter \WIDTH 3
    connect \Y $83y
    connect \S $80y
    connect \B 3'001
    connect \A $82y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $82
    parameter \WIDTH 3
    connect \Y $82y
    connect \S $81y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $80y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $8
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[0].ab_sum
    connect \B $7y
    connect \A $3y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [4]
    connect \B $76y
    connect \A $75y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $76y
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $75y
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [4]
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $73
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [4]
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $72
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[4].ab_sum
    connect \B $71y
    connect \A $67y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $71
    parameter \WIDTH 3
    connect \Y $71y
    connect \S $68y
    connect \B 3'001
    connect \A $70y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $70
    parameter \WIDTH 3
    connect \Y $70y
    connect \S $69y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $7
    parameter \WIDTH 3
    connect \Y $7y
    connect \S $4y
    connect \B 3'001
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $69y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $68y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $67
    parameter \WIDTH 3
    connect \Y $67y
    connect \S $64y
    connect \B 3'001
    connect \A $66y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $66
    parameter \WIDTH 3
    connect \Y $66y
    connect \S $65y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $64y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [3]
    connect \B $60y
    connect \A $59y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $60y
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $6
    parameter \WIDTH 3
    connect \Y $6y
    connect \S $5y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $59y
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [3]
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [3]
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $56
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[3].ab_sum
    connect \B $55y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $55
    parameter \WIDTH 3
    connect \Y $55y
    connect \S $52y
    connect \B 3'001
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $54
    parameter \WIDTH 3
    connect \Y $54y
    connect \S $53y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $51
    parameter \WIDTH 3
    connect \Y $51y
    connect \S $48y
    connect \B 3'001
    connect \A $50y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $50
    parameter \WIDTH 3
    connect \Y $50y
    connect \S $49y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [2]
    connect \B $44y
    connect \A $43y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $44y
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $43y
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [2]
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [2]
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $40
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[2].ab_sum
    connect \B $39y
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $39
    parameter \WIDTH 3
    connect \Y $39y
    connect \S $36y
    connect \B 3'001
    connect \A $38y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $38
    parameter \WIDTH 3
    connect \Y $38y
    connect \S $37y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $356
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[8].final_sum
    connect \B $355y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $355
    parameter \WIDTH 3
    connect \Y $355y
    connect \S $352y
    connect \B 3'001
    connect \A $354y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $354
    parameter \WIDTH 3
    connect \Y $354y
    connect \S $353y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B 2'10
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $351
    parameter \WIDTH 3
    connect \Y $351y
    connect \S $348y
    connect \B 3'001
    connect \A $350y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $350
    parameter \WIDTH 3
    connect \Y $350y
    connect \S $349y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $35
    parameter \WIDTH 3
    connect \Y $35y
    connect \S $32y
    connect \B 3'001
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $349
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $349y
    connect \B 2'10
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B 2'01
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $345
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[7].final_sum
    connect \B $344y
    connect \A $340y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $344
    parameter \WIDTH 3
    connect \Y $344y
    connect \S $341y
    connect \B 3'001
    connect \A $343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $343
    parameter \WIDTH 3
    connect \Y $343y
    connect \S $342y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $342y
    connect \B 2'10
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $341
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $341y
    connect \B 2'01
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $340
    parameter \WIDTH 3
    connect \Y $340y
    connect \S $337y
    connect \B 3'001
    connect \A $339y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $34
    parameter \WIDTH 3
    connect \Y $34y
    connect \S $33y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $339
    parameter \WIDTH 3
    connect \Y $339y
    connect \S $338y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $338y
    connect \B 2'10
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $337y
    connect \B 2'01
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $334
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[6].final_sum
    connect \B $333y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $333
    parameter \WIDTH 3
    connect \Y $333y
    connect \S $330y
    connect \B 3'001
    connect \A $332y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $332
    parameter \WIDTH 3
    connect \Y $332y
    connect \S $331y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B 2'10
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'01
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $329
    parameter \WIDTH 3
    connect \Y $329y
    connect \S $326y
    connect \B 3'001
    connect \A $328y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $328
    parameter \WIDTH 3
    connect \Y $328y
    connect \S $327y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $327y
    connect \B 2'10
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B 2'01
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $323
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[5].final_sum
    connect \B $322y
    connect \A $318y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $322
    parameter \WIDTH 3
    connect \Y $322y
    connect \S $319y
    connect \B 3'001
    connect \A $321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $321
    parameter \WIDTH 3
    connect \Y $321y
    connect \S $320y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $320y
    connect \B 2'10
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $319
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $319y
    connect \B 2'01
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $318
    parameter \WIDTH 3
    connect \Y $318y
    connect \S $315y
    connect \B 3'001
    connect \A $317y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $317
    parameter \WIDTH 3
    connect \Y $317y
    connect \S $316y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $316y
    connect \B 2'10
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $315
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $315y
    connect \B 2'01
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $312
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[4].final_sum
    connect \B $311y
    connect \A $307y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $311
    parameter \WIDTH 3
    connect \Y $311y
    connect \S $308y
    connect \B 3'001
    connect \A $310y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $310
    parameter \WIDTH 3
    connect \Y $310y
    connect \S $309y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \B 2'10
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $308y
    connect \B 2'01
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $307
    parameter \WIDTH 3
    connect \Y $307y
    connect \S $304y
    connect \B 3'001
    connect \A $306y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $306
    parameter \WIDTH 3
    connect \Y $306y
    connect \S $305y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'10
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $301
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[3].final_sum
    connect \B $300y
    connect \A $296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $300
    parameter \WIDTH 3
    connect \Y $300y
    connect \S $297y
    connect \B 3'001
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $3
    parameter \WIDTH 3
    connect \Y $3y
    connect \S $0y
    connect \B 3'001
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $299
    parameter \WIDTH 3
    connect \Y $299y
    connect \S $298y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $298y
    connect \B 2'10
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $297y
    connect \B 2'01
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $296
    parameter \WIDTH 3
    connect \Y $296y
    connect \S $293y
    connect \B 3'001
    connect \A $295y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $295
    parameter \WIDTH 3
    connect \Y $295y
    connect \S $294y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $294y
    connect \B 2'10
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $293y
    connect \B 2'01
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $290
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[2].final_sum
    connect \B $289y
    connect \A $285y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [1]
    connect \B $28y
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $289
    parameter \WIDTH 3
    connect \Y $289y
    connect \S $286y
    connect \B 3'001
    connect \A $288y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $288
    parameter \WIDTH 3
    connect \Y $288y
    connect \S $287y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \B 2'10
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $286y
    connect \B 2'01
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $285
    parameter \WIDTH 3
    connect \Y $285y
    connect \S $282y
    connect \B 3'001
    connect \A $284y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $284
    parameter \WIDTH 3
    connect \Y $284y
    connect \S $283y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'01
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $28y
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $279
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[1].final_sum
    connect \B $278y
    connect \A $274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $278
    parameter \WIDTH 3
    connect \Y $278y
    connect \S $275y
    connect \B 3'001
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $277
    parameter \WIDTH 3
    connect \Y $277y
    connect \S $276y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $276y
    connect \B 2'10
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $275y
    connect \B 2'01
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $274
    parameter \WIDTH 3
    connect \Y $274y
    connect \S $271y
    connect \B 3'001
    connect \A $273y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $273
    parameter \WIDTH 3
    connect \Y $273y
    connect \S $272y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $272y
    connect \B 2'10
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $271y
    connect \B 2'01
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $27y
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $268
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[0].final_sum
    connect \B $267y
    connect \A $263y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $267
    parameter \WIDTH 3
    connect \Y $267y
    connect \S $264y
    connect \B 3'001
    connect \A $266y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $266
    parameter \WIDTH 3
    connect \Y $266y
    connect \S $265y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $265y
    connect \B 2'10
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B 2'01
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $263
    parameter \WIDTH 3
    connect \Y $263y
    connect \S $260y
    connect \B 3'001
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $262
    parameter \WIDTH 3
    connect \Y $262y
    connect \S $261y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $261
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $261y
    connect \B 2'10
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $260
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $260y
    connect \B 2'01
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [1]
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [1]
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $24
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[1].ab_sum
    connect \B $23y
    connect \A $19y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $23
    parameter \WIDTH 3
    connect \Y $23y
    connect \S $20y
    connect \B 3'001
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $22
    parameter \WIDTH 3
    connect \Y $22y
    connect \S $21y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $2
    parameter \WIDTH 3
    connect \Y $2y
    connect \S $1y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-137.80"
  cell $or $191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_neg
    connect \B $190y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.79"
  cell $and $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B \grp_g_neg [0]
    connect \A $189y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $19
    parameter \WIDTH 3
    connect \Y $19y
    connect \S $16y
    connect \B 3'001
    connect \A $18y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.61"
  cell $and $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-136.66"
  cell $or $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B $187y
    connect \A \grp_g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:136.32-136.65"
  cell $and $187
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $187y
    connect \B \grp_g_neg [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-133.80"
  cell $or $186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_pos
    connect \B $185y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.79"
  cell $and $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B \grp_g_pos [0]
    connect \A $184y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.61"
  cell $and $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-132.66"
  cell $or $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B $182y
    connect \A \grp_g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:132.32-132.65"
  cell $and $182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $182y
    connect \B \grp_g_pos [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.70"
  cell $and $181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_p
    connect \B \grp_p [2]
    connect \A $180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.54"
  cell $and $180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $180y
    connect \B \grp_p [1]
    connect \A \grp_p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $18
    parameter \WIDTH 3
    connect \Y $18y
    connect \S $17y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [2]
    connect \B $178y
    connect \A $176y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $178
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $178y
    connect \B \g_neg [6]
    connect \A $177y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $177y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $176y
    connect \B $175y
    connect \A \g_neg [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $175y
    connect \B \g_neg [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $174
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [2]
    connect \B $173y
    connect \A $171y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $173y
    connect \B \g_pos [6]
    connect \A $172y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $172y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $171y
    connect \B $170y
    connect \A \g_pos [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B \g_pos [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $169
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [2]
    connect \B \p [8]
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $168
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \B \p [7]
    connect \A \p [6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [1]
    connect \B $166y
    connect \A $164y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $166y
    connect \B \g_neg [3]
    connect \A $165y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B $163y
    connect \A \g_neg [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B \g_neg [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [1]
    connect \B $161y
    connect \A $159y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $161y
    connect \B \g_pos [3]
    connect \A $160y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B $158y
    connect \A \g_pos [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B \g_pos [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [1]
    connect \B \p [5]
    connect \A $156y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $156y
    connect \B \p [4]
    connect \A \p [3]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $155
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [0]
    connect \B $154y
    connect \A $152y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $154y
    connect \B \g_neg [0]
    connect \A $153y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $153
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $153y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $152y
    connect \B $151y
    connect \A \g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $151y
    connect \B \g_neg [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [0]
    connect \B $149y
    connect \A $147y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $149y
    connect \B \g_pos [0]
    connect \A $148y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \B $146y
    connect \A \g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \B \g_pos [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [0]
    connect \B \p [2]
    connect \A $144y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $144y
    connect \B \p [1]
    connect \A \p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [8]
    connect \B $140y
    connect \A $139y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $140y
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $139
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $139y
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [8]
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [8]
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $136
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[8].ab_sum
    connect \B $135y
    connect \A $131y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $135
    parameter \WIDTH 3
    connect \Y $135y
    connect \S $132y
    connect \B 3'001
    connect \A $134y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $134
    parameter \WIDTH 3
    connect \Y $134y
    connect \S $133y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $133
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $133y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $132
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $132y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $131
    parameter \WIDTH 3
    connect \Y $131y
    connect \S $128y
    connect \B 3'001
    connect \A $130y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $130
    parameter \WIDTH 3
    connect \Y $130y
    connect \S $129y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [0]
    connect \B $12y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $129y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $128y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [7]
    connect \B $124y
    connect \A $123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $124y
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $123y
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $122
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [7]
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $121
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [7]
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $120
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[7].ab_sum
    connect \B $119y
    connect \A $115y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $12y
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $119
    parameter \WIDTH 3
    connect \Y $119y
    connect \S $116y
    connect \B 3'001
    connect \A $118y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $118
    parameter \WIDTH 3
    connect \Y $118y
    connect \S $117y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $115
    parameter \WIDTH 3
    connect \Y $115y
    connect \S $112y
    connect \B 3'001
    connect \A $114y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $114
    parameter \WIDTH 3
    connect \Y $114y
    connect \S $113y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $11y
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $109
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [6]
    connect \B $108y
    connect \A $107y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $108
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $108y
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $107
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $107y
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [6]
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [6]
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $104
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[6].ab_sum
    connect \B $103y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $103
    parameter \WIDTH 3
    connect \Y $103y
    connect \S $100y
    connect \B 3'001
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $102
    parameter \WIDTH 3
    connect \Y $102y
    connect \S $101y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [0]
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B 2'01
    connect \A \a [1:0]
  end
  connect { \carry [19:18] \carry [1:0] } { \cout \cin }
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:22.8"
module \ternary_cla$ternary_cpu_system.u_cpu.u_alu_a.u_adder.u_cla
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:123.25"
  wire \super_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:121.25"
  wire \super_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:122.25"
  wire \super_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:30.29"
  wire width 18 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:46.22"
  wire width 18 \partial_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:45.21"
  wire width 9 \p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:92.26"
  wire width 3 \grp_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:90.26"
  wire width 3 \grp_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:91.26"
  wire width 3 \grp_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[8].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[7].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[6].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[5].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[4].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[3].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[2].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[1].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[0].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[8].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[7].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[6].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[5].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[4].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[3].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[2].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[1].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[0].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:43.21"
  wire width 9 \g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:44.21"
  wire width 9 \g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:31.29"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:29.29"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:148.20"
  wire width 20 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:28.29"
  wire width 18 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:27.29"
  wire width 18 input 1 \a
  wire $procmux$6137_CMP
  wire $procmux$6136_CMP
  wire $procmux$6135_CMP
  wire $procmux$6134_CMP
  wire $procmux$6133_CMP
  wire $procmux$6130_CMP
  wire $procmux$6129_CMP
  wire $procmux$6128_CMP
  wire $procmux$6127_CMP
  wire $procmux$6126_CMP
  wire $procmux$6123_CMP
  wire $procmux$6122_CMP
  wire $procmux$6121_CMP
  wire $procmux$6120_CMP
  wire $procmux$6119_CMP
  wire $procmux$6116_CMP
  wire $procmux$6115_CMP
  wire $procmux$6114_CMP
  wire $procmux$6113_CMP
  wire $procmux$6112_CMP
  wire $procmux$6109_CMP
  wire $procmux$6108_CMP
  wire $procmux$6107_CMP
  wire $procmux$6106_CMP
  wire $procmux$6105_CMP
  wire $procmux$6102_CMP
  wire $procmux$6101_CMP
  wire $procmux$6100_CMP
  wire $procmux$6099_CMP
  wire $procmux$6098_CMP
  wire $procmux$6095_CMP
  wire $procmux$6094_CMP
  wire $procmux$6093_CMP
  wire $procmux$6092_CMP
  wire $procmux$6091_CMP
  wire $procmux$6088_CMP
  wire $procmux$6087_CMP
  wire $procmux$6086_CMP
  wire $procmux$6085_CMP
  wire $procmux$6084_CMP
  wire $procmux$6081_CMP
  wire $procmux$6080_CMP
  wire $procmux$6079_CMP
  wire $procmux$6078_CMP
  wire $procmux$6077_CMP
  wire width 2 $procmux$6046_Y
  wire width 2 $procmux$6039_Y
  wire width 2 $procmux$6036_Y
  wire width 2 $procmux$6025_Y
  wire width 2 $procmux$6018_Y
  wire width 2 $procmux$6015_Y
  wire width 2 $procmux$6004_Y
  wire width 2 $procmux$5997_Y
  wire width 2 $procmux$5994_Y
  wire width 2 $procmux$5983_Y
  wire width 2 $procmux$5976_Y
  wire width 2 $procmux$5973_Y
  wire width 2 $procmux$5962_Y
  wire width 2 $procmux$5955_Y
  wire width 2 $procmux$5952_Y
  wire width 2 $procmux$5941_Y
  wire width 2 $procmux$5934_Y
  wire width 2 $procmux$5931_Y
  wire width 2 $procmux$5920_Y
  wire width 2 $procmux$5913_Y
  wire width 2 $procmux$5910_Y
  wire width 2 $procmux$5899_Y
  wire width 2 $procmux$5892_Y
  wire width 2 $procmux$5889_Y
  wire width 2 $procmux$5878_Y
  wire width 2 $procmux$5871_Y
  wire width 2 $procmux$5868_Y
  wire $procmux$5866_CMP
  wire $procmux$5865_CMP
  wire $procmux$5864_CMP
  wire $procmux$5863_CMP
  wire $procmux$5862_CMP
  wire $procmux$5859_CMP
  wire $procmux$5858_CMP
  wire $procmux$5857_CMP
  wire $procmux$5856_CMP
  wire $procmux$5855_CMP
  wire $procmux$5852_CMP
  wire $procmux$5851_CMP
  wire $procmux$5850_CMP
  wire $procmux$5849_CMP
  wire $procmux$5848_CMP
  wire $procmux$5845_CMP
  wire $procmux$5844_CMP
  wire $procmux$5843_CMP
  wire $procmux$5842_CMP
  wire $procmux$5841_CMP
  wire $procmux$5838_CMP
  wire $procmux$5837_CMP
  wire $procmux$5836_CMP
  wire $procmux$5835_CMP
  wire $procmux$5834_CMP
  wire $procmux$5831_CMP
  wire $procmux$5830_CMP
  wire $procmux$5829_CMP
  wire $procmux$5828_CMP
  wire $procmux$5827_CMP
  wire $procmux$5824_CMP
  wire $procmux$5823_CMP
  wire $procmux$5822_CMP
  wire $procmux$5821_CMP
  wire $procmux$5820_CMP
  wire $procmux$5817_CMP
  wire $procmux$5816_CMP
  wire $procmux$5815_CMP
  wire $procmux$5814_CMP
  wire $procmux$5813_CMP
  wire $procmux$5810_CMP
  wire $procmux$5809_CMP
  wire $procmux$5808_CMP
  wire $procmux$5807_CMP
  wire $procmux$5806_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[5:4]$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[5:4]$207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[3:2]$203
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[3:2]$202
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[9:8]$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[9:8]$232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[5:4]$223
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[5:4]$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[3:2]$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[3:2]$217
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  wire width 2 $carry[19:18]$258
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  wire width 2 $carry[19:18]$257
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[17:16]$253
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[17:16]$252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[15:14]$248
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[15:14]$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[11:10]$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[11:10]$237
  wire width 3 $99y
  wire width 3 $98y
  wire $97y
  wire $96y
  wire $92y
  wire $91y
  wire width 3 $87y
  wire width 3 $86y
  wire $85y
  wire $84y
  wire width 3 $83y
  wire width 3 $82y
  wire $81y
  wire $80y
  wire width 3 $7y
  wire $76y
  wire $75y
  wire width 3 $71y
  wire width 3 $70y
  wire width 3 $6y
  wire $69y
  wire $68y
  wire width 3 $67y
  wire width 3 $66y
  wire $65y
  wire $64y
  wire $60y
  wire $5y
  wire $59y
  wire width 3 $55y
  wire width 3 $54y
  wire $53y
  wire $52y
  wire width 3 $51y
  wire width 3 $50y
  wire $4y
  wire $49y
  wire $48y
  wire $44y
  wire $43y
  wire width 3 $3y
  wire width 3 $39y
  wire width 3 $38y
  wire $37y
  wire $36y
  wire width 3 $35y
  wire width 3 $355y
  wire width 3 $354y
  wire $353y
  wire $352y
  wire width 3 $351y
  wire width 3 $350y
  wire width 3 $34y
  wire $349y
  wire $348y
  wire width 3 $344y
  wire width 3 $343y
  wire $342y
  wire $341y
  wire width 3 $340y
  wire $33y
  wire width 3 $339y
  wire $338y
  wire $337y
  wire width 3 $333y
  wire width 3 $332y
  wire $331y
  wire $330y
  wire $32y
  wire width 3 $329y
  wire width 3 $328y
  wire $327y
  wire $326y
  wire width 3 $322y
  wire width 3 $321y
  wire $320y
  wire $319y
  wire width 3 $318y
  wire width 3 $317y
  wire $316y
  wire $315y
  wire width 3 $311y
  wire width 3 $310y
  wire $309y
  wire $308y
  wire width 3 $307y
  wire width 3 $306y
  wire $305y
  wire $304y
  wire width 3 $300y
  wire width 3 $2y
  wire width 3 $299y
  wire $298y
  wire $297y
  wire width 3 $296y
  wire width 3 $295y
  wire $294y
  wire $293y
  wire $28y
  wire width 3 $289y
  wire width 3 $288y
  wire $287y
  wire $286y
  wire width 3 $285y
  wire width 3 $284y
  wire $283y
  wire $282y
  wire $27y
  wire width 3 $278y
  wire width 3 $277y
  wire $276y
  wire $275y
  wire width 3 $274y
  wire width 3 $273y
  wire $272y
  wire $271y
  wire width 3 $267y
  wire width 3 $266y
  wire $265y
  wire $264y
  wire width 3 $263y
  wire width 3 $262y
  wire $261y
  wire $260y
  wire width 3 $23y
  wire width 3 $22y
  wire $21y
  wire $20y
  wire $1y
  wire width 3 $19y
  wire $190y
  wire width 3 $18y
  wire $189y
  wire $188y
  wire $187y
  wire $185y
  wire $184y
  wire $183y
  wire $182y
  wire $180y
  wire $17y
  wire $178y
  wire $177y
  wire $176y
  wire $175y
  wire $173y
  wire $172y
  wire $171y
  wire $170y
  wire $16y
  wire $168y
  wire $166y
  wire $165y
  wire $164y
  wire $163y
  wire $161y
  wire $160y
  wire $159y
  wire $158y
  wire $156y
  wire $154y
  wire $153y
  wire $152y
  wire $151y
  wire $149y
  wire $148y
  wire $147y
  wire $146y
  wire $144y
  wire $140y
  wire $139y
  wire width 3 $135y
  wire width 3 $134y
  wire $133y
  wire $132y
  wire width 3 $131y
  wire width 3 $130y
  wire $12y
  wire $129y
  wire $128y
  wire $124y
  wire $123y
  wire $11y
  wire width 3 $119y
  wire width 3 $118y
  wire $117y
  wire $116y
  wire width 3 $115y
  wire width 3 $114y
  wire $113y
  wire $112y
  wire $108y
  wire $107y
  wire width 3 $103y
  wire width 3 $102y
  wire $101y
  wire $100y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6137_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6137_CMP
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6136_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6136_CMP
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6135_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6135_CMP
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6134_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6134_CMP
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6133_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6133_CMP
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6132
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [1:0]
    connect \S { $procmux$6137_CMP $procmux$6136_CMP $procmux$6135_CMP $procmux$6134_CMP $procmux$6133_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6130_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6130_CMP
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6129_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6129_CMP
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6128_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6128_CMP
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6127_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6127_CMP
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6126_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6126_CMP
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6125
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [3:2]
    connect \S { $procmux$6130_CMP $procmux$6129_CMP $procmux$6128_CMP $procmux$6127_CMP $procmux$6126_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6123_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6123_CMP
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6122_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6122_CMP
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6121_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6121_CMP
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6120_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6120_CMP
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6119_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6119_CMP
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6118
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [5:4]
    connect \S { $procmux$6123_CMP $procmux$6122_CMP $procmux$6121_CMP $procmux$6120_CMP $procmux$6119_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6116_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6116_CMP
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6115_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6115_CMP
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6114_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6114_CMP
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6113_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6113_CMP
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6112_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6112_CMP
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6111
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [7:6]
    connect \S { $procmux$6116_CMP $procmux$6115_CMP $procmux$6114_CMP $procmux$6113_CMP $procmux$6112_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6109_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6109_CMP
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6108_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6108_CMP
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6107_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6107_CMP
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6106_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6106_CMP
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6105_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6105_CMP
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6104
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [9:8]
    connect \S { $procmux$6109_CMP $procmux$6108_CMP $procmux$6107_CMP $procmux$6106_CMP $procmux$6105_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6102_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6102_CMP
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6101_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6101_CMP
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6100_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6100_CMP
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6099_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6099_CMP
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6098_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6098_CMP
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6097
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [11:10]
    connect \S { $procmux$6102_CMP $procmux$6101_CMP $procmux$6100_CMP $procmux$6099_CMP $procmux$6098_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6095_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6095_CMP
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6094_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6094_CMP
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6093_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6093_CMP
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6092_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6092_CMP
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6091_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6091_CMP
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6090
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [13:12]
    connect \S { $procmux$6095_CMP $procmux$6094_CMP $procmux$6093_CMP $procmux$6092_CMP $procmux$6091_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6088_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6088_CMP
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6087_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6087_CMP
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6086_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6086_CMP
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6085_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6085_CMP
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6084_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6084_CMP
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6083
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [15:14]
    connect \S { $procmux$6088_CMP $procmux$6087_CMP $procmux$6086_CMP $procmux$6085_CMP $procmux$6084_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6081_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6081_CMP
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6080_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6080_CMP
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6079_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6079_CMP
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6078_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6078_CMP
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6077_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6077_CMP
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6076
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [17:16]
    connect \S { $procmux$6081_CMP $procmux$6080_CMP $procmux$6079_CMP $procmux$6078_CMP $procmux$6077_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6053
    parameter \WIDTH 2
    connect \Y \carry [7:6]
    connect \S \grp_g_pos [0]
    connect \B 2'01
    connect \A $group_carry[3:2]$203
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6049
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$203
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$6046_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6046
    parameter \WIDTH 2
    connect \Y $procmux$6046_Y
    connect \S \grp_g_neg [0]
    connect \B 2'10
    connect \A $group_carry[3:2]$202
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6042
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$202
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$6039_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6039
    parameter \WIDTH 2
    connect \Y $procmux$6039_Y
    connect \S \grp_g_neg [0]
    connect \B 2'x
    connect \A $procmux$6036_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6036
    parameter \WIDTH 2
    connect \Y $procmux$6036_Y
    connect \S \grp_p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6032
    parameter \WIDTH 2
    connect \Y \carry [13:12]
    connect \S \grp_g_pos [1]
    connect \B 2'01
    connect \A $group_carry[5:4]$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6028
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$208
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$6025_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6025
    parameter \WIDTH 2
    connect \Y $procmux$6025_Y
    connect \S \grp_g_neg [1]
    connect \B 2'10
    connect \A $group_carry[5:4]$207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6021
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$207
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$6018_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6018
    parameter \WIDTH 2
    connect \Y $procmux$6018_Y
    connect \S \grp_g_neg [1]
    connect \B 2'x
    connect \A $procmux$6015_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6015
    parameter \WIDTH 2
    connect \Y $procmux$6015_Y
    connect \S \grp_p [1]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6011
    parameter \WIDTH 2
    connect \Y \carry [3:2]
    connect \S \g_pos [0]
    connect \B 2'01
    connect \A $carry[3:2]$218
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6007
    parameter \WIDTH 2
    connect \Y $carry[3:2]$218
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$6004_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6004
    parameter \WIDTH 2
    connect \Y $procmux$6004_Y
    connect \S \g_neg [0]
    connect \B 2'10
    connect \A $carry[3:2]$217
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6000
    parameter \WIDTH 2
    connect \Y $carry[3:2]$217
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$5997_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5997
    parameter \WIDTH 2
    connect \Y $procmux$5997_Y
    connect \S \g_neg [0]
    connect \B 2'x
    connect \A $procmux$5994_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5994
    parameter \WIDTH 2
    connect \Y $procmux$5994_Y
    connect \S \p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5990
    parameter \WIDTH 2
    connect \Y \carry [5:4]
    connect \S \g_pos [1]
    connect \B 2'01
    connect \A $carry[5:4]$223
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5986
    parameter \WIDTH 2
    connect \Y $carry[5:4]$223
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$5983_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5983
    parameter \WIDTH 2
    connect \Y $procmux$5983_Y
    connect \S \g_neg [1]
    connect \B 2'10
    connect \A $carry[5:4]$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5979
    parameter \WIDTH 2
    connect \Y $carry[5:4]$222
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$5976_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5976
    parameter \WIDTH 2
    connect \Y $procmux$5976_Y
    connect \S \g_neg [1]
    connect \B 2'x
    connect \A $procmux$5973_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5973
    parameter \WIDTH 2
    connect \Y $procmux$5973_Y
    connect \S \p [1]
    connect \B \carry [3:2]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5969
    parameter \WIDTH 2
    connect \Y \carry [9:8]
    connect \S \g_pos [3]
    connect \B 2'01
    connect \A $carry[9:8]$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5965
    parameter \WIDTH 2
    connect \Y $carry[9:8]$233
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$5962_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5962
    parameter \WIDTH 2
    connect \Y $procmux$5962_Y
    connect \S \g_neg [3]
    connect \B 2'10
    connect \A $carry[9:8]$232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5958
    parameter \WIDTH 2
    connect \Y $carry[9:8]$232
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$5955_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5955
    parameter \WIDTH 2
    connect \Y $procmux$5955_Y
    connect \S \g_neg [3]
    connect \B 2'x
    connect \A $procmux$5952_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5952
    parameter \WIDTH 2
    connect \Y $procmux$5952_Y
    connect \S \p [3]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5948
    parameter \WIDTH 2
    connect \Y \carry [11:10]
    connect \S \g_pos [4]
    connect \B 2'01
    connect \A $carry[11:10]$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5944
    parameter \WIDTH 2
    connect \Y $carry[11:10]$238
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$5941_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5941
    parameter \WIDTH 2
    connect \Y $procmux$5941_Y
    connect \S \g_neg [4]
    connect \B 2'10
    connect \A $carry[11:10]$237
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5937
    parameter \WIDTH 2
    connect \Y $carry[11:10]$237
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$5934_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5934
    parameter \WIDTH 2
    connect \Y $procmux$5934_Y
    connect \S \g_neg [4]
    connect \B 2'x
    connect \A $procmux$5931_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5931
    parameter \WIDTH 2
    connect \Y $procmux$5931_Y
    connect \S \p [4]
    connect \B \carry [9:8]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5927
    parameter \WIDTH 2
    connect \Y \carry [15:14]
    connect \S \g_pos [6]
    connect \B 2'01
    connect \A $carry[15:14]$248
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5923
    parameter \WIDTH 2
    connect \Y $carry[15:14]$248
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$5920_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5920
    parameter \WIDTH 2
    connect \Y $procmux$5920_Y
    connect \S \g_neg [6]
    connect \B 2'10
    connect \A $carry[15:14]$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5916
    parameter \WIDTH 2
    connect \Y $carry[15:14]$247
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$5913_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5913
    parameter \WIDTH 2
    connect \Y $procmux$5913_Y
    connect \S \g_neg [6]
    connect \B 2'x
    connect \A $procmux$5910_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5910
    parameter \WIDTH 2
    connect \Y $procmux$5910_Y
    connect \S \p [6]
    connect \B \carry [13:12]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5906
    parameter \WIDTH 2
    connect \Y \carry [17:16]
    connect \S \g_pos [7]
    connect \B 2'01
    connect \A $carry[17:16]$253
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5902
    parameter \WIDTH 2
    connect \Y $carry[17:16]$253
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$5899_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5899
    parameter \WIDTH 2
    connect \Y $procmux$5899_Y
    connect \S \g_neg [7]
    connect \B 2'10
    connect \A $carry[17:16]$252
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$5895
    parameter \WIDTH 2
    connect \Y $carry[17:16]$252
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$5892_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5892
    parameter \WIDTH 2
    connect \Y $procmux$5892_Y
    connect \S \g_neg [7]
    connect \B 2'x
    connect \A $procmux$5889_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$5889
    parameter \WIDTH 2
    connect \Y $procmux$5889_Y
    connect \S \p [7]
    connect \B \carry [15:14]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$5885
    parameter \WIDTH 2
    connect \Y \cout
    connect \S \super_g_pos
    connect \B 2'01
    connect \A $carry[19:18]$258
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$5881
    parameter \WIDTH 2
    connect \Y $carry[19:18]$258
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$5878_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$5878
    parameter \WIDTH 2
    connect \Y $procmux$5878_Y
    connect \S \super_g_neg
    connect \B 2'10
    connect \A $carry[19:18]$257
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$5874
    parameter \WIDTH 2
    connect \Y $carry[19:18]$257
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$5871_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$5871
    parameter \WIDTH 2
    connect \Y $procmux$5871_Y
    connect \S \super_g_neg
    connect \B 2'x
    connect \A $procmux$5868_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:231.7-231.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$5868
    parameter \WIDTH 2
    connect \Y $procmux$5868_Y
    connect \S \super_p
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5866_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5866_CMP
    connect \B 3'110
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5865_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5865_CMP
    connect \B 3'111
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5864_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5864_CMP
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5863_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5863_CMP
    connect \B 3'001
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5862_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5862_CMP
    connect \B 3'010
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5861
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [1:0]
    connect \S { $procmux$5866_CMP $procmux$5865_CMP $procmux$5864_CMP $procmux$5863_CMP $procmux$5862_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5859_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5859_CMP
    connect \B 3'110
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5858_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5858_CMP
    connect \B 3'111
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5857_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5857_CMP
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5856_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5856_CMP
    connect \B 3'001
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5855_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5855_CMP
    connect \B 3'010
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5854
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [3:2]
    connect \S { $procmux$5859_CMP $procmux$5858_CMP $procmux$5857_CMP $procmux$5856_CMP $procmux$5855_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5852_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5852_CMP
    connect \B 3'110
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5851_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5851_CMP
    connect \B 3'111
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5850_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5850_CMP
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5849_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5849_CMP
    connect \B 3'001
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5848_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5848_CMP
    connect \B 3'010
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5847
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [5:4]
    connect \S { $procmux$5852_CMP $procmux$5851_CMP $procmux$5850_CMP $procmux$5849_CMP $procmux$5848_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5845_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5845_CMP
    connect \B 3'110
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5844_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5844_CMP
    connect \B 3'111
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5843_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5843_CMP
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5842_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5842_CMP
    connect \B 3'001
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5841_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5841_CMP
    connect \B 3'010
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5840
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [7:6]
    connect \S { $procmux$5845_CMP $procmux$5844_CMP $procmux$5843_CMP $procmux$5842_CMP $procmux$5841_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5838_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5838_CMP
    connect \B 3'110
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5837_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5837_CMP
    connect \B 3'111
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5836_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5836_CMP
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5835_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5835_CMP
    connect \B 3'001
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5834_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5834_CMP
    connect \B 3'010
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5833
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [9:8]
    connect \S { $procmux$5838_CMP $procmux$5837_CMP $procmux$5836_CMP $procmux$5835_CMP $procmux$5834_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5831_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5831_CMP
    connect \B 3'110
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5830_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5830_CMP
    connect \B 3'111
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5829_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5829_CMP
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5828_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5828_CMP
    connect \B 3'001
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5827_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5827_CMP
    connect \B 3'010
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5826
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [11:10]
    connect \S { $procmux$5831_CMP $procmux$5830_CMP $procmux$5829_CMP $procmux$5828_CMP $procmux$5827_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5824_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5824_CMP
    connect \B 3'110
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5823_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5823_CMP
    connect \B 3'111
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5822_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5822_CMP
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5821_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5821_CMP
    connect \B 3'001
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5820_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5820_CMP
    connect \B 3'010
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5819
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [13:12]
    connect \S { $procmux$5824_CMP $procmux$5823_CMP $procmux$5822_CMP $procmux$5821_CMP $procmux$5820_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5817_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5817_CMP
    connect \B 3'110
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5816_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5816_CMP
    connect \B 3'111
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5815_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5815_CMP
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5814_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5814_CMP
    connect \B 3'001
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5813_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5813_CMP
    connect \B 3'010
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5812
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [15:14]
    connect \S { $procmux$5817_CMP $procmux$5816_CMP $procmux$5815_CMP $procmux$5814_CMP $procmux$5813_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5810_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5810_CMP
    connect \B 3'110
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5809_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5809_CMP
    connect \B 3'111
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$5808_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5808_CMP
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5807_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5807_CMP
    connect \B 3'001
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$5806_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$5806_CMP
    connect \B 3'010
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$5805
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [17:16]
    connect \S { $procmux$5810_CMP $procmux$5809_CMP $procmux$5808_CMP $procmux$5807_CMP $procmux$5806_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $99
    parameter \WIDTH 3
    connect \Y $99y
    connect \S $96y
    connect \B 3'001
    connect \A $98y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $98
    parameter \WIDTH 3
    connect \Y $98y
    connect \S $97y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $97y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [5]
    connect \B $92y
    connect \A $91y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $92
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $92y
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $91y
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [5]
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [0]
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [5]
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $88
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[5].ab_sum
    connect \B $87y
    connect \A $83y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $87
    parameter \WIDTH 3
    connect \Y $87y
    connect \S $84y
    connect \B 3'001
    connect \A $86y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $86
    parameter \WIDTH 3
    connect \Y $86y
    connect \S $85y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $85y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $84y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $83
    parameter \WIDTH 3
    connect \Y $83y
    connect \S $80y
    connect \B 3'001
    connect \A $82y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $82
    parameter \WIDTH 3
    connect \Y $82y
    connect \S $81y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $80y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $8
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[0].ab_sum
    connect \B $7y
    connect \A $3y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [4]
    connect \B $76y
    connect \A $75y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $76y
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $75y
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [4]
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $73
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [4]
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $72
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[4].ab_sum
    connect \B $71y
    connect \A $67y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $71
    parameter \WIDTH 3
    connect \Y $71y
    connect \S $68y
    connect \B 3'001
    connect \A $70y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $70
    parameter \WIDTH 3
    connect \Y $70y
    connect \S $69y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $7
    parameter \WIDTH 3
    connect \Y $7y
    connect \S $4y
    connect \B 3'001
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $69y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $68y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $67
    parameter \WIDTH 3
    connect \Y $67y
    connect \S $64y
    connect \B 3'001
    connect \A $66y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $66
    parameter \WIDTH 3
    connect \Y $66y
    connect \S $65y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $64y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [3]
    connect \B $60y
    connect \A $59y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $60y
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $6
    parameter \WIDTH 3
    connect \Y $6y
    connect \S $5y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $59y
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [3]
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [3]
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $56
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[3].ab_sum
    connect \B $55y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $55
    parameter \WIDTH 3
    connect \Y $55y
    connect \S $52y
    connect \B 3'001
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $54
    parameter \WIDTH 3
    connect \Y $54y
    connect \S $53y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $51
    parameter \WIDTH 3
    connect \Y $51y
    connect \S $48y
    connect \B 3'001
    connect \A $50y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $50
    parameter \WIDTH 3
    connect \Y $50y
    connect \S $49y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [2]
    connect \B $44y
    connect \A $43y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $44y
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $43y
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [2]
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [2]
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $40
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[2].ab_sum
    connect \B $39y
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $39
    parameter \WIDTH 3
    connect \Y $39y
    connect \S $36y
    connect \B 3'001
    connect \A $38y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $38
    parameter \WIDTH 3
    connect \Y $38y
    connect \S $37y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $356
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[8].final_sum
    connect \B $355y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $355
    parameter \WIDTH 3
    connect \Y $355y
    connect \S $352y
    connect \B 3'001
    connect \A $354y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $354
    parameter \WIDTH 3
    connect \Y $354y
    connect \S $353y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B 2'10
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $351
    parameter \WIDTH 3
    connect \Y $351y
    connect \S $348y
    connect \B 3'001
    connect \A $350y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $350
    parameter \WIDTH 3
    connect \Y $350y
    connect \S $349y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $35
    parameter \WIDTH 3
    connect \Y $35y
    connect \S $32y
    connect \B 3'001
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $349
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $349y
    connect \B 2'10
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B 2'01
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $345
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[7].final_sum
    connect \B $344y
    connect \A $340y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $344
    parameter \WIDTH 3
    connect \Y $344y
    connect \S $341y
    connect \B 3'001
    connect \A $343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $343
    parameter \WIDTH 3
    connect \Y $343y
    connect \S $342y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $342y
    connect \B 2'10
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $341
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $341y
    connect \B 2'01
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $340
    parameter \WIDTH 3
    connect \Y $340y
    connect \S $337y
    connect \B 3'001
    connect \A $339y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $34
    parameter \WIDTH 3
    connect \Y $34y
    connect \S $33y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $339
    parameter \WIDTH 3
    connect \Y $339y
    connect \S $338y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $338y
    connect \B 2'10
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $337y
    connect \B 2'01
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $334
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[6].final_sum
    connect \B $333y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $333
    parameter \WIDTH 3
    connect \Y $333y
    connect \S $330y
    connect \B 3'001
    connect \A $332y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $332
    parameter \WIDTH 3
    connect \Y $332y
    connect \S $331y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B 2'10
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'01
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $329
    parameter \WIDTH 3
    connect \Y $329y
    connect \S $326y
    connect \B 3'001
    connect \A $328y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $328
    parameter \WIDTH 3
    connect \Y $328y
    connect \S $327y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $327y
    connect \B 2'10
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B 2'01
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $323
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[5].final_sum
    connect \B $322y
    connect \A $318y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $322
    parameter \WIDTH 3
    connect \Y $322y
    connect \S $319y
    connect \B 3'001
    connect \A $321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $321
    parameter \WIDTH 3
    connect \Y $321y
    connect \S $320y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $320y
    connect \B 2'10
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $319
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $319y
    connect \B 2'01
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $318
    parameter \WIDTH 3
    connect \Y $318y
    connect \S $315y
    connect \B 3'001
    connect \A $317y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $317
    parameter \WIDTH 3
    connect \Y $317y
    connect \S $316y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $316y
    connect \B 2'10
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $315
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $315y
    connect \B 2'01
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $312
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[4].final_sum
    connect \B $311y
    connect \A $307y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $311
    parameter \WIDTH 3
    connect \Y $311y
    connect \S $308y
    connect \B 3'001
    connect \A $310y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $310
    parameter \WIDTH 3
    connect \Y $310y
    connect \S $309y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \B 2'10
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $308y
    connect \B 2'01
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $307
    parameter \WIDTH 3
    connect \Y $307y
    connect \S $304y
    connect \B 3'001
    connect \A $306y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $306
    parameter \WIDTH 3
    connect \Y $306y
    connect \S $305y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'10
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $301
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[3].final_sum
    connect \B $300y
    connect \A $296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $300
    parameter \WIDTH 3
    connect \Y $300y
    connect \S $297y
    connect \B 3'001
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $3
    parameter \WIDTH 3
    connect \Y $3y
    connect \S $0y
    connect \B 3'001
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $299
    parameter \WIDTH 3
    connect \Y $299y
    connect \S $298y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $298y
    connect \B 2'10
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $297y
    connect \B 2'01
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $296
    parameter \WIDTH 3
    connect \Y $296y
    connect \S $293y
    connect \B 3'001
    connect \A $295y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $295
    parameter \WIDTH 3
    connect \Y $295y
    connect \S $294y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $294y
    connect \B 2'10
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $293y
    connect \B 2'01
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $290
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[2].final_sum
    connect \B $289y
    connect \A $285y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [1]
    connect \B $28y
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $289
    parameter \WIDTH 3
    connect \Y $289y
    connect \S $286y
    connect \B 3'001
    connect \A $288y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $288
    parameter \WIDTH 3
    connect \Y $288y
    connect \S $287y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \B 2'10
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $286y
    connect \B 2'01
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $285
    parameter \WIDTH 3
    connect \Y $285y
    connect \S $282y
    connect \B 3'001
    connect \A $284y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $284
    parameter \WIDTH 3
    connect \Y $284y
    connect \S $283y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'01
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $28y
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $279
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[1].final_sum
    connect \B $278y
    connect \A $274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $278
    parameter \WIDTH 3
    connect \Y $278y
    connect \S $275y
    connect \B 3'001
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $277
    parameter \WIDTH 3
    connect \Y $277y
    connect \S $276y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $276y
    connect \B 2'10
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $275y
    connect \B 2'01
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $274
    parameter \WIDTH 3
    connect \Y $274y
    connect \S $271y
    connect \B 3'001
    connect \A $273y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $273
    parameter \WIDTH 3
    connect \Y $273y
    connect \S $272y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $272y
    connect \B 2'10
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $271y
    connect \B 2'01
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $27y
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $268
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[0].final_sum
    connect \B $267y
    connect \A $263y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $267
    parameter \WIDTH 3
    connect \Y $267y
    connect \S $264y
    connect \B 3'001
    connect \A $266y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $266
    parameter \WIDTH 3
    connect \Y $266y
    connect \S $265y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $265y
    connect \B 2'10
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B 2'01
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $263
    parameter \WIDTH 3
    connect \Y $263y
    connect \S $260y
    connect \B 3'001
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $262
    parameter \WIDTH 3
    connect \Y $262y
    connect \S $261y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $261
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $261y
    connect \B 2'10
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $260
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $260y
    connect \B 2'01
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [1]
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [1]
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $24
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[1].ab_sum
    connect \B $23y
    connect \A $19y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $23
    parameter \WIDTH 3
    connect \Y $23y
    connect \S $20y
    connect \B 3'001
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $22
    parameter \WIDTH 3
    connect \Y $22y
    connect \S $21y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $2
    parameter \WIDTH 3
    connect \Y $2y
    connect \S $1y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-137.80"
  cell $or $191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_neg
    connect \B $190y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.79"
  cell $and $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B \grp_g_neg [0]
    connect \A $189y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $19
    parameter \WIDTH 3
    connect \Y $19y
    connect \S $16y
    connect \B 3'001
    connect \A $18y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.61"
  cell $and $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-136.66"
  cell $or $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B $187y
    connect \A \grp_g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:136.32-136.65"
  cell $and $187
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $187y
    connect \B \grp_g_neg [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-133.80"
  cell $or $186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_pos
    connect \B $185y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.79"
  cell $and $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B \grp_g_pos [0]
    connect \A $184y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.61"
  cell $and $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-132.66"
  cell $or $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B $182y
    connect \A \grp_g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:132.32-132.65"
  cell $and $182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $182y
    connect \B \grp_g_pos [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.70"
  cell $and $181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_p
    connect \B \grp_p [2]
    connect \A $180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.54"
  cell $and $180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $180y
    connect \B \grp_p [1]
    connect \A \grp_p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $18
    parameter \WIDTH 3
    connect \Y $18y
    connect \S $17y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [2]
    connect \B $178y
    connect \A $176y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $178
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $178y
    connect \B \g_neg [6]
    connect \A $177y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $177y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $176y
    connect \B $175y
    connect \A \g_neg [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $175y
    connect \B \g_neg [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $174
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [2]
    connect \B $173y
    connect \A $171y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $173y
    connect \B \g_pos [6]
    connect \A $172y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $172y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $171y
    connect \B $170y
    connect \A \g_pos [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B \g_pos [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $169
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [2]
    connect \B \p [8]
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $168
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \B \p [7]
    connect \A \p [6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [1]
    connect \B $166y
    connect \A $164y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $166y
    connect \B \g_neg [3]
    connect \A $165y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B $163y
    connect \A \g_neg [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B \g_neg [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [1]
    connect \B $161y
    connect \A $159y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $161y
    connect \B \g_pos [3]
    connect \A $160y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B $158y
    connect \A \g_pos [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B \g_pos [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [1]
    connect \B \p [5]
    connect \A $156y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $156y
    connect \B \p [4]
    connect \A \p [3]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $155
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [0]
    connect \B $154y
    connect \A $152y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $154y
    connect \B \g_neg [0]
    connect \A $153y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $153
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $153y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $152y
    connect \B $151y
    connect \A \g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $151y
    connect \B \g_neg [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [0]
    connect \B $149y
    connect \A $147y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $149y
    connect \B \g_pos [0]
    connect \A $148y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \B $146y
    connect \A \g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \B \g_pos [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [0]
    connect \B \p [2]
    connect \A $144y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $144y
    connect \B \p [1]
    connect \A \p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [8]
    connect \B $140y
    connect \A $139y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $140y
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $139
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $139y
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [8]
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [8]
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $136
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[8].ab_sum
    connect \B $135y
    connect \A $131y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $135
    parameter \WIDTH 3
    connect \Y $135y
    connect \S $132y
    connect \B 3'001
    connect \A $134y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $134
    parameter \WIDTH 3
    connect \Y $134y
    connect \S $133y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $133
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $133y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $132
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $132y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $131
    parameter \WIDTH 3
    connect \Y $131y
    connect \S $128y
    connect \B 3'001
    connect \A $130y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $130
    parameter \WIDTH 3
    connect \Y $130y
    connect \S $129y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [0]
    connect \B $12y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $129y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $128y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [7]
    connect \B $124y
    connect \A $123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $124y
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $123y
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $122
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [7]
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $121
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [7]
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $120
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[7].ab_sum
    connect \B $119y
    connect \A $115y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $12y
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $119
    parameter \WIDTH 3
    connect \Y $119y
    connect \S $116y
    connect \B 3'001
    connect \A $118y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $118
    parameter \WIDTH 3
    connect \Y $118y
    connect \S $117y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $115
    parameter \WIDTH 3
    connect \Y $115y
    connect \S $112y
    connect \B 3'001
    connect \A $114y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $114
    parameter \WIDTH 3
    connect \Y $114y
    connect \S $113y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $11y
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $109
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [6]
    connect \B $108y
    connect \A $107y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $108
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $108y
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $107
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $107y
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [6]
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [6]
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $104
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[6].ab_sum
    connect \B $103y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $103
    parameter \WIDTH 3
    connect \Y $103y
    connect \S $100y
    connect \B 3'001
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $102
    parameter \WIDTH 3
    connect \Y $102y
    connect \S $101y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [0]
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B 2'01
    connect \A \a [1:0]
  end
  connect { \carry [19:18] \carry [1:0] } { \cout \cin }
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:22.8"
module \ternary_cla$ternary_cpu_system.u_cpu.pc_incrementer_2.u_cla
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:123.25"
  wire \super_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:121.25"
  wire \super_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:122.25"
  wire \super_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:30.29"
  wire width 18 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:46.22"
  wire width 18 \partial_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:45.21"
  wire width 9 \p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:92.26"
  wire width 3 \grp_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:90.26"
  wire width 3 \grp_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:91.26"
  wire width 3 \grp_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[8].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[7].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[6].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[5].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[4].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[3].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[2].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[1].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[0].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[8].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[7].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[6].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[5].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[4].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[3].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[2].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[1].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[0].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:43.21"
  wire width 9 \g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:44.21"
  wire width 9 \g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:31.29"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:29.29"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:148.20"
  wire width 20 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:28.29"
  wire width 18 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:27.29"
  wire width 18 input 1 \a
  wire $procmux$7139_CMP
  wire $procmux$7138_CMP
  wire $procmux$7137_CMP
  wire $procmux$7136_CMP
  wire $procmux$7135_CMP
  wire $procmux$7132_CMP
  wire $procmux$7131_CMP
  wire $procmux$7130_CMP
  wire $procmux$7129_CMP
  wire $procmux$7128_CMP
  wire $procmux$7125_CMP
  wire $procmux$7124_CMP
  wire $procmux$7123_CMP
  wire $procmux$7122_CMP
  wire $procmux$7121_CMP
  wire $procmux$7118_CMP
  wire $procmux$7117_CMP
  wire $procmux$7116_CMP
  wire $procmux$7115_CMP
  wire $procmux$7114_CMP
  wire $procmux$7111_CMP
  wire $procmux$7110_CMP
  wire $procmux$7109_CMP
  wire $procmux$7108_CMP
  wire $procmux$7107_CMP
  wire $procmux$7104_CMP
  wire $procmux$7103_CMP
  wire $procmux$7102_CMP
  wire $procmux$7101_CMP
  wire $procmux$7100_CMP
  wire $procmux$7097_CMP
  wire $procmux$7096_CMP
  wire $procmux$7095_CMP
  wire $procmux$7094_CMP
  wire $procmux$7093_CMP
  wire $procmux$7090_CMP
  wire $procmux$7089_CMP
  wire $procmux$7088_CMP
  wire $procmux$7087_CMP
  wire $procmux$7086_CMP
  wire $procmux$7083_CMP
  wire $procmux$7082_CMP
  wire $procmux$7081_CMP
  wire $procmux$7080_CMP
  wire $procmux$7079_CMP
  wire width 2 $procmux$7048_Y
  wire width 2 $procmux$7041_Y
  wire width 2 $procmux$7038_Y
  wire width 2 $procmux$7027_Y
  wire width 2 $procmux$7020_Y
  wire width 2 $procmux$7017_Y
  wire width 2 $procmux$7006_Y
  wire width 2 $procmux$6999_Y
  wire width 2 $procmux$6996_Y
  wire width 2 $procmux$6985_Y
  wire width 2 $procmux$6978_Y
  wire width 2 $procmux$6975_Y
  wire width 2 $procmux$6964_Y
  wire width 2 $procmux$6957_Y
  wire width 2 $procmux$6954_Y
  wire width 2 $procmux$6943_Y
  wire width 2 $procmux$6936_Y
  wire width 2 $procmux$6933_Y
  wire width 2 $procmux$6922_Y
  wire width 2 $procmux$6915_Y
  wire width 2 $procmux$6912_Y
  wire width 2 $procmux$6901_Y
  wire width 2 $procmux$6894_Y
  wire width 2 $procmux$6891_Y
  wire width 2 $procmux$6880_Y
  wire width 2 $procmux$6873_Y
  wire width 2 $procmux$6870_Y
  wire $procmux$6868_CMP
  wire $procmux$6867_CMP
  wire $procmux$6866_CMP
  wire $procmux$6865_CMP
  wire $procmux$6864_CMP
  wire $procmux$6861_CMP
  wire $procmux$6860_CMP
  wire $procmux$6859_CMP
  wire $procmux$6858_CMP
  wire $procmux$6857_CMP
  wire $procmux$6854_CMP
  wire $procmux$6853_CMP
  wire $procmux$6852_CMP
  wire $procmux$6851_CMP
  wire $procmux$6850_CMP
  wire $procmux$6847_CMP
  wire $procmux$6846_CMP
  wire $procmux$6845_CMP
  wire $procmux$6844_CMP
  wire $procmux$6843_CMP
  wire $procmux$6840_CMP
  wire $procmux$6839_CMP
  wire $procmux$6838_CMP
  wire $procmux$6837_CMP
  wire $procmux$6836_CMP
  wire $procmux$6833_CMP
  wire $procmux$6832_CMP
  wire $procmux$6831_CMP
  wire $procmux$6830_CMP
  wire $procmux$6829_CMP
  wire $procmux$6826_CMP
  wire $procmux$6825_CMP
  wire $procmux$6824_CMP
  wire $procmux$6823_CMP
  wire $procmux$6822_CMP
  wire $procmux$6819_CMP
  wire $procmux$6818_CMP
  wire $procmux$6817_CMP
  wire $procmux$6816_CMP
  wire $procmux$6815_CMP
  wire $procmux$6812_CMP
  wire $procmux$6811_CMP
  wire $procmux$6810_CMP
  wire $procmux$6809_CMP
  wire $procmux$6808_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[5:4]$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[5:4]$207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[3:2]$203
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[3:2]$202
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[9:8]$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[9:8]$232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[5:4]$223
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[5:4]$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[3:2]$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[3:2]$217
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  wire width 2 $carry[19:18]$258
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  wire width 2 $carry[19:18]$257
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[17:16]$253
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[17:16]$252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[15:14]$248
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[15:14]$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[11:10]$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[11:10]$237
  wire width 3 $99y
  wire width 3 $98y
  wire $97y
  wire $96y
  wire $92y
  wire $91y
  wire width 3 $87y
  wire width 3 $86y
  wire $85y
  wire $84y
  wire width 3 $83y
  wire width 3 $82y
  wire $81y
  wire $80y
  wire width 3 $7y
  wire $76y
  wire $75y
  wire width 3 $71y
  wire width 3 $70y
  wire width 3 $6y
  wire $69y
  wire $68y
  wire width 3 $67y
  wire width 3 $66y
  wire $65y
  wire $64y
  wire $60y
  wire $5y
  wire $59y
  wire width 3 $55y
  wire width 3 $54y
  wire $53y
  wire $52y
  wire width 3 $51y
  wire width 3 $50y
  wire $4y
  wire $49y
  wire $48y
  wire $44y
  wire $43y
  wire width 3 $3y
  wire width 3 $39y
  wire width 3 $38y
  wire $37y
  wire $36y
  wire width 3 $35y
  wire width 3 $355y
  wire width 3 $354y
  wire $353y
  wire $352y
  wire width 3 $351y
  wire width 3 $350y
  wire width 3 $34y
  wire $349y
  wire $348y
  wire width 3 $344y
  wire width 3 $343y
  wire $342y
  wire $341y
  wire width 3 $340y
  wire $33y
  wire width 3 $339y
  wire $338y
  wire $337y
  wire width 3 $333y
  wire width 3 $332y
  wire $331y
  wire $330y
  wire $32y
  wire width 3 $329y
  wire width 3 $328y
  wire $327y
  wire $326y
  wire width 3 $322y
  wire width 3 $321y
  wire $320y
  wire $319y
  wire width 3 $318y
  wire width 3 $317y
  wire $316y
  wire $315y
  wire width 3 $311y
  wire width 3 $310y
  wire $309y
  wire $308y
  wire width 3 $307y
  wire width 3 $306y
  wire $305y
  wire $304y
  wire width 3 $300y
  wire width 3 $2y
  wire width 3 $299y
  wire $298y
  wire $297y
  wire width 3 $296y
  wire width 3 $295y
  wire $294y
  wire $293y
  wire $28y
  wire width 3 $289y
  wire width 3 $288y
  wire $287y
  wire $286y
  wire width 3 $285y
  wire width 3 $284y
  wire $283y
  wire $282y
  wire $27y
  wire width 3 $278y
  wire width 3 $277y
  wire $276y
  wire $275y
  wire width 3 $274y
  wire width 3 $273y
  wire $272y
  wire $271y
  wire width 3 $267y
  wire width 3 $266y
  wire $265y
  wire $264y
  wire width 3 $263y
  wire width 3 $262y
  wire $261y
  wire $260y
  wire width 3 $23y
  wire width 3 $22y
  wire $21y
  wire $20y
  wire $1y
  wire width 3 $19y
  wire $190y
  wire width 3 $18y
  wire $189y
  wire $188y
  wire $187y
  wire $185y
  wire $184y
  wire $183y
  wire $182y
  wire $180y
  wire $17y
  wire $178y
  wire $177y
  wire $176y
  wire $175y
  wire $173y
  wire $172y
  wire $171y
  wire $170y
  wire $16y
  wire $168y
  wire $166y
  wire $165y
  wire $164y
  wire $163y
  wire $161y
  wire $160y
  wire $159y
  wire $158y
  wire $156y
  wire $154y
  wire $153y
  wire $152y
  wire $151y
  wire $149y
  wire $148y
  wire $147y
  wire $146y
  wire $144y
  wire $140y
  wire $139y
  wire width 3 $135y
  wire width 3 $134y
  wire $133y
  wire $132y
  wire width 3 $131y
  wire width 3 $130y
  wire $12y
  wire $129y
  wire $128y
  wire $124y
  wire $123y
  wire $11y
  wire width 3 $119y
  wire width 3 $118y
  wire $117y
  wire $116y
  wire width 3 $115y
  wire width 3 $114y
  wire $113y
  wire $112y
  wire $108y
  wire $107y
  wire width 3 $103y
  wire width 3 $102y
  wire $101y
  wire $100y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7139_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7139_CMP
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7138_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7138_CMP
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7137_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7137_CMP
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7136_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7136_CMP
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7135_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7135_CMP
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7134
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [1:0]
    connect \S { $procmux$7139_CMP $procmux$7138_CMP $procmux$7137_CMP $procmux$7136_CMP $procmux$7135_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7132_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7132_CMP
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7131_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7131_CMP
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7130_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7130_CMP
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7129_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7129_CMP
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7128_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7128_CMP
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7127
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [3:2]
    connect \S { $procmux$7132_CMP $procmux$7131_CMP $procmux$7130_CMP $procmux$7129_CMP $procmux$7128_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7125_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7125_CMP
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7124_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7124_CMP
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7123_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7123_CMP
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7122_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7122_CMP
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7121_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7121_CMP
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7120
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [5:4]
    connect \S { $procmux$7125_CMP $procmux$7124_CMP $procmux$7123_CMP $procmux$7122_CMP $procmux$7121_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7118_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7118_CMP
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7117_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7117_CMP
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7116_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7116_CMP
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7115_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7115_CMP
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7114_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7114_CMP
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7113
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [7:6]
    connect \S { $procmux$7118_CMP $procmux$7117_CMP $procmux$7116_CMP $procmux$7115_CMP $procmux$7114_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7111_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7111_CMP
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7110_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7110_CMP
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7109_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7109_CMP
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7108_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7108_CMP
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7107_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7107_CMP
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7106
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [9:8]
    connect \S { $procmux$7111_CMP $procmux$7110_CMP $procmux$7109_CMP $procmux$7108_CMP $procmux$7107_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7104_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7104_CMP
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7103_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7103_CMP
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7102_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7102_CMP
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7101_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7101_CMP
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7100_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7100_CMP
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7099
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [11:10]
    connect \S { $procmux$7104_CMP $procmux$7103_CMP $procmux$7102_CMP $procmux$7101_CMP $procmux$7100_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7097_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7097_CMP
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7096_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7096_CMP
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7095_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7095_CMP
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7094_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7094_CMP
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7093_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7093_CMP
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7092
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [13:12]
    connect \S { $procmux$7097_CMP $procmux$7096_CMP $procmux$7095_CMP $procmux$7094_CMP $procmux$7093_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7090_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7090_CMP
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7089_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7089_CMP
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7088_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7088_CMP
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7087_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7087_CMP
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7086_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7086_CMP
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7085
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [15:14]
    connect \S { $procmux$7090_CMP $procmux$7089_CMP $procmux$7088_CMP $procmux$7087_CMP $procmux$7086_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7083_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7083_CMP
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7082_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7082_CMP
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7081_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7081_CMP
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7080_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7080_CMP
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7079_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7079_CMP
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7078
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [17:16]
    connect \S { $procmux$7083_CMP $procmux$7082_CMP $procmux$7081_CMP $procmux$7080_CMP $procmux$7079_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7055
    parameter \WIDTH 2
    connect \Y \carry [7:6]
    connect \S \grp_g_pos [0]
    connect \B 2'01
    connect \A $group_carry[3:2]$203
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7051
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$203
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$7048_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7048
    parameter \WIDTH 2
    connect \Y $procmux$7048_Y
    connect \S \grp_g_neg [0]
    connect \B 2'10
    connect \A $group_carry[3:2]$202
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7044
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$202
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$7041_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7041
    parameter \WIDTH 2
    connect \Y $procmux$7041_Y
    connect \S \grp_g_neg [0]
    connect \B 2'x
    connect \A $procmux$7038_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7038
    parameter \WIDTH 2
    connect \Y $procmux$7038_Y
    connect \S \grp_p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7034
    parameter \WIDTH 2
    connect \Y \carry [13:12]
    connect \S \grp_g_pos [1]
    connect \B 2'01
    connect \A $group_carry[5:4]$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7030
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$208
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$7027_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7027
    parameter \WIDTH 2
    connect \Y $procmux$7027_Y
    connect \S \grp_g_neg [1]
    connect \B 2'10
    connect \A $group_carry[5:4]$207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7023
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$207
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$7020_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7020
    parameter \WIDTH 2
    connect \Y $procmux$7020_Y
    connect \S \grp_g_neg [1]
    connect \B 2'x
    connect \A $procmux$7017_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7017
    parameter \WIDTH 2
    connect \Y $procmux$7017_Y
    connect \S \grp_p [1]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7013
    parameter \WIDTH 2
    connect \Y \carry [3:2]
    connect \S \g_pos [0]
    connect \B 2'01
    connect \A $carry[3:2]$218
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7009
    parameter \WIDTH 2
    connect \Y $carry[3:2]$218
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$7006_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7006
    parameter \WIDTH 2
    connect \Y $procmux$7006_Y
    connect \S \g_neg [0]
    connect \B 2'10
    connect \A $carry[3:2]$217
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7002
    parameter \WIDTH 2
    connect \Y $carry[3:2]$217
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$6999_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6999
    parameter \WIDTH 2
    connect \Y $procmux$6999_Y
    connect \S \g_neg [0]
    connect \B 2'x
    connect \A $procmux$6996_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6996
    parameter \WIDTH 2
    connect \Y $procmux$6996_Y
    connect \S \p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6992
    parameter \WIDTH 2
    connect \Y \carry [5:4]
    connect \S \g_pos [1]
    connect \B 2'01
    connect \A $carry[5:4]$223
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6988
    parameter \WIDTH 2
    connect \Y $carry[5:4]$223
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$6985_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6985
    parameter \WIDTH 2
    connect \Y $procmux$6985_Y
    connect \S \g_neg [1]
    connect \B 2'10
    connect \A $carry[5:4]$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6981
    parameter \WIDTH 2
    connect \Y $carry[5:4]$222
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$6978_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6978
    parameter \WIDTH 2
    connect \Y $procmux$6978_Y
    connect \S \g_neg [1]
    connect \B 2'x
    connect \A $procmux$6975_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6975
    parameter \WIDTH 2
    connect \Y $procmux$6975_Y
    connect \S \p [1]
    connect \B \carry [3:2]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6971
    parameter \WIDTH 2
    connect \Y \carry [9:8]
    connect \S \g_pos [3]
    connect \B 2'01
    connect \A $carry[9:8]$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6967
    parameter \WIDTH 2
    connect \Y $carry[9:8]$233
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$6964_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6964
    parameter \WIDTH 2
    connect \Y $procmux$6964_Y
    connect \S \g_neg [3]
    connect \B 2'10
    connect \A $carry[9:8]$232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6960
    parameter \WIDTH 2
    connect \Y $carry[9:8]$232
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$6957_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6957
    parameter \WIDTH 2
    connect \Y $procmux$6957_Y
    connect \S \g_neg [3]
    connect \B 2'x
    connect \A $procmux$6954_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6954
    parameter \WIDTH 2
    connect \Y $procmux$6954_Y
    connect \S \p [3]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6950
    parameter \WIDTH 2
    connect \Y \carry [11:10]
    connect \S \g_pos [4]
    connect \B 2'01
    connect \A $carry[11:10]$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6946
    parameter \WIDTH 2
    connect \Y $carry[11:10]$238
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$6943_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6943
    parameter \WIDTH 2
    connect \Y $procmux$6943_Y
    connect \S \g_neg [4]
    connect \B 2'10
    connect \A $carry[11:10]$237
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6939
    parameter \WIDTH 2
    connect \Y $carry[11:10]$237
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$6936_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6936
    parameter \WIDTH 2
    connect \Y $procmux$6936_Y
    connect \S \g_neg [4]
    connect \B 2'x
    connect \A $procmux$6933_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6933
    parameter \WIDTH 2
    connect \Y $procmux$6933_Y
    connect \S \p [4]
    connect \B \carry [9:8]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6929
    parameter \WIDTH 2
    connect \Y \carry [15:14]
    connect \S \g_pos [6]
    connect \B 2'01
    connect \A $carry[15:14]$248
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6925
    parameter \WIDTH 2
    connect \Y $carry[15:14]$248
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$6922_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6922
    parameter \WIDTH 2
    connect \Y $procmux$6922_Y
    connect \S \g_neg [6]
    connect \B 2'10
    connect \A $carry[15:14]$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6918
    parameter \WIDTH 2
    connect \Y $carry[15:14]$247
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$6915_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6915
    parameter \WIDTH 2
    connect \Y $procmux$6915_Y
    connect \S \g_neg [6]
    connect \B 2'x
    connect \A $procmux$6912_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6912
    parameter \WIDTH 2
    connect \Y $procmux$6912_Y
    connect \S \p [6]
    connect \B \carry [13:12]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6908
    parameter \WIDTH 2
    connect \Y \carry [17:16]
    connect \S \g_pos [7]
    connect \B 2'01
    connect \A $carry[17:16]$253
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6904
    parameter \WIDTH 2
    connect \Y $carry[17:16]$253
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$6901_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6901
    parameter \WIDTH 2
    connect \Y $procmux$6901_Y
    connect \S \g_neg [7]
    connect \B 2'10
    connect \A $carry[17:16]$252
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6897
    parameter \WIDTH 2
    connect \Y $carry[17:16]$252
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$6894_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6894
    parameter \WIDTH 2
    connect \Y $procmux$6894_Y
    connect \S \g_neg [7]
    connect \B 2'x
    connect \A $procmux$6891_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6891
    parameter \WIDTH 2
    connect \Y $procmux$6891_Y
    connect \S \p [7]
    connect \B \carry [15:14]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6887
    parameter \WIDTH 2
    connect \Y \cout
    connect \S \super_g_pos
    connect \B 2'01
    connect \A $carry[19:18]$258
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6883
    parameter \WIDTH 2
    connect \Y $carry[19:18]$258
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$6880_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6880
    parameter \WIDTH 2
    connect \Y $procmux$6880_Y
    connect \S \super_g_neg
    connect \B 2'10
    connect \A $carry[19:18]$257
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6876
    parameter \WIDTH 2
    connect \Y $carry[19:18]$257
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$6873_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6873
    parameter \WIDTH 2
    connect \Y $procmux$6873_Y
    connect \S \super_g_neg
    connect \B 2'x
    connect \A $procmux$6870_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:231.7-231.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6870
    parameter \WIDTH 2
    connect \Y $procmux$6870_Y
    connect \S \super_p
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6868_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6868_CMP
    connect \B 3'110
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6867_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6867_CMP
    connect \B 3'111
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6866_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6866_CMP
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6865_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6865_CMP
    connect \B 3'001
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6864_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6864_CMP
    connect \B 3'010
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6863
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [1:0]
    connect \S { $procmux$6868_CMP $procmux$6867_CMP $procmux$6866_CMP $procmux$6865_CMP $procmux$6864_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6861_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6861_CMP
    connect \B 3'110
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6860_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6860_CMP
    connect \B 3'111
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6859_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6859_CMP
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6858_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6858_CMP
    connect \B 3'001
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6857_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6857_CMP
    connect \B 3'010
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6856
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [3:2]
    connect \S { $procmux$6861_CMP $procmux$6860_CMP $procmux$6859_CMP $procmux$6858_CMP $procmux$6857_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6854_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6854_CMP
    connect \B 3'110
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6853_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6853_CMP
    connect \B 3'111
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6852_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6852_CMP
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6851_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6851_CMP
    connect \B 3'001
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6850_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6850_CMP
    connect \B 3'010
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6849
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [5:4]
    connect \S { $procmux$6854_CMP $procmux$6853_CMP $procmux$6852_CMP $procmux$6851_CMP $procmux$6850_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6847_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6847_CMP
    connect \B 3'110
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6846_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6846_CMP
    connect \B 3'111
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6845_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6845_CMP
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6844_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6844_CMP
    connect \B 3'001
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6843_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6843_CMP
    connect \B 3'010
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6842
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [7:6]
    connect \S { $procmux$6847_CMP $procmux$6846_CMP $procmux$6845_CMP $procmux$6844_CMP $procmux$6843_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6840_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6840_CMP
    connect \B 3'110
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6839_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6839_CMP
    connect \B 3'111
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6838_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6838_CMP
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6837_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6837_CMP
    connect \B 3'001
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6836_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6836_CMP
    connect \B 3'010
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6835
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [9:8]
    connect \S { $procmux$6840_CMP $procmux$6839_CMP $procmux$6838_CMP $procmux$6837_CMP $procmux$6836_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6833_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6833_CMP
    connect \B 3'110
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6832_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6832_CMP
    connect \B 3'111
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6831_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6831_CMP
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6830_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6830_CMP
    connect \B 3'001
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6829_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6829_CMP
    connect \B 3'010
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6828
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [11:10]
    connect \S { $procmux$6833_CMP $procmux$6832_CMP $procmux$6831_CMP $procmux$6830_CMP $procmux$6829_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6826_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6826_CMP
    connect \B 3'110
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6825_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6825_CMP
    connect \B 3'111
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6824_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6824_CMP
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6823_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6823_CMP
    connect \B 3'001
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6822_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6822_CMP
    connect \B 3'010
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6821
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [13:12]
    connect \S { $procmux$6826_CMP $procmux$6825_CMP $procmux$6824_CMP $procmux$6823_CMP $procmux$6822_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6819_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6819_CMP
    connect \B 3'110
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6818_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6818_CMP
    connect \B 3'111
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6817_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6817_CMP
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6816_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6816_CMP
    connect \B 3'001
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6815_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6815_CMP
    connect \B 3'010
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6814
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [15:14]
    connect \S { $procmux$6819_CMP $procmux$6818_CMP $procmux$6817_CMP $procmux$6816_CMP $procmux$6815_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6812_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6812_CMP
    connect \B 3'110
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6811_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6811_CMP
    connect \B 3'111
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6810_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6810_CMP
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6809_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6809_CMP
    connect \B 3'001
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6808_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6808_CMP
    connect \B 3'010
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6807
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [17:16]
    connect \S { $procmux$6812_CMP $procmux$6811_CMP $procmux$6810_CMP $procmux$6809_CMP $procmux$6808_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $99
    parameter \WIDTH 3
    connect \Y $99y
    connect \S $96y
    connect \B 3'001
    connect \A $98y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $98
    parameter \WIDTH 3
    connect \Y $98y
    connect \S $97y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $97y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [5]
    connect \B $92y
    connect \A $91y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $92
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $92y
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $91y
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [5]
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [0]
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [5]
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $88
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[5].ab_sum
    connect \B $87y
    connect \A $83y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $87
    parameter \WIDTH 3
    connect \Y $87y
    connect \S $84y
    connect \B 3'001
    connect \A $86y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $86
    parameter \WIDTH 3
    connect \Y $86y
    connect \S $85y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $85y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $84y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $83
    parameter \WIDTH 3
    connect \Y $83y
    connect \S $80y
    connect \B 3'001
    connect \A $82y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $82
    parameter \WIDTH 3
    connect \Y $82y
    connect \S $81y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $80y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $8
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[0].ab_sum
    connect \B $7y
    connect \A $3y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [4]
    connect \B $76y
    connect \A $75y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $76y
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $75y
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [4]
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $73
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [4]
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $72
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[4].ab_sum
    connect \B $71y
    connect \A $67y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $71
    parameter \WIDTH 3
    connect \Y $71y
    connect \S $68y
    connect \B 3'001
    connect \A $70y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $70
    parameter \WIDTH 3
    connect \Y $70y
    connect \S $69y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $7
    parameter \WIDTH 3
    connect \Y $7y
    connect \S $4y
    connect \B 3'001
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $69y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $68y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $67
    parameter \WIDTH 3
    connect \Y $67y
    connect \S $64y
    connect \B 3'001
    connect \A $66y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $66
    parameter \WIDTH 3
    connect \Y $66y
    connect \S $65y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $64y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [3]
    connect \B $60y
    connect \A $59y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $60y
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $6
    parameter \WIDTH 3
    connect \Y $6y
    connect \S $5y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $59y
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [3]
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [3]
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $56
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[3].ab_sum
    connect \B $55y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $55
    parameter \WIDTH 3
    connect \Y $55y
    connect \S $52y
    connect \B 3'001
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $54
    parameter \WIDTH 3
    connect \Y $54y
    connect \S $53y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $51
    parameter \WIDTH 3
    connect \Y $51y
    connect \S $48y
    connect \B 3'001
    connect \A $50y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $50
    parameter \WIDTH 3
    connect \Y $50y
    connect \S $49y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [2]
    connect \B $44y
    connect \A $43y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $44y
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $43y
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [2]
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [2]
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $40
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[2].ab_sum
    connect \B $39y
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $39
    parameter \WIDTH 3
    connect \Y $39y
    connect \S $36y
    connect \B 3'001
    connect \A $38y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $38
    parameter \WIDTH 3
    connect \Y $38y
    connect \S $37y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $356
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[8].final_sum
    connect \B $355y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $355
    parameter \WIDTH 3
    connect \Y $355y
    connect \S $352y
    connect \B 3'001
    connect \A $354y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $354
    parameter \WIDTH 3
    connect \Y $354y
    connect \S $353y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B 2'10
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $351
    parameter \WIDTH 3
    connect \Y $351y
    connect \S $348y
    connect \B 3'001
    connect \A $350y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $350
    parameter \WIDTH 3
    connect \Y $350y
    connect \S $349y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $35
    parameter \WIDTH 3
    connect \Y $35y
    connect \S $32y
    connect \B 3'001
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $349
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $349y
    connect \B 2'10
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B 2'01
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $345
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[7].final_sum
    connect \B $344y
    connect \A $340y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $344
    parameter \WIDTH 3
    connect \Y $344y
    connect \S $341y
    connect \B 3'001
    connect \A $343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $343
    parameter \WIDTH 3
    connect \Y $343y
    connect \S $342y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $342y
    connect \B 2'10
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $341
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $341y
    connect \B 2'01
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $340
    parameter \WIDTH 3
    connect \Y $340y
    connect \S $337y
    connect \B 3'001
    connect \A $339y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $34
    parameter \WIDTH 3
    connect \Y $34y
    connect \S $33y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $339
    parameter \WIDTH 3
    connect \Y $339y
    connect \S $338y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $338y
    connect \B 2'10
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $337y
    connect \B 2'01
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $334
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[6].final_sum
    connect \B $333y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $333
    parameter \WIDTH 3
    connect \Y $333y
    connect \S $330y
    connect \B 3'001
    connect \A $332y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $332
    parameter \WIDTH 3
    connect \Y $332y
    connect \S $331y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B 2'10
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'01
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $329
    parameter \WIDTH 3
    connect \Y $329y
    connect \S $326y
    connect \B 3'001
    connect \A $328y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $328
    parameter \WIDTH 3
    connect \Y $328y
    connect \S $327y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $327y
    connect \B 2'10
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B 2'01
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $323
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[5].final_sum
    connect \B $322y
    connect \A $318y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $322
    parameter \WIDTH 3
    connect \Y $322y
    connect \S $319y
    connect \B 3'001
    connect \A $321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $321
    parameter \WIDTH 3
    connect \Y $321y
    connect \S $320y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $320y
    connect \B 2'10
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $319
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $319y
    connect \B 2'01
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $318
    parameter \WIDTH 3
    connect \Y $318y
    connect \S $315y
    connect \B 3'001
    connect \A $317y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $317
    parameter \WIDTH 3
    connect \Y $317y
    connect \S $316y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $316y
    connect \B 2'10
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $315
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $315y
    connect \B 2'01
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $312
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[4].final_sum
    connect \B $311y
    connect \A $307y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $311
    parameter \WIDTH 3
    connect \Y $311y
    connect \S $308y
    connect \B 3'001
    connect \A $310y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $310
    parameter \WIDTH 3
    connect \Y $310y
    connect \S $309y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \B 2'10
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $308y
    connect \B 2'01
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $307
    parameter \WIDTH 3
    connect \Y $307y
    connect \S $304y
    connect \B 3'001
    connect \A $306y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $306
    parameter \WIDTH 3
    connect \Y $306y
    connect \S $305y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'10
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $301
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[3].final_sum
    connect \B $300y
    connect \A $296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $300
    parameter \WIDTH 3
    connect \Y $300y
    connect \S $297y
    connect \B 3'001
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $3
    parameter \WIDTH 3
    connect \Y $3y
    connect \S $0y
    connect \B 3'001
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $299
    parameter \WIDTH 3
    connect \Y $299y
    connect \S $298y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $298y
    connect \B 2'10
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $297y
    connect \B 2'01
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $296
    parameter \WIDTH 3
    connect \Y $296y
    connect \S $293y
    connect \B 3'001
    connect \A $295y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $295
    parameter \WIDTH 3
    connect \Y $295y
    connect \S $294y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $294y
    connect \B 2'10
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $293y
    connect \B 2'01
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $290
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[2].final_sum
    connect \B $289y
    connect \A $285y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [1]
    connect \B $28y
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $289
    parameter \WIDTH 3
    connect \Y $289y
    connect \S $286y
    connect \B 3'001
    connect \A $288y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $288
    parameter \WIDTH 3
    connect \Y $288y
    connect \S $287y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \B 2'10
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $286y
    connect \B 2'01
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $285
    parameter \WIDTH 3
    connect \Y $285y
    connect \S $282y
    connect \B 3'001
    connect \A $284y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $284
    parameter \WIDTH 3
    connect \Y $284y
    connect \S $283y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'01
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $28y
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $279
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[1].final_sum
    connect \B $278y
    connect \A $274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $278
    parameter \WIDTH 3
    connect \Y $278y
    connect \S $275y
    connect \B 3'001
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $277
    parameter \WIDTH 3
    connect \Y $277y
    connect \S $276y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $276y
    connect \B 2'10
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $275y
    connect \B 2'01
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $274
    parameter \WIDTH 3
    connect \Y $274y
    connect \S $271y
    connect \B 3'001
    connect \A $273y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $273
    parameter \WIDTH 3
    connect \Y $273y
    connect \S $272y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $272y
    connect \B 2'10
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $271y
    connect \B 2'01
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $27y
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $268
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[0].final_sum
    connect \B $267y
    connect \A $263y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $267
    parameter \WIDTH 3
    connect \Y $267y
    connect \S $264y
    connect \B 3'001
    connect \A $266y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $266
    parameter \WIDTH 3
    connect \Y $266y
    connect \S $265y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $265y
    connect \B 2'10
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B 2'01
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $263
    parameter \WIDTH 3
    connect \Y $263y
    connect \S $260y
    connect \B 3'001
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $262
    parameter \WIDTH 3
    connect \Y $262y
    connect \S $261y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $261
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $261y
    connect \B 2'10
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $260
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $260y
    connect \B 2'01
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [1]
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [1]
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $24
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[1].ab_sum
    connect \B $23y
    connect \A $19y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $23
    parameter \WIDTH 3
    connect \Y $23y
    connect \S $20y
    connect \B 3'001
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $22
    parameter \WIDTH 3
    connect \Y $22y
    connect \S $21y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $2
    parameter \WIDTH 3
    connect \Y $2y
    connect \S $1y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-137.80"
  cell $or $191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_neg
    connect \B $190y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.79"
  cell $and $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B \grp_g_neg [0]
    connect \A $189y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $19
    parameter \WIDTH 3
    connect \Y $19y
    connect \S $16y
    connect \B 3'001
    connect \A $18y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.61"
  cell $and $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-136.66"
  cell $or $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B $187y
    connect \A \grp_g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:136.32-136.65"
  cell $and $187
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $187y
    connect \B \grp_g_neg [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-133.80"
  cell $or $186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_pos
    connect \B $185y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.79"
  cell $and $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B \grp_g_pos [0]
    connect \A $184y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.61"
  cell $and $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-132.66"
  cell $or $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B $182y
    connect \A \grp_g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:132.32-132.65"
  cell $and $182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $182y
    connect \B \grp_g_pos [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.70"
  cell $and $181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_p
    connect \B \grp_p [2]
    connect \A $180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.54"
  cell $and $180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $180y
    connect \B \grp_p [1]
    connect \A \grp_p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $18
    parameter \WIDTH 3
    connect \Y $18y
    connect \S $17y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [2]
    connect \B $178y
    connect \A $176y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $178
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $178y
    connect \B \g_neg [6]
    connect \A $177y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $177y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $176y
    connect \B $175y
    connect \A \g_neg [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $175y
    connect \B \g_neg [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $174
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [2]
    connect \B $173y
    connect \A $171y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $173y
    connect \B \g_pos [6]
    connect \A $172y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $172y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $171y
    connect \B $170y
    connect \A \g_pos [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B \g_pos [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $169
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [2]
    connect \B \p [8]
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $168
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \B \p [7]
    connect \A \p [6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [1]
    connect \B $166y
    connect \A $164y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $166y
    connect \B \g_neg [3]
    connect \A $165y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B $163y
    connect \A \g_neg [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B \g_neg [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [1]
    connect \B $161y
    connect \A $159y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $161y
    connect \B \g_pos [3]
    connect \A $160y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B $158y
    connect \A \g_pos [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B \g_pos [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [1]
    connect \B \p [5]
    connect \A $156y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $156y
    connect \B \p [4]
    connect \A \p [3]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $155
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [0]
    connect \B $154y
    connect \A $152y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $154y
    connect \B \g_neg [0]
    connect \A $153y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $153
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $153y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $152y
    connect \B $151y
    connect \A \g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $151y
    connect \B \g_neg [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [0]
    connect \B $149y
    connect \A $147y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $149y
    connect \B \g_pos [0]
    connect \A $148y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \B $146y
    connect \A \g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \B \g_pos [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [0]
    connect \B \p [2]
    connect \A $144y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $144y
    connect \B \p [1]
    connect \A \p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [8]
    connect \B $140y
    connect \A $139y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $140y
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $139
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $139y
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [8]
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [8]
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $136
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[8].ab_sum
    connect \B $135y
    connect \A $131y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $135
    parameter \WIDTH 3
    connect \Y $135y
    connect \S $132y
    connect \B 3'001
    connect \A $134y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $134
    parameter \WIDTH 3
    connect \Y $134y
    connect \S $133y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $133
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $133y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $132
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $132y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $131
    parameter \WIDTH 3
    connect \Y $131y
    connect \S $128y
    connect \B 3'001
    connect \A $130y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $130
    parameter \WIDTH 3
    connect \Y $130y
    connect \S $129y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [0]
    connect \B $12y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $129y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $128y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [7]
    connect \B $124y
    connect \A $123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $124y
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $123y
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $122
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [7]
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $121
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [7]
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $120
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[7].ab_sum
    connect \B $119y
    connect \A $115y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $12y
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $119
    parameter \WIDTH 3
    connect \Y $119y
    connect \S $116y
    connect \B 3'001
    connect \A $118y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $118
    parameter \WIDTH 3
    connect \Y $118y
    connect \S $117y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $115
    parameter \WIDTH 3
    connect \Y $115y
    connect \S $112y
    connect \B 3'001
    connect \A $114y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $114
    parameter \WIDTH 3
    connect \Y $114y
    connect \S $113y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $11y
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $109
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [6]
    connect \B $108y
    connect \A $107y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $108
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $108y
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $107
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $107y
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [6]
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [6]
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $104
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[6].ab_sum
    connect \B $103y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $103
    parameter \WIDTH 3
    connect \Y $103y
    connect \S $100y
    connect \B 3'001
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $102
    parameter \WIDTH 3
    connect \Y $102y
    connect \S $101y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [0]
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B 2'01
    connect \A \a [1:0]
  end
  connect { \carry [19:18] \carry [1:0] } { \cout \cin }
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:22.8"
module \ternary_cla$ternary_cpu_system.u_cpu.pc_incrementer_1.u_cla
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:123.25"
  wire \super_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:121.25"
  wire \super_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:122.25"
  wire \super_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:30.29"
  wire width 18 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:46.22"
  wire width 18 \partial_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:45.21"
  wire width 9 \p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:92.26"
  wire width 3 \grp_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:90.26"
  wire width 3 \grp_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:91.26"
  wire width 3 \grp_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[8].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[7].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[6].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[5].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[4].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[3].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[2].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[1].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[0].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[8].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[7].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[6].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[5].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[4].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[3].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[2].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[1].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[0].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:43.21"
  wire width 9 \g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:44.21"
  wire width 9 \g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:31.29"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:29.29"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:148.20"
  wire width 20 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:28.29"
  wire width 18 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:27.29"
  wire width 18 input 1 \a
  wire $procmux$7473_CMP
  wire $procmux$7472_CMP
  wire $procmux$7471_CMP
  wire $procmux$7470_CMP
  wire $procmux$7469_CMP
  wire $procmux$7466_CMP
  wire $procmux$7465_CMP
  wire $procmux$7464_CMP
  wire $procmux$7463_CMP
  wire $procmux$7462_CMP
  wire $procmux$7459_CMP
  wire $procmux$7458_CMP
  wire $procmux$7457_CMP
  wire $procmux$7456_CMP
  wire $procmux$7455_CMP
  wire $procmux$7452_CMP
  wire $procmux$7451_CMP
  wire $procmux$7450_CMP
  wire $procmux$7449_CMP
  wire $procmux$7448_CMP
  wire $procmux$7445_CMP
  wire $procmux$7444_CMP
  wire $procmux$7443_CMP
  wire $procmux$7442_CMP
  wire $procmux$7441_CMP
  wire $procmux$7438_CMP
  wire $procmux$7437_CMP
  wire $procmux$7436_CMP
  wire $procmux$7435_CMP
  wire $procmux$7434_CMP
  wire $procmux$7431_CMP
  wire $procmux$7430_CMP
  wire $procmux$7429_CMP
  wire $procmux$7428_CMP
  wire $procmux$7427_CMP
  wire $procmux$7424_CMP
  wire $procmux$7423_CMP
  wire $procmux$7422_CMP
  wire $procmux$7421_CMP
  wire $procmux$7420_CMP
  wire $procmux$7417_CMP
  wire $procmux$7416_CMP
  wire $procmux$7415_CMP
  wire $procmux$7414_CMP
  wire $procmux$7413_CMP
  wire width 2 $procmux$7382_Y
  wire width 2 $procmux$7375_Y
  wire width 2 $procmux$7372_Y
  wire width 2 $procmux$7361_Y
  wire width 2 $procmux$7354_Y
  wire width 2 $procmux$7351_Y
  wire width 2 $procmux$7340_Y
  wire width 2 $procmux$7333_Y
  wire width 2 $procmux$7330_Y
  wire width 2 $procmux$7319_Y
  wire width 2 $procmux$7312_Y
  wire width 2 $procmux$7309_Y
  wire width 2 $procmux$7298_Y
  wire width 2 $procmux$7291_Y
  wire width 2 $procmux$7288_Y
  wire width 2 $procmux$7277_Y
  wire width 2 $procmux$7270_Y
  wire width 2 $procmux$7267_Y
  wire width 2 $procmux$7256_Y
  wire width 2 $procmux$7249_Y
  wire width 2 $procmux$7246_Y
  wire width 2 $procmux$7235_Y
  wire width 2 $procmux$7228_Y
  wire width 2 $procmux$7225_Y
  wire width 2 $procmux$7214_Y
  wire width 2 $procmux$7207_Y
  wire width 2 $procmux$7204_Y
  wire $procmux$7202_CMP
  wire $procmux$7201_CMP
  wire $procmux$7200_CMP
  wire $procmux$7199_CMP
  wire $procmux$7198_CMP
  wire $procmux$7195_CMP
  wire $procmux$7194_CMP
  wire $procmux$7193_CMP
  wire $procmux$7192_CMP
  wire $procmux$7191_CMP
  wire $procmux$7188_CMP
  wire $procmux$7187_CMP
  wire $procmux$7186_CMP
  wire $procmux$7185_CMP
  wire $procmux$7184_CMP
  wire $procmux$7181_CMP
  wire $procmux$7180_CMP
  wire $procmux$7179_CMP
  wire $procmux$7178_CMP
  wire $procmux$7177_CMP
  wire $procmux$7174_CMP
  wire $procmux$7173_CMP
  wire $procmux$7172_CMP
  wire $procmux$7171_CMP
  wire $procmux$7170_CMP
  wire $procmux$7167_CMP
  wire $procmux$7166_CMP
  wire $procmux$7165_CMP
  wire $procmux$7164_CMP
  wire $procmux$7163_CMP
  wire $procmux$7160_CMP
  wire $procmux$7159_CMP
  wire $procmux$7158_CMP
  wire $procmux$7157_CMP
  wire $procmux$7156_CMP
  wire $procmux$7153_CMP
  wire $procmux$7152_CMP
  wire $procmux$7151_CMP
  wire $procmux$7150_CMP
  wire $procmux$7149_CMP
  wire $procmux$7146_CMP
  wire $procmux$7145_CMP
  wire $procmux$7144_CMP
  wire $procmux$7143_CMP
  wire $procmux$7142_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[5:4]$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[5:4]$207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[3:2]$203
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[3:2]$202
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[9:8]$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[9:8]$232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[5:4]$223
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[5:4]$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[3:2]$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[3:2]$217
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  wire width 2 $carry[19:18]$258
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  wire width 2 $carry[19:18]$257
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[17:16]$253
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[17:16]$252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[15:14]$248
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[15:14]$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[11:10]$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[11:10]$237
  wire width 3 $99y
  wire width 3 $98y
  wire $97y
  wire $96y
  wire $92y
  wire $91y
  wire width 3 $87y
  wire width 3 $86y
  wire $85y
  wire $84y
  wire width 3 $83y
  wire width 3 $82y
  wire $81y
  wire $80y
  wire width 3 $7y
  wire $76y
  wire $75y
  wire width 3 $71y
  wire width 3 $70y
  wire width 3 $6y
  wire $69y
  wire $68y
  wire width 3 $67y
  wire width 3 $66y
  wire $65y
  wire $64y
  wire $60y
  wire $5y
  wire $59y
  wire width 3 $55y
  wire width 3 $54y
  wire $53y
  wire $52y
  wire width 3 $51y
  wire width 3 $50y
  wire $4y
  wire $49y
  wire $48y
  wire $44y
  wire $43y
  wire width 3 $3y
  wire width 3 $39y
  wire width 3 $38y
  wire $37y
  wire $36y
  wire width 3 $35y
  wire width 3 $355y
  wire width 3 $354y
  wire $353y
  wire $352y
  wire width 3 $351y
  wire width 3 $350y
  wire width 3 $34y
  wire $349y
  wire $348y
  wire width 3 $344y
  wire width 3 $343y
  wire $342y
  wire $341y
  wire width 3 $340y
  wire $33y
  wire width 3 $339y
  wire $338y
  wire $337y
  wire width 3 $333y
  wire width 3 $332y
  wire $331y
  wire $330y
  wire $32y
  wire width 3 $329y
  wire width 3 $328y
  wire $327y
  wire $326y
  wire width 3 $322y
  wire width 3 $321y
  wire $320y
  wire $319y
  wire width 3 $318y
  wire width 3 $317y
  wire $316y
  wire $315y
  wire width 3 $311y
  wire width 3 $310y
  wire $309y
  wire $308y
  wire width 3 $307y
  wire width 3 $306y
  wire $305y
  wire $304y
  wire width 3 $300y
  wire width 3 $2y
  wire width 3 $299y
  wire $298y
  wire $297y
  wire width 3 $296y
  wire width 3 $295y
  wire $294y
  wire $293y
  wire $28y
  wire width 3 $289y
  wire width 3 $288y
  wire $287y
  wire $286y
  wire width 3 $285y
  wire width 3 $284y
  wire $283y
  wire $282y
  wire $27y
  wire width 3 $278y
  wire width 3 $277y
  wire $276y
  wire $275y
  wire width 3 $274y
  wire width 3 $273y
  wire $272y
  wire $271y
  wire width 3 $267y
  wire width 3 $266y
  wire $265y
  wire $264y
  wire width 3 $263y
  wire width 3 $262y
  wire $261y
  wire $260y
  wire width 3 $23y
  wire width 3 $22y
  wire $21y
  wire $20y
  wire $1y
  wire width 3 $19y
  wire $190y
  wire width 3 $18y
  wire $189y
  wire $188y
  wire $187y
  wire $185y
  wire $184y
  wire $183y
  wire $182y
  wire $180y
  wire $17y
  wire $178y
  wire $177y
  wire $176y
  wire $175y
  wire $173y
  wire $172y
  wire $171y
  wire $170y
  wire $16y
  wire $168y
  wire $166y
  wire $165y
  wire $164y
  wire $163y
  wire $161y
  wire $160y
  wire $159y
  wire $158y
  wire $156y
  wire $154y
  wire $153y
  wire $152y
  wire $151y
  wire $149y
  wire $148y
  wire $147y
  wire $146y
  wire $144y
  wire $140y
  wire $139y
  wire width 3 $135y
  wire width 3 $134y
  wire $133y
  wire $132y
  wire width 3 $131y
  wire width 3 $130y
  wire $12y
  wire $129y
  wire $128y
  wire $124y
  wire $123y
  wire $11y
  wire width 3 $119y
  wire width 3 $118y
  wire $117y
  wire $116y
  wire width 3 $115y
  wire width 3 $114y
  wire $113y
  wire $112y
  wire $108y
  wire $107y
  wire width 3 $103y
  wire width 3 $102y
  wire $101y
  wire $100y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7473_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7473_CMP
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7472_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7472_CMP
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7471_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7471_CMP
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7470_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7470_CMP
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7469_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7469_CMP
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7468
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [1:0]
    connect \S { $procmux$7473_CMP $procmux$7472_CMP $procmux$7471_CMP $procmux$7470_CMP $procmux$7469_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7466_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7466_CMP
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7465_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7465_CMP
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7464_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7464_CMP
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7463_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7463_CMP
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7462_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7462_CMP
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7461
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [3:2]
    connect \S { $procmux$7466_CMP $procmux$7465_CMP $procmux$7464_CMP $procmux$7463_CMP $procmux$7462_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7459_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7459_CMP
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7458_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7458_CMP
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7457_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7457_CMP
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7456_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7456_CMP
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7455_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7455_CMP
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7454
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [5:4]
    connect \S { $procmux$7459_CMP $procmux$7458_CMP $procmux$7457_CMP $procmux$7456_CMP $procmux$7455_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7452_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7452_CMP
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7451_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7451_CMP
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7450_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7450_CMP
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7449_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7449_CMP
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7448_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7448_CMP
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7447
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [7:6]
    connect \S { $procmux$7452_CMP $procmux$7451_CMP $procmux$7450_CMP $procmux$7449_CMP $procmux$7448_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7445_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7445_CMP
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7444_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7444_CMP
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7443_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7443_CMP
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7442_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7442_CMP
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7441_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7441_CMP
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7440
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [9:8]
    connect \S { $procmux$7445_CMP $procmux$7444_CMP $procmux$7443_CMP $procmux$7442_CMP $procmux$7441_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7438_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7438_CMP
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7437_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7437_CMP
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7436_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7436_CMP
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7435_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7435_CMP
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7434_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7434_CMP
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7433
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [11:10]
    connect \S { $procmux$7438_CMP $procmux$7437_CMP $procmux$7436_CMP $procmux$7435_CMP $procmux$7434_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7431_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7431_CMP
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7430_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7430_CMP
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7429_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7429_CMP
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7428_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7428_CMP
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7427_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7427_CMP
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7426
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [13:12]
    connect \S { $procmux$7431_CMP $procmux$7430_CMP $procmux$7429_CMP $procmux$7428_CMP $procmux$7427_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7424_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7424_CMP
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7423_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7423_CMP
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7422_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7422_CMP
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7421_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7421_CMP
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7420_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7420_CMP
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7419
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [15:14]
    connect \S { $procmux$7424_CMP $procmux$7423_CMP $procmux$7422_CMP $procmux$7421_CMP $procmux$7420_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7417_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7417_CMP
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7416_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7416_CMP
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$7415_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7415_CMP
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7414_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7414_CMP
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$7413_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7413_CMP
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$7412
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [17:16]
    connect \S { $procmux$7417_CMP $procmux$7416_CMP $procmux$7415_CMP $procmux$7414_CMP $procmux$7413_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7389
    parameter \WIDTH 2
    connect \Y \carry [7:6]
    connect \S \grp_g_pos [0]
    connect \B 2'01
    connect \A $group_carry[3:2]$203
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7385
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$203
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$7382_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7382
    parameter \WIDTH 2
    connect \Y $procmux$7382_Y
    connect \S \grp_g_neg [0]
    connect \B 2'10
    connect \A $group_carry[3:2]$202
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7378
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$202
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$7375_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7375
    parameter \WIDTH 2
    connect \Y $procmux$7375_Y
    connect \S \grp_g_neg [0]
    connect \B 2'x
    connect \A $procmux$7372_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7372
    parameter \WIDTH 2
    connect \Y $procmux$7372_Y
    connect \S \grp_p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7368
    parameter \WIDTH 2
    connect \Y \carry [13:12]
    connect \S \grp_g_pos [1]
    connect \B 2'01
    connect \A $group_carry[5:4]$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7364
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$208
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$7361_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7361
    parameter \WIDTH 2
    connect \Y $procmux$7361_Y
    connect \S \grp_g_neg [1]
    connect \B 2'10
    connect \A $group_carry[5:4]$207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$7357
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$207
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$7354_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7354
    parameter \WIDTH 2
    connect \Y $procmux$7354_Y
    connect \S \grp_g_neg [1]
    connect \B 2'x
    connect \A $procmux$7351_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$7351
    parameter \WIDTH 2
    connect \Y $procmux$7351_Y
    connect \S \grp_p [1]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7347
    parameter \WIDTH 2
    connect \Y \carry [3:2]
    connect \S \g_pos [0]
    connect \B 2'01
    connect \A $carry[3:2]$218
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7343
    parameter \WIDTH 2
    connect \Y $carry[3:2]$218
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$7340_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7340
    parameter \WIDTH 2
    connect \Y $procmux$7340_Y
    connect \S \g_neg [0]
    connect \B 2'10
    connect \A $carry[3:2]$217
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7336
    parameter \WIDTH 2
    connect \Y $carry[3:2]$217
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$7333_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7333
    parameter \WIDTH 2
    connect \Y $procmux$7333_Y
    connect \S \g_neg [0]
    connect \B 2'x
    connect \A $procmux$7330_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7330
    parameter \WIDTH 2
    connect \Y $procmux$7330_Y
    connect \S \p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7326
    parameter \WIDTH 2
    connect \Y \carry [5:4]
    connect \S \g_pos [1]
    connect \B 2'01
    connect \A $carry[5:4]$223
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7322
    parameter \WIDTH 2
    connect \Y $carry[5:4]$223
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$7319_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7319
    parameter \WIDTH 2
    connect \Y $procmux$7319_Y
    connect \S \g_neg [1]
    connect \B 2'10
    connect \A $carry[5:4]$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7315
    parameter \WIDTH 2
    connect \Y $carry[5:4]$222
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$7312_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7312
    parameter \WIDTH 2
    connect \Y $procmux$7312_Y
    connect \S \g_neg [1]
    connect \B 2'x
    connect \A $procmux$7309_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7309
    parameter \WIDTH 2
    connect \Y $procmux$7309_Y
    connect \S \p [1]
    connect \B \carry [3:2]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7305
    parameter \WIDTH 2
    connect \Y \carry [9:8]
    connect \S \g_pos [3]
    connect \B 2'01
    connect \A $carry[9:8]$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7301
    parameter \WIDTH 2
    connect \Y $carry[9:8]$233
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$7298_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7298
    parameter \WIDTH 2
    connect \Y $procmux$7298_Y
    connect \S \g_neg [3]
    connect \B 2'10
    connect \A $carry[9:8]$232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7294
    parameter \WIDTH 2
    connect \Y $carry[9:8]$232
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$7291_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7291
    parameter \WIDTH 2
    connect \Y $procmux$7291_Y
    connect \S \g_neg [3]
    connect \B 2'x
    connect \A $procmux$7288_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7288
    parameter \WIDTH 2
    connect \Y $procmux$7288_Y
    connect \S \p [3]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7284
    parameter \WIDTH 2
    connect \Y \carry [11:10]
    connect \S \g_pos [4]
    connect \B 2'01
    connect \A $carry[11:10]$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7280
    parameter \WIDTH 2
    connect \Y $carry[11:10]$238
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$7277_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7277
    parameter \WIDTH 2
    connect \Y $procmux$7277_Y
    connect \S \g_neg [4]
    connect \B 2'10
    connect \A $carry[11:10]$237
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7273
    parameter \WIDTH 2
    connect \Y $carry[11:10]$237
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$7270_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7270
    parameter \WIDTH 2
    connect \Y $procmux$7270_Y
    connect \S \g_neg [4]
    connect \B 2'x
    connect \A $procmux$7267_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7267
    parameter \WIDTH 2
    connect \Y $procmux$7267_Y
    connect \S \p [4]
    connect \B \carry [9:8]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7263
    parameter \WIDTH 2
    connect \Y \carry [15:14]
    connect \S \g_pos [6]
    connect \B 2'01
    connect \A $carry[15:14]$248
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7259
    parameter \WIDTH 2
    connect \Y $carry[15:14]$248
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$7256_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7256
    parameter \WIDTH 2
    connect \Y $procmux$7256_Y
    connect \S \g_neg [6]
    connect \B 2'10
    connect \A $carry[15:14]$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7252
    parameter \WIDTH 2
    connect \Y $carry[15:14]$247
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$7249_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7249
    parameter \WIDTH 2
    connect \Y $procmux$7249_Y
    connect \S \g_neg [6]
    connect \B 2'x
    connect \A $procmux$7246_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7246
    parameter \WIDTH 2
    connect \Y $procmux$7246_Y
    connect \S \p [6]
    connect \B \carry [13:12]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7242
    parameter \WIDTH 2
    connect \Y \carry [17:16]
    connect \S \g_pos [7]
    connect \B 2'01
    connect \A $carry[17:16]$253
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7238
    parameter \WIDTH 2
    connect \Y $carry[17:16]$253
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$7235_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7235
    parameter \WIDTH 2
    connect \Y $procmux$7235_Y
    connect \S \g_neg [7]
    connect \B 2'10
    connect \A $carry[17:16]$252
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$7231
    parameter \WIDTH 2
    connect \Y $carry[17:16]$252
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$7228_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7228
    parameter \WIDTH 2
    connect \Y $procmux$7228_Y
    connect \S \g_neg [7]
    connect \B 2'x
    connect \A $procmux$7225_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$7225
    parameter \WIDTH 2
    connect \Y $procmux$7225_Y
    connect \S \p [7]
    connect \B \carry [15:14]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$7221
    parameter \WIDTH 2
    connect \Y \cout
    connect \S \super_g_pos
    connect \B 2'01
    connect \A $carry[19:18]$258
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$7217
    parameter \WIDTH 2
    connect \Y $carry[19:18]$258
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$7214_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$7214
    parameter \WIDTH 2
    connect \Y $procmux$7214_Y
    connect \S \super_g_neg
    connect \B 2'10
    connect \A $carry[19:18]$257
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$7210
    parameter \WIDTH 2
    connect \Y $carry[19:18]$257
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$7207_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$7207
    parameter \WIDTH 2
    connect \Y $procmux$7207_Y
    connect \S \super_g_neg
    connect \B 2'x
    connect \A $procmux$7204_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:231.7-231.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$7204
    parameter \WIDTH 2
    connect \Y $procmux$7204_Y
    connect \S \super_p
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7202_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7202_CMP
    connect \B 3'110
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7201_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7201_CMP
    connect \B 3'111
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7200_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7200_CMP
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7199_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7199_CMP
    connect \B 3'001
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7198_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7198_CMP
    connect \B 3'010
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7197
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [1:0]
    connect \S { $procmux$7202_CMP $procmux$7201_CMP $procmux$7200_CMP $procmux$7199_CMP $procmux$7198_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7195_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7195_CMP
    connect \B 3'110
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7194_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7194_CMP
    connect \B 3'111
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7193_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7193_CMP
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7192_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7192_CMP
    connect \B 3'001
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7191_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7191_CMP
    connect \B 3'010
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7190
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [3:2]
    connect \S { $procmux$7195_CMP $procmux$7194_CMP $procmux$7193_CMP $procmux$7192_CMP $procmux$7191_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7188_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7188_CMP
    connect \B 3'110
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7187_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7187_CMP
    connect \B 3'111
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7186_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7186_CMP
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7185_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7185_CMP
    connect \B 3'001
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7184_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7184_CMP
    connect \B 3'010
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7183
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [5:4]
    connect \S { $procmux$7188_CMP $procmux$7187_CMP $procmux$7186_CMP $procmux$7185_CMP $procmux$7184_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7181_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7181_CMP
    connect \B 3'110
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7180_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7180_CMP
    connect \B 3'111
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7179_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7179_CMP
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7178_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7178_CMP
    connect \B 3'001
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7177_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7177_CMP
    connect \B 3'010
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7176
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [7:6]
    connect \S { $procmux$7181_CMP $procmux$7180_CMP $procmux$7179_CMP $procmux$7178_CMP $procmux$7177_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7174_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7174_CMP
    connect \B 3'110
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7173_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7173_CMP
    connect \B 3'111
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7172_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7172_CMP
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7171_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7171_CMP
    connect \B 3'001
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7170_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7170_CMP
    connect \B 3'010
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7169
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [9:8]
    connect \S { $procmux$7174_CMP $procmux$7173_CMP $procmux$7172_CMP $procmux$7171_CMP $procmux$7170_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7167_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7167_CMP
    connect \B 3'110
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7166_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7166_CMP
    connect \B 3'111
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7165_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7165_CMP
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7164_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7164_CMP
    connect \B 3'001
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7163_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7163_CMP
    connect \B 3'010
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7162
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [11:10]
    connect \S { $procmux$7167_CMP $procmux$7166_CMP $procmux$7165_CMP $procmux$7164_CMP $procmux$7163_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7160_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7160_CMP
    connect \B 3'110
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7159_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7159_CMP
    connect \B 3'111
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7158_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7158_CMP
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7157_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7157_CMP
    connect \B 3'001
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7156_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7156_CMP
    connect \B 3'010
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7155
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [13:12]
    connect \S { $procmux$7160_CMP $procmux$7159_CMP $procmux$7158_CMP $procmux$7157_CMP $procmux$7156_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7153_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7153_CMP
    connect \B 3'110
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7152_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7152_CMP
    connect \B 3'111
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7151_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7151_CMP
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7150_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7150_CMP
    connect \B 3'001
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7149_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7149_CMP
    connect \B 3'010
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7148
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [15:14]
    connect \S { $procmux$7153_CMP $procmux$7152_CMP $procmux$7151_CMP $procmux$7150_CMP $procmux$7149_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7146_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7146_CMP
    connect \B 3'110
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7145_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7145_CMP
    connect \B 3'111
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$7144_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7144_CMP
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7143_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7143_CMP
    connect \B 3'001
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$7142_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7142_CMP
    connect \B 3'010
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$7141
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [17:16]
    connect \S { $procmux$7146_CMP $procmux$7145_CMP $procmux$7144_CMP $procmux$7143_CMP $procmux$7142_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $99
    parameter \WIDTH 3
    connect \Y $99y
    connect \S $96y
    connect \B 3'001
    connect \A $98y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $98
    parameter \WIDTH 3
    connect \Y $98y
    connect \S $97y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $97y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [5]
    connect \B $92y
    connect \A $91y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $92
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $92y
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $91y
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [5]
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [0]
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [5]
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $88
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[5].ab_sum
    connect \B $87y
    connect \A $83y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $87
    parameter \WIDTH 3
    connect \Y $87y
    connect \S $84y
    connect \B 3'001
    connect \A $86y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $86
    parameter \WIDTH 3
    connect \Y $86y
    connect \S $85y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $85y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $84y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $83
    parameter \WIDTH 3
    connect \Y $83y
    connect \S $80y
    connect \B 3'001
    connect \A $82y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $82
    parameter \WIDTH 3
    connect \Y $82y
    connect \S $81y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $80y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $8
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[0].ab_sum
    connect \B $7y
    connect \A $3y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [4]
    connect \B $76y
    connect \A $75y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $76y
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $75y
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [4]
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $73
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [4]
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $72
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[4].ab_sum
    connect \B $71y
    connect \A $67y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $71
    parameter \WIDTH 3
    connect \Y $71y
    connect \S $68y
    connect \B 3'001
    connect \A $70y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $70
    parameter \WIDTH 3
    connect \Y $70y
    connect \S $69y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $7
    parameter \WIDTH 3
    connect \Y $7y
    connect \S $4y
    connect \B 3'001
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $69y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $68y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $67
    parameter \WIDTH 3
    connect \Y $67y
    connect \S $64y
    connect \B 3'001
    connect \A $66y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $66
    parameter \WIDTH 3
    connect \Y $66y
    connect \S $65y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $64y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [3]
    connect \B $60y
    connect \A $59y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $60y
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $6
    parameter \WIDTH 3
    connect \Y $6y
    connect \S $5y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $59y
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [3]
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [3]
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $56
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[3].ab_sum
    connect \B $55y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $55
    parameter \WIDTH 3
    connect \Y $55y
    connect \S $52y
    connect \B 3'001
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $54
    parameter \WIDTH 3
    connect \Y $54y
    connect \S $53y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $51
    parameter \WIDTH 3
    connect \Y $51y
    connect \S $48y
    connect \B 3'001
    connect \A $50y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $50
    parameter \WIDTH 3
    connect \Y $50y
    connect \S $49y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [2]
    connect \B $44y
    connect \A $43y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $44y
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $43y
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [2]
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [2]
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $40
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[2].ab_sum
    connect \B $39y
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $39
    parameter \WIDTH 3
    connect \Y $39y
    connect \S $36y
    connect \B 3'001
    connect \A $38y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $38
    parameter \WIDTH 3
    connect \Y $38y
    connect \S $37y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $356
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[8].final_sum
    connect \B $355y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $355
    parameter \WIDTH 3
    connect \Y $355y
    connect \S $352y
    connect \B 3'001
    connect \A $354y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $354
    parameter \WIDTH 3
    connect \Y $354y
    connect \S $353y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B 2'10
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $351
    parameter \WIDTH 3
    connect \Y $351y
    connect \S $348y
    connect \B 3'001
    connect \A $350y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $350
    parameter \WIDTH 3
    connect \Y $350y
    connect \S $349y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $35
    parameter \WIDTH 3
    connect \Y $35y
    connect \S $32y
    connect \B 3'001
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $349
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $349y
    connect \B 2'10
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B 2'01
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $345
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[7].final_sum
    connect \B $344y
    connect \A $340y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $344
    parameter \WIDTH 3
    connect \Y $344y
    connect \S $341y
    connect \B 3'001
    connect \A $343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $343
    parameter \WIDTH 3
    connect \Y $343y
    connect \S $342y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $342y
    connect \B 2'10
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $341
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $341y
    connect \B 2'01
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $340
    parameter \WIDTH 3
    connect \Y $340y
    connect \S $337y
    connect \B 3'001
    connect \A $339y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $34
    parameter \WIDTH 3
    connect \Y $34y
    connect \S $33y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $339
    parameter \WIDTH 3
    connect \Y $339y
    connect \S $338y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $338y
    connect \B 2'10
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $337y
    connect \B 2'01
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $334
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[6].final_sum
    connect \B $333y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $333
    parameter \WIDTH 3
    connect \Y $333y
    connect \S $330y
    connect \B 3'001
    connect \A $332y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $332
    parameter \WIDTH 3
    connect \Y $332y
    connect \S $331y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B 2'10
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'01
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $329
    parameter \WIDTH 3
    connect \Y $329y
    connect \S $326y
    connect \B 3'001
    connect \A $328y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $328
    parameter \WIDTH 3
    connect \Y $328y
    connect \S $327y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $327y
    connect \B 2'10
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B 2'01
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $323
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[5].final_sum
    connect \B $322y
    connect \A $318y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $322
    parameter \WIDTH 3
    connect \Y $322y
    connect \S $319y
    connect \B 3'001
    connect \A $321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $321
    parameter \WIDTH 3
    connect \Y $321y
    connect \S $320y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $320y
    connect \B 2'10
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $319
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $319y
    connect \B 2'01
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $318
    parameter \WIDTH 3
    connect \Y $318y
    connect \S $315y
    connect \B 3'001
    connect \A $317y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $317
    parameter \WIDTH 3
    connect \Y $317y
    connect \S $316y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $316y
    connect \B 2'10
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $315
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $315y
    connect \B 2'01
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $312
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[4].final_sum
    connect \B $311y
    connect \A $307y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $311
    parameter \WIDTH 3
    connect \Y $311y
    connect \S $308y
    connect \B 3'001
    connect \A $310y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $310
    parameter \WIDTH 3
    connect \Y $310y
    connect \S $309y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \B 2'10
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $308y
    connect \B 2'01
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $307
    parameter \WIDTH 3
    connect \Y $307y
    connect \S $304y
    connect \B 3'001
    connect \A $306y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $306
    parameter \WIDTH 3
    connect \Y $306y
    connect \S $305y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'10
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $301
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[3].final_sum
    connect \B $300y
    connect \A $296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $300
    parameter \WIDTH 3
    connect \Y $300y
    connect \S $297y
    connect \B 3'001
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $3
    parameter \WIDTH 3
    connect \Y $3y
    connect \S $0y
    connect \B 3'001
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $299
    parameter \WIDTH 3
    connect \Y $299y
    connect \S $298y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $298y
    connect \B 2'10
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $297y
    connect \B 2'01
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $296
    parameter \WIDTH 3
    connect \Y $296y
    connect \S $293y
    connect \B 3'001
    connect \A $295y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $295
    parameter \WIDTH 3
    connect \Y $295y
    connect \S $294y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $294y
    connect \B 2'10
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $293y
    connect \B 2'01
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $290
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[2].final_sum
    connect \B $289y
    connect \A $285y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [1]
    connect \B $28y
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $289
    parameter \WIDTH 3
    connect \Y $289y
    connect \S $286y
    connect \B 3'001
    connect \A $288y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $288
    parameter \WIDTH 3
    connect \Y $288y
    connect \S $287y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \B 2'10
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $286y
    connect \B 2'01
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $285
    parameter \WIDTH 3
    connect \Y $285y
    connect \S $282y
    connect \B 3'001
    connect \A $284y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $284
    parameter \WIDTH 3
    connect \Y $284y
    connect \S $283y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'01
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $28y
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $279
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[1].final_sum
    connect \B $278y
    connect \A $274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $278
    parameter \WIDTH 3
    connect \Y $278y
    connect \S $275y
    connect \B 3'001
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $277
    parameter \WIDTH 3
    connect \Y $277y
    connect \S $276y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $276y
    connect \B 2'10
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $275y
    connect \B 2'01
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $274
    parameter \WIDTH 3
    connect \Y $274y
    connect \S $271y
    connect \B 3'001
    connect \A $273y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $273
    parameter \WIDTH 3
    connect \Y $273y
    connect \S $272y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $272y
    connect \B 2'10
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $271y
    connect \B 2'01
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $27y
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $268
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[0].final_sum
    connect \B $267y
    connect \A $263y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $267
    parameter \WIDTH 3
    connect \Y $267y
    connect \S $264y
    connect \B 3'001
    connect \A $266y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $266
    parameter \WIDTH 3
    connect \Y $266y
    connect \S $265y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $265y
    connect \B 2'10
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B 2'01
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $263
    parameter \WIDTH 3
    connect \Y $263y
    connect \S $260y
    connect \B 3'001
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $262
    parameter \WIDTH 3
    connect \Y $262y
    connect \S $261y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $261
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $261y
    connect \B 2'10
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $260
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $260y
    connect \B 2'01
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [1]
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [1]
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $24
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[1].ab_sum
    connect \B $23y
    connect \A $19y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $23
    parameter \WIDTH 3
    connect \Y $23y
    connect \S $20y
    connect \B 3'001
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $22
    parameter \WIDTH 3
    connect \Y $22y
    connect \S $21y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $2
    parameter \WIDTH 3
    connect \Y $2y
    connect \S $1y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-137.80"
  cell $or $191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_neg
    connect \B $190y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.79"
  cell $and $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B \grp_g_neg [0]
    connect \A $189y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $19
    parameter \WIDTH 3
    connect \Y $19y
    connect \S $16y
    connect \B 3'001
    connect \A $18y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.61"
  cell $and $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-136.66"
  cell $or $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B $187y
    connect \A \grp_g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:136.32-136.65"
  cell $and $187
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $187y
    connect \B \grp_g_neg [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-133.80"
  cell $or $186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_pos
    connect \B $185y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.79"
  cell $and $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B \grp_g_pos [0]
    connect \A $184y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.61"
  cell $and $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-132.66"
  cell $or $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B $182y
    connect \A \grp_g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:132.32-132.65"
  cell $and $182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $182y
    connect \B \grp_g_pos [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.70"
  cell $and $181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_p
    connect \B \grp_p [2]
    connect \A $180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.54"
  cell $and $180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $180y
    connect \B \grp_p [1]
    connect \A \grp_p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $18
    parameter \WIDTH 3
    connect \Y $18y
    connect \S $17y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [2]
    connect \B $178y
    connect \A $176y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $178
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $178y
    connect \B \g_neg [6]
    connect \A $177y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $177y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $176y
    connect \B $175y
    connect \A \g_neg [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $175y
    connect \B \g_neg [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $174
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [2]
    connect \B $173y
    connect \A $171y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $173y
    connect \B \g_pos [6]
    connect \A $172y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $172y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $171y
    connect \B $170y
    connect \A \g_pos [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B \g_pos [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $169
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [2]
    connect \B \p [8]
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $168
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \B \p [7]
    connect \A \p [6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [1]
    connect \B $166y
    connect \A $164y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $166y
    connect \B \g_neg [3]
    connect \A $165y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B $163y
    connect \A \g_neg [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B \g_neg [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [1]
    connect \B $161y
    connect \A $159y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $161y
    connect \B \g_pos [3]
    connect \A $160y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B $158y
    connect \A \g_pos [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B \g_pos [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [1]
    connect \B \p [5]
    connect \A $156y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $156y
    connect \B \p [4]
    connect \A \p [3]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $155
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [0]
    connect \B $154y
    connect \A $152y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $154y
    connect \B \g_neg [0]
    connect \A $153y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $153
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $153y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $152y
    connect \B $151y
    connect \A \g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $151y
    connect \B \g_neg [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [0]
    connect \B $149y
    connect \A $147y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $149y
    connect \B \g_pos [0]
    connect \A $148y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \B $146y
    connect \A \g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \B \g_pos [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [0]
    connect \B \p [2]
    connect \A $144y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $144y
    connect \B \p [1]
    connect \A \p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [8]
    connect \B $140y
    connect \A $139y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $140y
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $139
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $139y
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [8]
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [8]
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $136
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[8].ab_sum
    connect \B $135y
    connect \A $131y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $135
    parameter \WIDTH 3
    connect \Y $135y
    connect \S $132y
    connect \B 3'001
    connect \A $134y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $134
    parameter \WIDTH 3
    connect \Y $134y
    connect \S $133y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $133
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $133y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $132
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $132y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $131
    parameter \WIDTH 3
    connect \Y $131y
    connect \S $128y
    connect \B 3'001
    connect \A $130y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $130
    parameter \WIDTH 3
    connect \Y $130y
    connect \S $129y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [0]
    connect \B $12y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $129y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $128y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [7]
    connect \B $124y
    connect \A $123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $124y
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $123y
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $122
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [7]
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $121
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [7]
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $120
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[7].ab_sum
    connect \B $119y
    connect \A $115y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $12y
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $119
    parameter \WIDTH 3
    connect \Y $119y
    connect \S $116y
    connect \B 3'001
    connect \A $118y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $118
    parameter \WIDTH 3
    connect \Y $118y
    connect \S $117y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $115
    parameter \WIDTH 3
    connect \Y $115y
    connect \S $112y
    connect \B 3'001
    connect \A $114y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $114
    parameter \WIDTH 3
    connect \Y $114y
    connect \S $113y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $11y
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $109
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [6]
    connect \B $108y
    connect \A $107y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $108
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $108y
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $107
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $107y
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [6]
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [6]
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $104
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[6].ab_sum
    connect \B $103y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $103
    parameter \WIDTH 3
    connect \Y $103y
    connect \S $100y
    connect \B 3'001
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $102
    parameter \WIDTH 3
    connect \Y $102y
    connect \S $101y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [0]
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B 2'01
    connect \A \a [1:0]
  end
  connect { \carry [19:18] \carry [1:0] } { \cout \cin }
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:22.8"
module \ternary_cla$ternary_cpu_system.u_cpu.branch_adder_b.u_cla
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:123.25"
  wire \super_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:121.25"
  wire \super_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:122.25"
  wire \super_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:30.29"
  wire width 18 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:46.22"
  wire width 18 \partial_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:45.21"
  wire width 9 \p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:92.26"
  wire width 3 \grp_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:90.26"
  wire width 3 \grp_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:91.26"
  wire width 3 \grp_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[8].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[7].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[6].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[5].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[4].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[3].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[2].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[1].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[0].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[8].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[7].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[6].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[5].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[4].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[3].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[2].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[1].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[0].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:43.21"
  wire width 9 \g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:44.21"
  wire width 9 \g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:31.29"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:29.29"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:148.20"
  wire width 20 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:28.29"
  wire width 18 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:27.29"
  wire width 18 input 1 \a
  wire $procmux$6471_CMP
  wire $procmux$6470_CMP
  wire $procmux$6469_CMP
  wire $procmux$6468_CMP
  wire $procmux$6467_CMP
  wire $procmux$6464_CMP
  wire $procmux$6463_CMP
  wire $procmux$6462_CMP
  wire $procmux$6461_CMP
  wire $procmux$6460_CMP
  wire $procmux$6457_CMP
  wire $procmux$6456_CMP
  wire $procmux$6455_CMP
  wire $procmux$6454_CMP
  wire $procmux$6453_CMP
  wire $procmux$6450_CMP
  wire $procmux$6449_CMP
  wire $procmux$6448_CMP
  wire $procmux$6447_CMP
  wire $procmux$6446_CMP
  wire $procmux$6443_CMP
  wire $procmux$6442_CMP
  wire $procmux$6441_CMP
  wire $procmux$6440_CMP
  wire $procmux$6439_CMP
  wire $procmux$6436_CMP
  wire $procmux$6435_CMP
  wire $procmux$6434_CMP
  wire $procmux$6433_CMP
  wire $procmux$6432_CMP
  wire $procmux$6429_CMP
  wire $procmux$6428_CMP
  wire $procmux$6427_CMP
  wire $procmux$6426_CMP
  wire $procmux$6425_CMP
  wire $procmux$6422_CMP
  wire $procmux$6421_CMP
  wire $procmux$6420_CMP
  wire $procmux$6419_CMP
  wire $procmux$6418_CMP
  wire $procmux$6415_CMP
  wire $procmux$6414_CMP
  wire $procmux$6413_CMP
  wire $procmux$6412_CMP
  wire $procmux$6411_CMP
  wire width 2 $procmux$6380_Y
  wire width 2 $procmux$6373_Y
  wire width 2 $procmux$6370_Y
  wire width 2 $procmux$6359_Y
  wire width 2 $procmux$6352_Y
  wire width 2 $procmux$6349_Y
  wire width 2 $procmux$6338_Y
  wire width 2 $procmux$6331_Y
  wire width 2 $procmux$6328_Y
  wire width 2 $procmux$6317_Y
  wire width 2 $procmux$6310_Y
  wire width 2 $procmux$6307_Y
  wire width 2 $procmux$6296_Y
  wire width 2 $procmux$6289_Y
  wire width 2 $procmux$6286_Y
  wire width 2 $procmux$6275_Y
  wire width 2 $procmux$6268_Y
  wire width 2 $procmux$6265_Y
  wire width 2 $procmux$6254_Y
  wire width 2 $procmux$6247_Y
  wire width 2 $procmux$6244_Y
  wire width 2 $procmux$6233_Y
  wire width 2 $procmux$6226_Y
  wire width 2 $procmux$6223_Y
  wire width 2 $procmux$6212_Y
  wire width 2 $procmux$6205_Y
  wire width 2 $procmux$6202_Y
  wire $procmux$6200_CMP
  wire $procmux$6199_CMP
  wire $procmux$6198_CMP
  wire $procmux$6197_CMP
  wire $procmux$6196_CMP
  wire $procmux$6193_CMP
  wire $procmux$6192_CMP
  wire $procmux$6191_CMP
  wire $procmux$6190_CMP
  wire $procmux$6189_CMP
  wire $procmux$6186_CMP
  wire $procmux$6185_CMP
  wire $procmux$6184_CMP
  wire $procmux$6183_CMP
  wire $procmux$6182_CMP
  wire $procmux$6179_CMP
  wire $procmux$6178_CMP
  wire $procmux$6177_CMP
  wire $procmux$6176_CMP
  wire $procmux$6175_CMP
  wire $procmux$6172_CMP
  wire $procmux$6171_CMP
  wire $procmux$6170_CMP
  wire $procmux$6169_CMP
  wire $procmux$6168_CMP
  wire $procmux$6165_CMP
  wire $procmux$6164_CMP
  wire $procmux$6163_CMP
  wire $procmux$6162_CMP
  wire $procmux$6161_CMP
  wire $procmux$6158_CMP
  wire $procmux$6157_CMP
  wire $procmux$6156_CMP
  wire $procmux$6155_CMP
  wire $procmux$6154_CMP
  wire $procmux$6151_CMP
  wire $procmux$6150_CMP
  wire $procmux$6149_CMP
  wire $procmux$6148_CMP
  wire $procmux$6147_CMP
  wire $procmux$6144_CMP
  wire $procmux$6143_CMP
  wire $procmux$6142_CMP
  wire $procmux$6141_CMP
  wire $procmux$6140_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[5:4]$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[5:4]$207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[3:2]$203
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[3:2]$202
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[9:8]$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[9:8]$232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[5:4]$223
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[5:4]$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[3:2]$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[3:2]$217
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  wire width 2 $carry[19:18]$258
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  wire width 2 $carry[19:18]$257
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[17:16]$253
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[17:16]$252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[15:14]$248
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[15:14]$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[11:10]$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[11:10]$237
  wire width 3 $99y
  wire width 3 $98y
  wire $97y
  wire $96y
  wire $92y
  wire $91y
  wire width 3 $87y
  wire width 3 $86y
  wire $85y
  wire $84y
  wire width 3 $83y
  wire width 3 $82y
  wire $81y
  wire $80y
  wire width 3 $7y
  wire $76y
  wire $75y
  wire width 3 $71y
  wire width 3 $70y
  wire width 3 $6y
  wire $69y
  wire $68y
  wire width 3 $67y
  wire width 3 $66y
  wire $65y
  wire $64y
  wire $60y
  wire $5y
  wire $59y
  wire width 3 $55y
  wire width 3 $54y
  wire $53y
  wire $52y
  wire width 3 $51y
  wire width 3 $50y
  wire $4y
  wire $49y
  wire $48y
  wire $44y
  wire $43y
  wire width 3 $3y
  wire width 3 $39y
  wire width 3 $38y
  wire $37y
  wire $36y
  wire width 3 $35y
  wire width 3 $355y
  wire width 3 $354y
  wire $353y
  wire $352y
  wire width 3 $351y
  wire width 3 $350y
  wire width 3 $34y
  wire $349y
  wire $348y
  wire width 3 $344y
  wire width 3 $343y
  wire $342y
  wire $341y
  wire width 3 $340y
  wire $33y
  wire width 3 $339y
  wire $338y
  wire $337y
  wire width 3 $333y
  wire width 3 $332y
  wire $331y
  wire $330y
  wire $32y
  wire width 3 $329y
  wire width 3 $328y
  wire $327y
  wire $326y
  wire width 3 $322y
  wire width 3 $321y
  wire $320y
  wire $319y
  wire width 3 $318y
  wire width 3 $317y
  wire $316y
  wire $315y
  wire width 3 $311y
  wire width 3 $310y
  wire $309y
  wire $308y
  wire width 3 $307y
  wire width 3 $306y
  wire $305y
  wire $304y
  wire width 3 $300y
  wire width 3 $2y
  wire width 3 $299y
  wire $298y
  wire $297y
  wire width 3 $296y
  wire width 3 $295y
  wire $294y
  wire $293y
  wire $28y
  wire width 3 $289y
  wire width 3 $288y
  wire $287y
  wire $286y
  wire width 3 $285y
  wire width 3 $284y
  wire $283y
  wire $282y
  wire $27y
  wire width 3 $278y
  wire width 3 $277y
  wire $276y
  wire $275y
  wire width 3 $274y
  wire width 3 $273y
  wire $272y
  wire $271y
  wire width 3 $267y
  wire width 3 $266y
  wire $265y
  wire $264y
  wire width 3 $263y
  wire width 3 $262y
  wire $261y
  wire $260y
  wire width 3 $23y
  wire width 3 $22y
  wire $21y
  wire $20y
  wire $1y
  wire width 3 $19y
  wire $190y
  wire width 3 $18y
  wire $189y
  wire $188y
  wire $187y
  wire $185y
  wire $184y
  wire $183y
  wire $182y
  wire $180y
  wire $17y
  wire $178y
  wire $177y
  wire $176y
  wire $175y
  wire $173y
  wire $172y
  wire $171y
  wire $170y
  wire $16y
  wire $168y
  wire $166y
  wire $165y
  wire $164y
  wire $163y
  wire $161y
  wire $160y
  wire $159y
  wire $158y
  wire $156y
  wire $154y
  wire $153y
  wire $152y
  wire $151y
  wire $149y
  wire $148y
  wire $147y
  wire $146y
  wire $144y
  wire $140y
  wire $139y
  wire width 3 $135y
  wire width 3 $134y
  wire $133y
  wire $132y
  wire width 3 $131y
  wire width 3 $130y
  wire $12y
  wire $129y
  wire $128y
  wire $124y
  wire $123y
  wire $11y
  wire width 3 $119y
  wire width 3 $118y
  wire $117y
  wire $116y
  wire width 3 $115y
  wire width 3 $114y
  wire $113y
  wire $112y
  wire $108y
  wire $107y
  wire width 3 $103y
  wire width 3 $102y
  wire $101y
  wire $100y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6471_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6471_CMP
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6470_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6470_CMP
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6469_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6469_CMP
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6468_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6468_CMP
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6467_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6467_CMP
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6466
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [1:0]
    connect \S { $procmux$6471_CMP $procmux$6470_CMP $procmux$6469_CMP $procmux$6468_CMP $procmux$6467_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6464_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6464_CMP
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6463_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6463_CMP
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6462_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6462_CMP
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6461_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6461_CMP
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6460_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6460_CMP
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6459
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [3:2]
    connect \S { $procmux$6464_CMP $procmux$6463_CMP $procmux$6462_CMP $procmux$6461_CMP $procmux$6460_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6457_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6457_CMP
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6456_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6456_CMP
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6455_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6455_CMP
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6454_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6454_CMP
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6453_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6453_CMP
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6452
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [5:4]
    connect \S { $procmux$6457_CMP $procmux$6456_CMP $procmux$6455_CMP $procmux$6454_CMP $procmux$6453_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6450_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6450_CMP
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6449_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6449_CMP
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6448_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6448_CMP
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6447_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6447_CMP
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6446_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6446_CMP
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6445
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [7:6]
    connect \S { $procmux$6450_CMP $procmux$6449_CMP $procmux$6448_CMP $procmux$6447_CMP $procmux$6446_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6443_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6443_CMP
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6442_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6442_CMP
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6441_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6441_CMP
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6440_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6440_CMP
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6439_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6439_CMP
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6438
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [9:8]
    connect \S { $procmux$6443_CMP $procmux$6442_CMP $procmux$6441_CMP $procmux$6440_CMP $procmux$6439_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6436_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6436_CMP
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6435_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6435_CMP
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6434_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6434_CMP
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6433_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6433_CMP
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6432_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6432_CMP
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6431
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [11:10]
    connect \S { $procmux$6436_CMP $procmux$6435_CMP $procmux$6434_CMP $procmux$6433_CMP $procmux$6432_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6429_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6429_CMP
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6428_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6428_CMP
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6427_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6427_CMP
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6426_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6426_CMP
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6425_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6425_CMP
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6424
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [13:12]
    connect \S { $procmux$6429_CMP $procmux$6428_CMP $procmux$6427_CMP $procmux$6426_CMP $procmux$6425_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6422_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6422_CMP
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6421_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6421_CMP
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6420_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6420_CMP
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6419_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6419_CMP
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6418_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6418_CMP
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6417
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [15:14]
    connect \S { $procmux$6422_CMP $procmux$6421_CMP $procmux$6420_CMP $procmux$6419_CMP $procmux$6418_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6415_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6415_CMP
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6414_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6414_CMP
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6413_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6413_CMP
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6412_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6412_CMP
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6411_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6411_CMP
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6410
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [17:16]
    connect \S { $procmux$6415_CMP $procmux$6414_CMP $procmux$6413_CMP $procmux$6412_CMP $procmux$6411_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6387
    parameter \WIDTH 2
    connect \Y \carry [7:6]
    connect \S \grp_g_pos [0]
    connect \B 2'01
    connect \A $group_carry[3:2]$203
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6383
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$203
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$6380_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6380
    parameter \WIDTH 2
    connect \Y $procmux$6380_Y
    connect \S \grp_g_neg [0]
    connect \B 2'10
    connect \A $group_carry[3:2]$202
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6376
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$202
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$6373_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6373
    parameter \WIDTH 2
    connect \Y $procmux$6373_Y
    connect \S \grp_g_neg [0]
    connect \B 2'x
    connect \A $procmux$6370_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6370
    parameter \WIDTH 2
    connect \Y $procmux$6370_Y
    connect \S \grp_p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6366
    parameter \WIDTH 2
    connect \Y \carry [13:12]
    connect \S \grp_g_pos [1]
    connect \B 2'01
    connect \A $group_carry[5:4]$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6362
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$208
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$6359_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6359
    parameter \WIDTH 2
    connect \Y $procmux$6359_Y
    connect \S \grp_g_neg [1]
    connect \B 2'10
    connect \A $group_carry[5:4]$207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6355
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$207
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$6352_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6352
    parameter \WIDTH 2
    connect \Y $procmux$6352_Y
    connect \S \grp_g_neg [1]
    connect \B 2'x
    connect \A $procmux$6349_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6349
    parameter \WIDTH 2
    connect \Y $procmux$6349_Y
    connect \S \grp_p [1]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6345
    parameter \WIDTH 2
    connect \Y \carry [3:2]
    connect \S \g_pos [0]
    connect \B 2'01
    connect \A $carry[3:2]$218
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6341
    parameter \WIDTH 2
    connect \Y $carry[3:2]$218
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$6338_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6338
    parameter \WIDTH 2
    connect \Y $procmux$6338_Y
    connect \S \g_neg [0]
    connect \B 2'10
    connect \A $carry[3:2]$217
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6334
    parameter \WIDTH 2
    connect \Y $carry[3:2]$217
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$6331_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6331
    parameter \WIDTH 2
    connect \Y $procmux$6331_Y
    connect \S \g_neg [0]
    connect \B 2'x
    connect \A $procmux$6328_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6328
    parameter \WIDTH 2
    connect \Y $procmux$6328_Y
    connect \S \p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6324
    parameter \WIDTH 2
    connect \Y \carry [5:4]
    connect \S \g_pos [1]
    connect \B 2'01
    connect \A $carry[5:4]$223
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6320
    parameter \WIDTH 2
    connect \Y $carry[5:4]$223
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$6317_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6317
    parameter \WIDTH 2
    connect \Y $procmux$6317_Y
    connect \S \g_neg [1]
    connect \B 2'10
    connect \A $carry[5:4]$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6313
    parameter \WIDTH 2
    connect \Y $carry[5:4]$222
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$6310_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6310
    parameter \WIDTH 2
    connect \Y $procmux$6310_Y
    connect \S \g_neg [1]
    connect \B 2'x
    connect \A $procmux$6307_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6307
    parameter \WIDTH 2
    connect \Y $procmux$6307_Y
    connect \S \p [1]
    connect \B \carry [3:2]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6303
    parameter \WIDTH 2
    connect \Y \carry [9:8]
    connect \S \g_pos [3]
    connect \B 2'01
    connect \A $carry[9:8]$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6299
    parameter \WIDTH 2
    connect \Y $carry[9:8]$233
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$6296_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6296
    parameter \WIDTH 2
    connect \Y $procmux$6296_Y
    connect \S \g_neg [3]
    connect \B 2'10
    connect \A $carry[9:8]$232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6292
    parameter \WIDTH 2
    connect \Y $carry[9:8]$232
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$6289_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6289
    parameter \WIDTH 2
    connect \Y $procmux$6289_Y
    connect \S \g_neg [3]
    connect \B 2'x
    connect \A $procmux$6286_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6286
    parameter \WIDTH 2
    connect \Y $procmux$6286_Y
    connect \S \p [3]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6282
    parameter \WIDTH 2
    connect \Y \carry [11:10]
    connect \S \g_pos [4]
    connect \B 2'01
    connect \A $carry[11:10]$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6278
    parameter \WIDTH 2
    connect \Y $carry[11:10]$238
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$6275_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6275
    parameter \WIDTH 2
    connect \Y $procmux$6275_Y
    connect \S \g_neg [4]
    connect \B 2'10
    connect \A $carry[11:10]$237
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6271
    parameter \WIDTH 2
    connect \Y $carry[11:10]$237
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$6268_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6268
    parameter \WIDTH 2
    connect \Y $procmux$6268_Y
    connect \S \g_neg [4]
    connect \B 2'x
    connect \A $procmux$6265_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6265
    parameter \WIDTH 2
    connect \Y $procmux$6265_Y
    connect \S \p [4]
    connect \B \carry [9:8]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6261
    parameter \WIDTH 2
    connect \Y \carry [15:14]
    connect \S \g_pos [6]
    connect \B 2'01
    connect \A $carry[15:14]$248
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6257
    parameter \WIDTH 2
    connect \Y $carry[15:14]$248
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$6254_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6254
    parameter \WIDTH 2
    connect \Y $procmux$6254_Y
    connect \S \g_neg [6]
    connect \B 2'10
    connect \A $carry[15:14]$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6250
    parameter \WIDTH 2
    connect \Y $carry[15:14]$247
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$6247_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6247
    parameter \WIDTH 2
    connect \Y $procmux$6247_Y
    connect \S \g_neg [6]
    connect \B 2'x
    connect \A $procmux$6244_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6244
    parameter \WIDTH 2
    connect \Y $procmux$6244_Y
    connect \S \p [6]
    connect \B \carry [13:12]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6240
    parameter \WIDTH 2
    connect \Y \carry [17:16]
    connect \S \g_pos [7]
    connect \B 2'01
    connect \A $carry[17:16]$253
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6236
    parameter \WIDTH 2
    connect \Y $carry[17:16]$253
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$6233_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6233
    parameter \WIDTH 2
    connect \Y $procmux$6233_Y
    connect \S \g_neg [7]
    connect \B 2'10
    connect \A $carry[17:16]$252
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6229
    parameter \WIDTH 2
    connect \Y $carry[17:16]$252
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$6226_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6226
    parameter \WIDTH 2
    connect \Y $procmux$6226_Y
    connect \S \g_neg [7]
    connect \B 2'x
    connect \A $procmux$6223_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6223
    parameter \WIDTH 2
    connect \Y $procmux$6223_Y
    connect \S \p [7]
    connect \B \carry [15:14]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6219
    parameter \WIDTH 2
    connect \Y \cout
    connect \S \super_g_pos
    connect \B 2'01
    connect \A $carry[19:18]$258
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6215
    parameter \WIDTH 2
    connect \Y $carry[19:18]$258
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$6212_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6212
    parameter \WIDTH 2
    connect \Y $procmux$6212_Y
    connect \S \super_g_neg
    connect \B 2'10
    connect \A $carry[19:18]$257
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6208
    parameter \WIDTH 2
    connect \Y $carry[19:18]$257
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$6205_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6205
    parameter \WIDTH 2
    connect \Y $procmux$6205_Y
    connect \S \super_g_neg
    connect \B 2'x
    connect \A $procmux$6202_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:231.7-231.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6202
    parameter \WIDTH 2
    connect \Y $procmux$6202_Y
    connect \S \super_p
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6200_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6200_CMP
    connect \B 3'110
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6199_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6199_CMP
    connect \B 3'111
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6198_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6198_CMP
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6197_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6197_CMP
    connect \B 3'001
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6196_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6196_CMP
    connect \B 3'010
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6195
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [1:0]
    connect \S { $procmux$6200_CMP $procmux$6199_CMP $procmux$6198_CMP $procmux$6197_CMP $procmux$6196_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6193_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6193_CMP
    connect \B 3'110
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6192_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6192_CMP
    connect \B 3'111
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6191_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6191_CMP
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6190_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6190_CMP
    connect \B 3'001
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6189_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6189_CMP
    connect \B 3'010
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6188
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [3:2]
    connect \S { $procmux$6193_CMP $procmux$6192_CMP $procmux$6191_CMP $procmux$6190_CMP $procmux$6189_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6186_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6186_CMP
    connect \B 3'110
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6185_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6185_CMP
    connect \B 3'111
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6184_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6184_CMP
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6183_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6183_CMP
    connect \B 3'001
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6182_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6182_CMP
    connect \B 3'010
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6181
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [5:4]
    connect \S { $procmux$6186_CMP $procmux$6185_CMP $procmux$6184_CMP $procmux$6183_CMP $procmux$6182_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6179_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6179_CMP
    connect \B 3'110
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6178_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6178_CMP
    connect \B 3'111
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6177_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6177_CMP
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6176_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6176_CMP
    connect \B 3'001
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6175_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6175_CMP
    connect \B 3'010
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6174
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [7:6]
    connect \S { $procmux$6179_CMP $procmux$6178_CMP $procmux$6177_CMP $procmux$6176_CMP $procmux$6175_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6172_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6172_CMP
    connect \B 3'110
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6171_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6171_CMP
    connect \B 3'111
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6170_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6170_CMP
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6169_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6169_CMP
    connect \B 3'001
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6168_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6168_CMP
    connect \B 3'010
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6167
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [9:8]
    connect \S { $procmux$6172_CMP $procmux$6171_CMP $procmux$6170_CMP $procmux$6169_CMP $procmux$6168_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6165_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6165_CMP
    connect \B 3'110
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6164_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6164_CMP
    connect \B 3'111
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6163_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6163_CMP
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6162_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6162_CMP
    connect \B 3'001
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6161_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6161_CMP
    connect \B 3'010
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6160
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [11:10]
    connect \S { $procmux$6165_CMP $procmux$6164_CMP $procmux$6163_CMP $procmux$6162_CMP $procmux$6161_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6158_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6158_CMP
    connect \B 3'110
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6157_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6157_CMP
    connect \B 3'111
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6156_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6156_CMP
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6155_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6155_CMP
    connect \B 3'001
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6154_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6154_CMP
    connect \B 3'010
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6153
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [13:12]
    connect \S { $procmux$6158_CMP $procmux$6157_CMP $procmux$6156_CMP $procmux$6155_CMP $procmux$6154_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6151_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6151_CMP
    connect \B 3'110
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6150_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6150_CMP
    connect \B 3'111
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6149_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6149_CMP
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6148_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6148_CMP
    connect \B 3'001
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6147_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6147_CMP
    connect \B 3'010
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6146
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [15:14]
    connect \S { $procmux$6151_CMP $procmux$6150_CMP $procmux$6149_CMP $procmux$6148_CMP $procmux$6147_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6144_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6144_CMP
    connect \B 3'110
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6143_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6143_CMP
    connect \B 3'111
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6142_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6142_CMP
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6141_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6141_CMP
    connect \B 3'001
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6140_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6140_CMP
    connect \B 3'010
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6139
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [17:16]
    connect \S { $procmux$6144_CMP $procmux$6143_CMP $procmux$6142_CMP $procmux$6141_CMP $procmux$6140_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $99
    parameter \WIDTH 3
    connect \Y $99y
    connect \S $96y
    connect \B 3'001
    connect \A $98y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $98
    parameter \WIDTH 3
    connect \Y $98y
    connect \S $97y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $97y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [5]
    connect \B $92y
    connect \A $91y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $92
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $92y
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $91y
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [5]
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [0]
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [5]
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $88
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[5].ab_sum
    connect \B $87y
    connect \A $83y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $87
    parameter \WIDTH 3
    connect \Y $87y
    connect \S $84y
    connect \B 3'001
    connect \A $86y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $86
    parameter \WIDTH 3
    connect \Y $86y
    connect \S $85y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $85y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $84y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $83
    parameter \WIDTH 3
    connect \Y $83y
    connect \S $80y
    connect \B 3'001
    connect \A $82y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $82
    parameter \WIDTH 3
    connect \Y $82y
    connect \S $81y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $80y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $8
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[0].ab_sum
    connect \B $7y
    connect \A $3y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [4]
    connect \B $76y
    connect \A $75y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $76y
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $75y
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [4]
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $73
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [4]
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $72
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[4].ab_sum
    connect \B $71y
    connect \A $67y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $71
    parameter \WIDTH 3
    connect \Y $71y
    connect \S $68y
    connect \B 3'001
    connect \A $70y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $70
    parameter \WIDTH 3
    connect \Y $70y
    connect \S $69y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $7
    parameter \WIDTH 3
    connect \Y $7y
    connect \S $4y
    connect \B 3'001
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $69y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $68y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $67
    parameter \WIDTH 3
    connect \Y $67y
    connect \S $64y
    connect \B 3'001
    connect \A $66y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $66
    parameter \WIDTH 3
    connect \Y $66y
    connect \S $65y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $64y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [3]
    connect \B $60y
    connect \A $59y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $60y
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $6
    parameter \WIDTH 3
    connect \Y $6y
    connect \S $5y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $59y
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [3]
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [3]
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $56
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[3].ab_sum
    connect \B $55y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $55
    parameter \WIDTH 3
    connect \Y $55y
    connect \S $52y
    connect \B 3'001
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $54
    parameter \WIDTH 3
    connect \Y $54y
    connect \S $53y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $51
    parameter \WIDTH 3
    connect \Y $51y
    connect \S $48y
    connect \B 3'001
    connect \A $50y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $50
    parameter \WIDTH 3
    connect \Y $50y
    connect \S $49y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [2]
    connect \B $44y
    connect \A $43y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $44y
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $43y
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [2]
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [2]
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $40
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[2].ab_sum
    connect \B $39y
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $39
    parameter \WIDTH 3
    connect \Y $39y
    connect \S $36y
    connect \B 3'001
    connect \A $38y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $38
    parameter \WIDTH 3
    connect \Y $38y
    connect \S $37y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $356
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[8].final_sum
    connect \B $355y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $355
    parameter \WIDTH 3
    connect \Y $355y
    connect \S $352y
    connect \B 3'001
    connect \A $354y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $354
    parameter \WIDTH 3
    connect \Y $354y
    connect \S $353y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B 2'10
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $351
    parameter \WIDTH 3
    connect \Y $351y
    connect \S $348y
    connect \B 3'001
    connect \A $350y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $350
    parameter \WIDTH 3
    connect \Y $350y
    connect \S $349y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $35
    parameter \WIDTH 3
    connect \Y $35y
    connect \S $32y
    connect \B 3'001
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $349
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $349y
    connect \B 2'10
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B 2'01
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $345
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[7].final_sum
    connect \B $344y
    connect \A $340y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $344
    parameter \WIDTH 3
    connect \Y $344y
    connect \S $341y
    connect \B 3'001
    connect \A $343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $343
    parameter \WIDTH 3
    connect \Y $343y
    connect \S $342y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $342y
    connect \B 2'10
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $341
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $341y
    connect \B 2'01
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $340
    parameter \WIDTH 3
    connect \Y $340y
    connect \S $337y
    connect \B 3'001
    connect \A $339y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $34
    parameter \WIDTH 3
    connect \Y $34y
    connect \S $33y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $339
    parameter \WIDTH 3
    connect \Y $339y
    connect \S $338y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $338y
    connect \B 2'10
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $337y
    connect \B 2'01
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $334
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[6].final_sum
    connect \B $333y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $333
    parameter \WIDTH 3
    connect \Y $333y
    connect \S $330y
    connect \B 3'001
    connect \A $332y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $332
    parameter \WIDTH 3
    connect \Y $332y
    connect \S $331y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B 2'10
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'01
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $329
    parameter \WIDTH 3
    connect \Y $329y
    connect \S $326y
    connect \B 3'001
    connect \A $328y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $328
    parameter \WIDTH 3
    connect \Y $328y
    connect \S $327y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $327y
    connect \B 2'10
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B 2'01
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $323
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[5].final_sum
    connect \B $322y
    connect \A $318y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $322
    parameter \WIDTH 3
    connect \Y $322y
    connect \S $319y
    connect \B 3'001
    connect \A $321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $321
    parameter \WIDTH 3
    connect \Y $321y
    connect \S $320y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $320y
    connect \B 2'10
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $319
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $319y
    connect \B 2'01
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $318
    parameter \WIDTH 3
    connect \Y $318y
    connect \S $315y
    connect \B 3'001
    connect \A $317y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $317
    parameter \WIDTH 3
    connect \Y $317y
    connect \S $316y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $316y
    connect \B 2'10
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $315
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $315y
    connect \B 2'01
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $312
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[4].final_sum
    connect \B $311y
    connect \A $307y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $311
    parameter \WIDTH 3
    connect \Y $311y
    connect \S $308y
    connect \B 3'001
    connect \A $310y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $310
    parameter \WIDTH 3
    connect \Y $310y
    connect \S $309y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \B 2'10
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $308y
    connect \B 2'01
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $307
    parameter \WIDTH 3
    connect \Y $307y
    connect \S $304y
    connect \B 3'001
    connect \A $306y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $306
    parameter \WIDTH 3
    connect \Y $306y
    connect \S $305y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'10
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $301
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[3].final_sum
    connect \B $300y
    connect \A $296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $300
    parameter \WIDTH 3
    connect \Y $300y
    connect \S $297y
    connect \B 3'001
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $3
    parameter \WIDTH 3
    connect \Y $3y
    connect \S $0y
    connect \B 3'001
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $299
    parameter \WIDTH 3
    connect \Y $299y
    connect \S $298y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $298y
    connect \B 2'10
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $297y
    connect \B 2'01
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $296
    parameter \WIDTH 3
    connect \Y $296y
    connect \S $293y
    connect \B 3'001
    connect \A $295y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $295
    parameter \WIDTH 3
    connect \Y $295y
    connect \S $294y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $294y
    connect \B 2'10
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $293y
    connect \B 2'01
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $290
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[2].final_sum
    connect \B $289y
    connect \A $285y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [1]
    connect \B $28y
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $289
    parameter \WIDTH 3
    connect \Y $289y
    connect \S $286y
    connect \B 3'001
    connect \A $288y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $288
    parameter \WIDTH 3
    connect \Y $288y
    connect \S $287y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \B 2'10
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $286y
    connect \B 2'01
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $285
    parameter \WIDTH 3
    connect \Y $285y
    connect \S $282y
    connect \B 3'001
    connect \A $284y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $284
    parameter \WIDTH 3
    connect \Y $284y
    connect \S $283y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'01
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $28y
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $279
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[1].final_sum
    connect \B $278y
    connect \A $274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $278
    parameter \WIDTH 3
    connect \Y $278y
    connect \S $275y
    connect \B 3'001
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $277
    parameter \WIDTH 3
    connect \Y $277y
    connect \S $276y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $276y
    connect \B 2'10
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $275y
    connect \B 2'01
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $274
    parameter \WIDTH 3
    connect \Y $274y
    connect \S $271y
    connect \B 3'001
    connect \A $273y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $273
    parameter \WIDTH 3
    connect \Y $273y
    connect \S $272y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $272y
    connect \B 2'10
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $271y
    connect \B 2'01
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $27y
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $268
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[0].final_sum
    connect \B $267y
    connect \A $263y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $267
    parameter \WIDTH 3
    connect \Y $267y
    connect \S $264y
    connect \B 3'001
    connect \A $266y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $266
    parameter \WIDTH 3
    connect \Y $266y
    connect \S $265y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $265y
    connect \B 2'10
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B 2'01
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $263
    parameter \WIDTH 3
    connect \Y $263y
    connect \S $260y
    connect \B 3'001
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $262
    parameter \WIDTH 3
    connect \Y $262y
    connect \S $261y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $261
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $261y
    connect \B 2'10
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $260
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $260y
    connect \B 2'01
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [1]
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [1]
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $24
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[1].ab_sum
    connect \B $23y
    connect \A $19y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $23
    parameter \WIDTH 3
    connect \Y $23y
    connect \S $20y
    connect \B 3'001
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $22
    parameter \WIDTH 3
    connect \Y $22y
    connect \S $21y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $2
    parameter \WIDTH 3
    connect \Y $2y
    connect \S $1y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-137.80"
  cell $or $191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_neg
    connect \B $190y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.79"
  cell $and $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B \grp_g_neg [0]
    connect \A $189y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $19
    parameter \WIDTH 3
    connect \Y $19y
    connect \S $16y
    connect \B 3'001
    connect \A $18y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.61"
  cell $and $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-136.66"
  cell $or $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B $187y
    connect \A \grp_g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:136.32-136.65"
  cell $and $187
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $187y
    connect \B \grp_g_neg [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-133.80"
  cell $or $186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_pos
    connect \B $185y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.79"
  cell $and $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B \grp_g_pos [0]
    connect \A $184y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.61"
  cell $and $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-132.66"
  cell $or $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B $182y
    connect \A \grp_g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:132.32-132.65"
  cell $and $182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $182y
    connect \B \grp_g_pos [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.70"
  cell $and $181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_p
    connect \B \grp_p [2]
    connect \A $180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.54"
  cell $and $180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $180y
    connect \B \grp_p [1]
    connect \A \grp_p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $18
    parameter \WIDTH 3
    connect \Y $18y
    connect \S $17y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [2]
    connect \B $178y
    connect \A $176y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $178
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $178y
    connect \B \g_neg [6]
    connect \A $177y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $177y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $176y
    connect \B $175y
    connect \A \g_neg [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $175y
    connect \B \g_neg [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $174
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [2]
    connect \B $173y
    connect \A $171y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $173y
    connect \B \g_pos [6]
    connect \A $172y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $172y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $171y
    connect \B $170y
    connect \A \g_pos [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B \g_pos [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $169
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [2]
    connect \B \p [8]
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $168
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \B \p [7]
    connect \A \p [6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [1]
    connect \B $166y
    connect \A $164y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $166y
    connect \B \g_neg [3]
    connect \A $165y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B $163y
    connect \A \g_neg [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B \g_neg [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [1]
    connect \B $161y
    connect \A $159y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $161y
    connect \B \g_pos [3]
    connect \A $160y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B $158y
    connect \A \g_pos [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B \g_pos [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [1]
    connect \B \p [5]
    connect \A $156y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $156y
    connect \B \p [4]
    connect \A \p [3]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $155
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [0]
    connect \B $154y
    connect \A $152y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $154y
    connect \B \g_neg [0]
    connect \A $153y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $153
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $153y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $152y
    connect \B $151y
    connect \A \g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $151y
    connect \B \g_neg [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [0]
    connect \B $149y
    connect \A $147y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $149y
    connect \B \g_pos [0]
    connect \A $148y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \B $146y
    connect \A \g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \B \g_pos [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [0]
    connect \B \p [2]
    connect \A $144y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $144y
    connect \B \p [1]
    connect \A \p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [8]
    connect \B $140y
    connect \A $139y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $140y
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $139
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $139y
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [8]
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [8]
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $136
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[8].ab_sum
    connect \B $135y
    connect \A $131y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $135
    parameter \WIDTH 3
    connect \Y $135y
    connect \S $132y
    connect \B 3'001
    connect \A $134y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $134
    parameter \WIDTH 3
    connect \Y $134y
    connect \S $133y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $133
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $133y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $132
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $132y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $131
    parameter \WIDTH 3
    connect \Y $131y
    connect \S $128y
    connect \B 3'001
    connect \A $130y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $130
    parameter \WIDTH 3
    connect \Y $130y
    connect \S $129y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [0]
    connect \B $12y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $129y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $128y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [7]
    connect \B $124y
    connect \A $123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $124y
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $123y
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $122
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [7]
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $121
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [7]
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $120
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[7].ab_sum
    connect \B $119y
    connect \A $115y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $12y
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $119
    parameter \WIDTH 3
    connect \Y $119y
    connect \S $116y
    connect \B 3'001
    connect \A $118y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $118
    parameter \WIDTH 3
    connect \Y $118y
    connect \S $117y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $115
    parameter \WIDTH 3
    connect \Y $115y
    connect \S $112y
    connect \B 3'001
    connect \A $114y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $114
    parameter \WIDTH 3
    connect \Y $114y
    connect \S $113y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $11y
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $109
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [6]
    connect \B $108y
    connect \A $107y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $108
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $108y
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $107
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $107y
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [6]
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [6]
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $104
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[6].ab_sum
    connect \B $103y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $103
    parameter \WIDTH 3
    connect \Y $103y
    connect \S $100y
    connect \B 3'001
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $102
    parameter \WIDTH 3
    connect \Y $102y
    connect \S $101y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [0]
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B 2'01
    connect \A \a [1:0]
  end
  connect { \carry [19:18] \carry [1:0] } { \cout \cin }
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:22.8"
module \ternary_cla$ternary_cpu_system.u_cpu.branch_adder_a.u_cla
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:123.25"
  wire \super_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:121.25"
  wire \super_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:122.25"
  wire \super_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:30.29"
  wire width 18 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:46.22"
  wire width 18 \partial_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:45.21"
  wire width 9 \p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:92.26"
  wire width 3 \grp_p
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:90.26"
  wire width 3 \grp_g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:91.26"
  wire width 3 \grp_g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[8].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[7].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[6].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[5].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[4].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[3].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[2].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[1].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:243.26"
  wire width 3 \gen_sum[0].final_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[8].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[7].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[6].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[5].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[4].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[3].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[2].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[1].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:59.26"
  wire width 3 \gen_pg[0].ab_sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:43.21"
  wire width 9 \g_pos
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:44.21"
  wire width 9 \g_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:31.29"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:29.29"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:148.20"
  wire width 20 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:28.29"
  wire width 18 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:27.29"
  wire width 18 input 1 \a
  wire $procmux$6805_CMP
  wire $procmux$6804_CMP
  wire $procmux$6803_CMP
  wire $procmux$6802_CMP
  wire $procmux$6801_CMP
  wire $procmux$6798_CMP
  wire $procmux$6797_CMP
  wire $procmux$6796_CMP
  wire $procmux$6795_CMP
  wire $procmux$6794_CMP
  wire $procmux$6791_CMP
  wire $procmux$6790_CMP
  wire $procmux$6789_CMP
  wire $procmux$6788_CMP
  wire $procmux$6787_CMP
  wire $procmux$6784_CMP
  wire $procmux$6783_CMP
  wire $procmux$6782_CMP
  wire $procmux$6781_CMP
  wire $procmux$6780_CMP
  wire $procmux$6777_CMP
  wire $procmux$6776_CMP
  wire $procmux$6775_CMP
  wire $procmux$6774_CMP
  wire $procmux$6773_CMP
  wire $procmux$6770_CMP
  wire $procmux$6769_CMP
  wire $procmux$6768_CMP
  wire $procmux$6767_CMP
  wire $procmux$6766_CMP
  wire $procmux$6763_CMP
  wire $procmux$6762_CMP
  wire $procmux$6761_CMP
  wire $procmux$6760_CMP
  wire $procmux$6759_CMP
  wire $procmux$6756_CMP
  wire $procmux$6755_CMP
  wire $procmux$6754_CMP
  wire $procmux$6753_CMP
  wire $procmux$6752_CMP
  wire $procmux$6749_CMP
  wire $procmux$6748_CMP
  wire $procmux$6747_CMP
  wire $procmux$6746_CMP
  wire $procmux$6745_CMP
  wire width 2 $procmux$6714_Y
  wire width 2 $procmux$6707_Y
  wire width 2 $procmux$6704_Y
  wire width 2 $procmux$6693_Y
  wire width 2 $procmux$6686_Y
  wire width 2 $procmux$6683_Y
  wire width 2 $procmux$6672_Y
  wire width 2 $procmux$6665_Y
  wire width 2 $procmux$6662_Y
  wire width 2 $procmux$6651_Y
  wire width 2 $procmux$6644_Y
  wire width 2 $procmux$6641_Y
  wire width 2 $procmux$6630_Y
  wire width 2 $procmux$6623_Y
  wire width 2 $procmux$6620_Y
  wire width 2 $procmux$6609_Y
  wire width 2 $procmux$6602_Y
  wire width 2 $procmux$6599_Y
  wire width 2 $procmux$6588_Y
  wire width 2 $procmux$6581_Y
  wire width 2 $procmux$6578_Y
  wire width 2 $procmux$6567_Y
  wire width 2 $procmux$6560_Y
  wire width 2 $procmux$6557_Y
  wire width 2 $procmux$6546_Y
  wire width 2 $procmux$6539_Y
  wire width 2 $procmux$6536_Y
  wire $procmux$6534_CMP
  wire $procmux$6533_CMP
  wire $procmux$6532_CMP
  wire $procmux$6531_CMP
  wire $procmux$6530_CMP
  wire $procmux$6527_CMP
  wire $procmux$6526_CMP
  wire $procmux$6525_CMP
  wire $procmux$6524_CMP
  wire $procmux$6523_CMP
  wire $procmux$6520_CMP
  wire $procmux$6519_CMP
  wire $procmux$6518_CMP
  wire $procmux$6517_CMP
  wire $procmux$6516_CMP
  wire $procmux$6513_CMP
  wire $procmux$6512_CMP
  wire $procmux$6511_CMP
  wire $procmux$6510_CMP
  wire $procmux$6509_CMP
  wire $procmux$6506_CMP
  wire $procmux$6505_CMP
  wire $procmux$6504_CMP
  wire $procmux$6503_CMP
  wire $procmux$6502_CMP
  wire $procmux$6499_CMP
  wire $procmux$6498_CMP
  wire $procmux$6497_CMP
  wire $procmux$6496_CMP
  wire $procmux$6495_CMP
  wire $procmux$6492_CMP
  wire $procmux$6491_CMP
  wire $procmux$6490_CMP
  wire $procmux$6489_CMP
  wire $procmux$6488_CMP
  wire $procmux$6485_CMP
  wire $procmux$6484_CMP
  wire $procmux$6483_CMP
  wire $procmux$6482_CMP
  wire $procmux$6481_CMP
  wire $procmux$6478_CMP
  wire $procmux$6477_CMP
  wire $procmux$6476_CMP
  wire $procmux$6475_CMP
  wire $procmux$6474_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[5:4]$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[5:4]$207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  wire width 2 $group_carry[3:2]$203
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  wire width 2 $group_carry[3:2]$202
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[9:8]$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[9:8]$232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[5:4]$223
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[5:4]$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[3:2]$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[3:2]$217
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  wire width 2 $carry[19:18]$258
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  wire width 2 $carry[19:18]$257
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[17:16]$253
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[17:16]$252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[15:14]$248
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[15:14]$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  wire width 2 $carry[11:10]$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  wire width 2 $carry[11:10]$237
  wire width 3 $99y
  wire width 3 $98y
  wire $97y
  wire $96y
  wire $92y
  wire $91y
  wire width 3 $87y
  wire width 3 $86y
  wire $85y
  wire $84y
  wire width 3 $83y
  wire width 3 $82y
  wire $81y
  wire $80y
  wire width 3 $7y
  wire $76y
  wire $75y
  wire width 3 $71y
  wire width 3 $70y
  wire width 3 $6y
  wire $69y
  wire $68y
  wire width 3 $67y
  wire width 3 $66y
  wire $65y
  wire $64y
  wire $60y
  wire $5y
  wire $59y
  wire width 3 $55y
  wire width 3 $54y
  wire $53y
  wire $52y
  wire width 3 $51y
  wire width 3 $50y
  wire $4y
  wire $49y
  wire $48y
  wire $44y
  wire $43y
  wire width 3 $3y
  wire width 3 $39y
  wire width 3 $38y
  wire $37y
  wire $36y
  wire width 3 $35y
  wire width 3 $355y
  wire width 3 $354y
  wire $353y
  wire $352y
  wire width 3 $351y
  wire width 3 $350y
  wire width 3 $34y
  wire $349y
  wire $348y
  wire width 3 $344y
  wire width 3 $343y
  wire $342y
  wire $341y
  wire width 3 $340y
  wire $33y
  wire width 3 $339y
  wire $338y
  wire $337y
  wire width 3 $333y
  wire width 3 $332y
  wire $331y
  wire $330y
  wire $32y
  wire width 3 $329y
  wire width 3 $328y
  wire $327y
  wire $326y
  wire width 3 $322y
  wire width 3 $321y
  wire $320y
  wire $319y
  wire width 3 $318y
  wire width 3 $317y
  wire $316y
  wire $315y
  wire width 3 $311y
  wire width 3 $310y
  wire $309y
  wire $308y
  wire width 3 $307y
  wire width 3 $306y
  wire $305y
  wire $304y
  wire width 3 $300y
  wire width 3 $2y
  wire width 3 $299y
  wire $298y
  wire $297y
  wire width 3 $296y
  wire width 3 $295y
  wire $294y
  wire $293y
  wire $28y
  wire width 3 $289y
  wire width 3 $288y
  wire $287y
  wire $286y
  wire width 3 $285y
  wire width 3 $284y
  wire $283y
  wire $282y
  wire $27y
  wire width 3 $278y
  wire width 3 $277y
  wire $276y
  wire $275y
  wire width 3 $274y
  wire width 3 $273y
  wire $272y
  wire $271y
  wire width 3 $267y
  wire width 3 $266y
  wire $265y
  wire $264y
  wire width 3 $263y
  wire width 3 $262y
  wire $261y
  wire $260y
  wire width 3 $23y
  wire width 3 $22y
  wire $21y
  wire $20y
  wire $1y
  wire width 3 $19y
  wire $190y
  wire width 3 $18y
  wire $189y
  wire $188y
  wire $187y
  wire $185y
  wire $184y
  wire $183y
  wire $182y
  wire $180y
  wire $17y
  wire $178y
  wire $177y
  wire $176y
  wire $175y
  wire $173y
  wire $172y
  wire $171y
  wire $170y
  wire $16y
  wire $168y
  wire $166y
  wire $165y
  wire $164y
  wire $163y
  wire $161y
  wire $160y
  wire $159y
  wire $158y
  wire $156y
  wire $154y
  wire $153y
  wire $152y
  wire $151y
  wire $149y
  wire $148y
  wire $147y
  wire $146y
  wire $144y
  wire $140y
  wire $139y
  wire width 3 $135y
  wire width 3 $134y
  wire $133y
  wire $132y
  wire width 3 $131y
  wire width 3 $130y
  wire $12y
  wire $129y
  wire $128y
  wire $124y
  wire $123y
  wire $11y
  wire width 3 $119y
  wire width 3 $118y
  wire $117y
  wire $116y
  wire width 3 $115y
  wire width 3 $114y
  wire $113y
  wire $112y
  wire $108y
  wire $107y
  wire width 3 $103y
  wire width 3 $102y
  wire $101y
  wire $100y
  wire $0y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6805_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6805_CMP
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6804_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6804_CMP
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6803_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6803_CMP
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6802_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6802_CMP
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6801_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6801_CMP
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6800
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [1:0]
    connect \S { $procmux$6805_CMP $procmux$6804_CMP $procmux$6803_CMP $procmux$6802_CMP $procmux$6801_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6798_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6798_CMP
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6797_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6797_CMP
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6796_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6796_CMP
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6795_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6795_CMP
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6794_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6794_CMP
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6793
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [3:2]
    connect \S { $procmux$6798_CMP $procmux$6797_CMP $procmux$6796_CMP $procmux$6795_CMP $procmux$6794_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6791_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6791_CMP
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6790_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6790_CMP
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6789_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6789_CMP
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6788_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6788_CMP
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6787_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6787_CMP
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6786
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [5:4]
    connect \S { $procmux$6791_CMP $procmux$6790_CMP $procmux$6789_CMP $procmux$6788_CMP $procmux$6787_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6784_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6784_CMP
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6783_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6783_CMP
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6782_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6782_CMP
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6781_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6781_CMP
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6780_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6780_CMP
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6779
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [7:6]
    connect \S { $procmux$6784_CMP $procmux$6783_CMP $procmux$6782_CMP $procmux$6781_CMP $procmux$6780_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6777_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6777_CMP
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6776_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6776_CMP
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6775_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6775_CMP
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6774_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6774_CMP
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6773_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6773_CMP
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6772
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [9:8]
    connect \S { $procmux$6777_CMP $procmux$6776_CMP $procmux$6775_CMP $procmux$6774_CMP $procmux$6773_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6770_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6770_CMP
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6769_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6769_CMP
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6768_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6768_CMP
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6767_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6767_CMP
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6766_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6766_CMP
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6765
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [11:10]
    connect \S { $procmux$6770_CMP $procmux$6769_CMP $procmux$6768_CMP $procmux$6767_CMP $procmux$6766_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6763_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6763_CMP
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6762_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6762_CMP
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6761_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6761_CMP
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6760_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6760_CMP
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6759_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6759_CMP
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6758
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [13:12]
    connect \S { $procmux$6763_CMP $procmux$6762_CMP $procmux$6761_CMP $procmux$6760_CMP $procmux$6759_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6756_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6756_CMP
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6755_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6755_CMP
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6754_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6754_CMP
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6753_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6753_CMP
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6752_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6752_CMP
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6751
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [15:14]
    connect \S { $procmux$6756_CMP $procmux$6755_CMP $procmux$6754_CMP $procmux$6753_CMP $procmux$6752_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:70.19-70.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6749_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6749_CMP
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:71.19-71.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6748_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6748_CMP
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:72.19-72.43|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $logic_not $procmux$6747_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6747_CMP
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:73.19-73.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6746_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6746_CMP
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $eq $procmux$6745_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6745_CMP
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:74.19-74.46|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:69.9-76.16"
  attribute \full_case 1
  cell $pmux $procmux$6744
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \partial_sum [17:16]
    connect \S { $procmux$6749_CMP $procmux$6748_CMP $procmux$6747_CMP $procmux$6746_CMP $procmux$6745_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6721
    parameter \WIDTH 2
    connect \Y \carry [7:6]
    connect \S \grp_g_pos [0]
    connect \B 2'01
    connect \A $group_carry[3:2]$203
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6717
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$203
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$6714_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6714
    parameter \WIDTH 2
    connect \Y $procmux$6714_Y
    connect \S \grp_g_neg [0]
    connect \B 2'10
    connect \A $group_carry[3:2]$202
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6710
    parameter \WIDTH 2
    connect \Y $group_carry[3:2]$202
    connect \S \grp_g_pos [0]
    connect \B 2'x
    connect \A $procmux$6707_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6707
    parameter \WIDTH 2
    connect \Y $procmux$6707_Y
    connect \S \grp_g_neg [0]
    connect \B 2'x
    connect \A $procmux$6704_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6704
    parameter \WIDTH 2
    connect \Y $procmux$6704_Y
    connect \S \grp_p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6700
    parameter \WIDTH 2
    connect \Y \carry [13:12]
    connect \S \grp_g_pos [1]
    connect \B 2'01
    connect \A $group_carry[5:4]$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6696
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$208
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$6693_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6693
    parameter \WIDTH 2
    connect \Y $procmux$6693_Y
    connect \S \grp_g_neg [1]
    connect \B 2'10
    connect \A $group_carry[5:4]$207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:187.13-187.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:186.11-193.37"
  attribute \full_case 1
  cell $mux $procmux$6689
    parameter \WIDTH 2
    connect \Y $group_carry[5:4]$207
    connect \S \grp_g_pos [1]
    connect \B 2'x
    connect \A $procmux$6686_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:189.13-189.40|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:188.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6686
    parameter \WIDTH 2
    connect \Y $procmux$6686_Y
    connect \S \grp_g_neg [1]
    connect \B 2'x
    connect \A $procmux$6683_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:191.13-191.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:190.16-193.37"
  attribute \full_case 1
  cell $mux $procmux$6683
    parameter \WIDTH 2
    connect \Y $procmux$6683_Y
    connect \S \grp_p [1]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6679
    parameter \WIDTH 2
    connect \Y \carry [3:2]
    connect \S \g_pos [0]
    connect \B 2'01
    connect \A $carry[3:2]$218
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6675
    parameter \WIDTH 2
    connect \Y $carry[3:2]$218
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$6672_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6672
    parameter \WIDTH 2
    connect \Y $procmux$6672_Y
    connect \S \g_neg [0]
    connect \B 2'10
    connect \A $carry[3:2]$217
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6668
    parameter \WIDTH 2
    connect \Y $carry[3:2]$217
    connect \S \g_pos [0]
    connect \B 2'x
    connect \A $procmux$6665_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6665
    parameter \WIDTH 2
    connect \Y $procmux$6665_Y
    connect \S \g_neg [0]
    connect \B 2'x
    connect \A $procmux$6662_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6662
    parameter \WIDTH 2
    connect \Y $procmux$6662_Y
    connect \S \p [0]
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6658
    parameter \WIDTH 2
    connect \Y \carry [5:4]
    connect \S \g_pos [1]
    connect \B 2'01
    connect \A $carry[5:4]$223
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6654
    parameter \WIDTH 2
    connect \Y $carry[5:4]$223
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$6651_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6651
    parameter \WIDTH 2
    connect \Y $procmux$6651_Y
    connect \S \g_neg [1]
    connect \B 2'10
    connect \A $carry[5:4]$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6647
    parameter \WIDTH 2
    connect \Y $carry[5:4]$222
    connect \S \g_pos [1]
    connect \B 2'x
    connect \A $procmux$6644_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6644
    parameter \WIDTH 2
    connect \Y $procmux$6644_Y
    connect \S \g_neg [1]
    connect \B 2'x
    connect \A $procmux$6641_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6641
    parameter \WIDTH 2
    connect \Y $procmux$6641_Y
    connect \S \p [1]
    connect \B \carry [3:2]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6637
    parameter \WIDTH 2
    connect \Y \carry [9:8]
    connect \S \g_pos [3]
    connect \B 2'01
    connect \A $carry[9:8]$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6633
    parameter \WIDTH 2
    connect \Y $carry[9:8]$233
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$6630_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6630
    parameter \WIDTH 2
    connect \Y $procmux$6630_Y
    connect \S \g_neg [3]
    connect \B 2'10
    connect \A $carry[9:8]$232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6626
    parameter \WIDTH 2
    connect \Y $carry[9:8]$232
    connect \S \g_pos [3]
    connect \B 2'x
    connect \A $procmux$6623_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6623
    parameter \WIDTH 2
    connect \Y $procmux$6623_Y
    connect \S \g_neg [3]
    connect \B 2'x
    connect \A $procmux$6620_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6620
    parameter \WIDTH 2
    connect \Y $procmux$6620_Y
    connect \S \p [3]
    connect \B \carry [7:6]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6616
    parameter \WIDTH 2
    connect \Y \carry [11:10]
    connect \S \g_pos [4]
    connect \B 2'01
    connect \A $carry[11:10]$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6612
    parameter \WIDTH 2
    connect \Y $carry[11:10]$238
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$6609_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6609
    parameter \WIDTH 2
    connect \Y $procmux$6609_Y
    connect \S \g_neg [4]
    connect \B 2'10
    connect \A $carry[11:10]$237
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6605
    parameter \WIDTH 2
    connect \Y $carry[11:10]$237
    connect \S \g_pos [4]
    connect \B 2'x
    connect \A $procmux$6602_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6602
    parameter \WIDTH 2
    connect \Y $procmux$6602_Y
    connect \S \g_neg [4]
    connect \B 2'x
    connect \A $procmux$6599_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6599
    parameter \WIDTH 2
    connect \Y $procmux$6599_Y
    connect \S \p [4]
    connect \B \carry [9:8]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6595
    parameter \WIDTH 2
    connect \Y \carry [15:14]
    connect \S \g_pos [6]
    connect \B 2'01
    connect \A $carry[15:14]$248
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6591
    parameter \WIDTH 2
    connect \Y $carry[15:14]$248
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$6588_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6588
    parameter \WIDTH 2
    connect \Y $procmux$6588_Y
    connect \S \g_neg [6]
    connect \B 2'10
    connect \A $carry[15:14]$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6584
    parameter \WIDTH 2
    connect \Y $carry[15:14]$247
    connect \S \g_pos [6]
    connect \B 2'x
    connect \A $procmux$6581_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6581
    parameter \WIDTH 2
    connect \Y $procmux$6581_Y
    connect \S \g_neg [6]
    connect \B 2'x
    connect \A $procmux$6578_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6578
    parameter \WIDTH 2
    connect \Y $procmux$6578_Y
    connect \S \p [6]
    connect \B \carry [13:12]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6574
    parameter \WIDTH 2
    connect \Y \carry [17:16]
    connect \S \g_pos [7]
    connect \B 2'01
    connect \A $carry[17:16]$253
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6570
    parameter \WIDTH 2
    connect \Y $carry[17:16]$253
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$6567_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6567
    parameter \WIDTH 2
    connect \Y $procmux$6567_Y
    connect \S \g_neg [7]
    connect \B 2'10
    connect \A $carry[17:16]$252
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:212.13-212.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:211.11-218.31"
  attribute \full_case 1
  cell $mux $procmux$6563
    parameter \WIDTH 2
    connect \Y $carry[17:16]$252
    connect \S \g_pos [7]
    connect \B 2'x
    connect \A $procmux$6560_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:214.13-214.34|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:213.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6560
    parameter \WIDTH 2
    connect \Y $procmux$6560_Y
    connect \S \g_neg [7]
    connect \B 2'x
    connect \A $procmux$6557_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:216.13-216.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:215.16-218.31"
  attribute \full_case 1
  cell $mux $procmux$6557
    parameter \WIDTH 2
    connect \Y $procmux$6557_Y
    connect \S \p [7]
    connect \B \carry [15:14]
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6553
    parameter \WIDTH 2
    connect \Y \cout
    connect \S \super_g_pos
    connect \B 2'01
    connect \A $carry[19:18]$258
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6549
    parameter \WIDTH 2
    connect \Y $carry[19:18]$258
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$6546_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6546
    parameter \WIDTH 2
    connect \Y $procmux$6546_Y
    connect \S \super_g_neg
    connect \B 2'10
    connect \A $carry[19:18]$257
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:227.7-227.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:226.5-233.29"
  attribute \full_case 1
  cell $mux $procmux$6542
    parameter \WIDTH 2
    connect \Y $carry[19:18]$257
    connect \S \super_g_pos
    connect \B 2'x
    connect \A $procmux$6539_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:229.7-229.32|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:228.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6539
    parameter \WIDTH 2
    connect \Y $procmux$6539_Y
    connect \S \super_g_neg
    connect \B 2'x
    connect \A $procmux$6536_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:231.7-231.47|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:230.10-233.29"
  attribute \full_case 1
  cell $mux $procmux$6536
    parameter \WIDTH 2
    connect \Y $procmux$6536_Y
    connect \S \super_p
    connect \B \cin
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6534_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6534_CMP
    connect \B 3'110
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6533_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6533_CMP
    connect \B 3'111
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6532_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6532_CMP
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6531_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6531_CMP
    connect \B 3'001
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6530_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6530_CMP
    connect \B 3'010
    connect \A \gen_sum[0].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6529
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [1:0]
    connect \S { $procmux$6534_CMP $procmux$6533_CMP $procmux$6532_CMP $procmux$6531_CMP $procmux$6530_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6527_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6527_CMP
    connect \B 3'110
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6526_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6526_CMP
    connect \B 3'111
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6525_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6525_CMP
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6524_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6524_CMP
    connect \B 3'001
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6523_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6523_CMP
    connect \B 3'010
    connect \A \gen_sum[1].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6522
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [3:2]
    connect \S { $procmux$6527_CMP $procmux$6526_CMP $procmux$6525_CMP $procmux$6524_CMP $procmux$6523_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6520_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6520_CMP
    connect \B 3'110
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6519_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6519_CMP
    connect \B 3'111
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6518_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6518_CMP
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6517_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6517_CMP
    connect \B 3'001
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6516_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6516_CMP
    connect \B 3'010
    connect \A \gen_sum[2].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6515
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [5:4]
    connect \S { $procmux$6520_CMP $procmux$6519_CMP $procmux$6518_CMP $procmux$6517_CMP $procmux$6516_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6513_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6513_CMP
    connect \B 3'110
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6512_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6512_CMP
    connect \B 3'111
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6511_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6511_CMP
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6510_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6510_CMP
    connect \B 3'001
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6509_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6509_CMP
    connect \B 3'010
    connect \A \gen_sum[3].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6508
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [7:6]
    connect \S { $procmux$6513_CMP $procmux$6512_CMP $procmux$6511_CMP $procmux$6510_CMP $procmux$6509_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6506_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6506_CMP
    connect \B 3'110
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6505_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6505_CMP
    connect \B 3'111
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6504_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6504_CMP
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6503_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6503_CMP
    connect \B 3'001
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6502_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6502_CMP
    connect \B 3'010
    connect \A \gen_sum[4].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6501
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [9:8]
    connect \S { $procmux$6506_CMP $procmux$6505_CMP $procmux$6504_CMP $procmux$6503_CMP $procmux$6502_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6499_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6499_CMP
    connect \B 3'110
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6498_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6498_CMP
    connect \B 3'111
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6497_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6497_CMP
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6496_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6496_CMP
    connect \B 3'001
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6495_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6495_CMP
    connect \B 3'010
    connect \A \gen_sum[5].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6494
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [11:10]
    connect \S { $procmux$6499_CMP $procmux$6498_CMP $procmux$6497_CMP $procmux$6496_CMP $procmux$6495_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6492_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6492_CMP
    connect \B 3'110
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6491_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6491_CMP
    connect \B 3'111
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6490_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6490_CMP
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6489_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6489_CMP
    connect \B 3'001
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6488_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6488_CMP
    connect \B 3'010
    connect \A \gen_sum[6].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6487
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [13:12]
    connect \S { $procmux$6492_CMP $procmux$6491_CMP $procmux$6490_CMP $procmux$6489_CMP $procmux$6488_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6485_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6485_CMP
    connect \B 3'110
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6484_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6484_CMP
    connect \B 3'111
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6483_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6483_CMP
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6482_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6482_CMP
    connect \B 3'001
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6481_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6481_CMP
    connect \B 3'010
    connect \A \gen_sum[7].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6480
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [15:14]
    connect \S { $procmux$6485_CMP $procmux$6484_CMP $procmux$6483_CMP $procmux$6482_CMP $procmux$6481_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:253.19-253.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6478_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6478_CMP
    connect \B 3'110
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:254.19-254.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6477_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6477_CMP
    connect \B 3'111
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:255.19-255.35|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $logic_not $procmux$6476_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6476_CMP
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:256.19-256.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6475_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6475_CMP
    connect \B 3'001
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $eq $procmux$6474_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$6474_CMP
    connect \B 3'010
    connect \A \gen_sum[8].final_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:257.19-257.38|../../work/designs/ternary_cpu_system/src/ternary_cla.sv:252.9-259.16"
  attribute \full_case 1
  cell $pmux $procmux$6473
    parameter \WIDTH 2
    parameter \S_WIDTH 5
    connect \Y \sum [17:16]
    connect \S { $procmux$6478_CMP $procmux$6477_CMP $procmux$6476_CMP $procmux$6475_CMP $procmux$6474_CMP }
    connect \B 10'0110000110
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $99
    parameter \WIDTH 3
    connect \Y $99y
    connect \S $96y
    connect \B 3'001
    connect \A $98y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $98
    parameter \WIDTH 3
    connect \Y $98y
    connect \S $97y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $97y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [5]
    connect \B $92y
    connect \A $91y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $92
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $92y
    connect \B 3'001
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $91y
    connect \B 3'111
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [5]
    connect \B 3'110
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [0]
    connect \B 3'010
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [5]
    connect \B 3'010
    connect \A \gen_pg[5].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $88
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[5].ab_sum
    connect \B $87y
    connect \A $83y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $87
    parameter \WIDTH 3
    connect \Y $87y
    connect \S $84y
    connect \B 3'001
    connect \A $86y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $86
    parameter \WIDTH 3
    connect \Y $86y
    connect \S $85y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $85y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $84y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $83
    parameter \WIDTH 3
    connect \Y $83y
    connect \S $80y
    connect \B 3'001
    connect \A $82y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $82
    parameter \WIDTH 3
    connect \Y $82y
    connect \S $81y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $80y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $8
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[0].ab_sum
    connect \B $7y
    connect \A $3y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [4]
    connect \B $76y
    connect \A $75y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $76y
    connect \B 3'001
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $75y
    connect \B 3'111
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [4]
    connect \B 3'110
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $73
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [4]
    connect \B 3'010
    connect \A \gen_pg[4].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $72
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[4].ab_sum
    connect \B $71y
    connect \A $67y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $71
    parameter \WIDTH 3
    connect \Y $71y
    connect \S $68y
    connect \B 3'001
    connect \A $70y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $70
    parameter \WIDTH 3
    connect \Y $70y
    connect \S $69y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $7
    parameter \WIDTH 3
    connect \Y $7y
    connect \S $4y
    connect \B 3'001
    connect \A $6y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $69y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $68y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $67
    parameter \WIDTH 3
    connect \Y $67y
    connect \S $64y
    connect \B 3'001
    connect \A $66y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $66
    parameter \WIDTH 3
    connect \Y $66y
    connect \S $65y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $64y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [3]
    connect \B $60y
    connect \A $59y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $60y
    connect \B 3'001
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $6
    parameter \WIDTH 3
    connect \Y $6y
    connect \S $5y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $59y
    connect \B 3'111
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [3]
    connect \B 3'110
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [3]
    connect \B 3'010
    connect \A \gen_pg[3].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $56
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[3].ab_sum
    connect \B $55y
    connect \A $51y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $55
    parameter \WIDTH 3
    connect \Y $55y
    connect \S $52y
    connect \B 3'001
    connect \A $54y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $54
    parameter \WIDTH 3
    connect \Y $54y
    connect \S $53y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $53y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $52y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $51
    parameter \WIDTH 3
    connect \Y $51y
    connect \S $48y
    connect \B 3'001
    connect \A $50y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $50
    parameter \WIDTH 3
    connect \Y $50y
    connect \S $49y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $5y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $49y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $48y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [2]
    connect \B $44y
    connect \A $43y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $44y
    connect \B 3'001
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $43y
    connect \B 3'111
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [2]
    connect \B 3'110
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [2]
    connect \B 3'010
    connect \A \gen_pg[2].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $40
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[2].ab_sum
    connect \B $39y
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $4y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $39
    parameter \WIDTH 3
    connect \Y $39y
    connect \S $36y
    connect \B 3'001
    connect \A $38y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $38
    parameter \WIDTH 3
    connect \Y $38y
    connect \S $37y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $36y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $356
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[8].final_sum
    connect \B $355y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $355
    parameter \WIDTH 3
    connect \Y $355y
    connect \S $352y
    connect \B 3'001
    connect \A $354y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $354
    parameter \WIDTH 3
    connect \Y $354y
    connect \S $353y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B 2'10
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \carry [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $351
    parameter \WIDTH 3
    connect \Y $351y
    connect \S $348y
    connect \B 3'001
    connect \A $350y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $350
    parameter \WIDTH 3
    connect \Y $350y
    connect \S $349y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $35
    parameter \WIDTH 3
    connect \Y $35y
    connect \S $32y
    connect \B 3'001
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $349
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $349y
    connect \B 2'10
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B 2'01
    connect \A \partial_sum [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $345
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[7].final_sum
    connect \B $344y
    connect \A $340y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $344
    parameter \WIDTH 3
    connect \Y $344y
    connect \S $341y
    connect \B 3'001
    connect \A $343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $343
    parameter \WIDTH 3
    connect \Y $343y
    connect \S $342y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $342y
    connect \B 2'10
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $341
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $341y
    connect \B 2'01
    connect \A \carry [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $340
    parameter \WIDTH 3
    connect \Y $340y
    connect \S $337y
    connect \B 3'001
    connect \A $339y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $34
    parameter \WIDTH 3
    connect \Y $34y
    connect \S $33y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $339
    parameter \WIDTH 3
    connect \Y $339y
    connect \S $338y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $338y
    connect \B 2'10
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $337y
    connect \B 2'01
    connect \A \partial_sum [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $334
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[6].final_sum
    connect \B $333y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $333
    parameter \WIDTH 3
    connect \Y $333y
    connect \S $330y
    connect \B 3'001
    connect \A $332y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $332
    parameter \WIDTH 3
    connect \Y $332y
    connect \S $331y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B 2'10
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'01
    connect \A \carry [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $329
    parameter \WIDTH 3
    connect \Y $329y
    connect \S $326y
    connect \B 3'001
    connect \A $328y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $328
    parameter \WIDTH 3
    connect \Y $328y
    connect \S $327y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $327y
    connect \B 2'10
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B 2'01
    connect \A \partial_sum [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $323
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[5].final_sum
    connect \B $322y
    connect \A $318y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $322
    parameter \WIDTH 3
    connect \Y $322y
    connect \S $319y
    connect \B 3'001
    connect \A $321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $321
    parameter \WIDTH 3
    connect \Y $321y
    connect \S $320y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $320y
    connect \B 2'10
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $319
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $319y
    connect \B 2'01
    connect \A \carry [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $318
    parameter \WIDTH 3
    connect \Y $318y
    connect \S $315y
    connect \B 3'001
    connect \A $317y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $317
    parameter \WIDTH 3
    connect \Y $317y
    connect \S $316y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $316y
    connect \B 2'10
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $315
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $315y
    connect \B 2'01
    connect \A \partial_sum [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $312
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[4].final_sum
    connect \B $311y
    connect \A $307y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $311
    parameter \WIDTH 3
    connect \Y $311y
    connect \S $308y
    connect \B 3'001
    connect \A $310y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $310
    parameter \WIDTH 3
    connect \Y $310y
    connect \S $309y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \B 2'10
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $308y
    connect \B 2'01
    connect \A \carry [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $307
    parameter \WIDTH 3
    connect \Y $307y
    connect \S $304y
    connect \B 3'001
    connect \A $306y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $306
    parameter \WIDTH 3
    connect \Y $306y
    connect \S $305y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'10
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \partial_sum [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $301
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[3].final_sum
    connect \B $300y
    connect \A $296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $300
    parameter \WIDTH 3
    connect \Y $300y
    connect \S $297y
    connect \B 3'001
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $3
    parameter \WIDTH 3
    connect \Y $3y
    connect \S $0y
    connect \B 3'001
    connect \A $2y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $299
    parameter \WIDTH 3
    connect \Y $299y
    connect \S $298y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $298y
    connect \B 2'10
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $297y
    connect \B 2'01
    connect \A \carry [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $296
    parameter \WIDTH 3
    connect \Y $296y
    connect \S $293y
    connect \B 3'001
    connect \A $295y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $295
    parameter \WIDTH 3
    connect \Y $295y
    connect \S $294y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $294y
    connect \B 2'10
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $293y
    connect \B 2'01
    connect \A \partial_sum [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $290
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[2].final_sum
    connect \B $289y
    connect \A $285y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [1]
    connect \B $28y
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $289
    parameter \WIDTH 3
    connect \Y $289y
    connect \S $286y
    connect \B 3'001
    connect \A $288y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $288
    parameter \WIDTH 3
    connect \Y $288y
    connect \S $287y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \B 2'10
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $286y
    connect \B 2'01
    connect \A \carry [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $285
    parameter \WIDTH 3
    connect \Y $285y
    connect \S $282y
    connect \B 3'001
    connect \A $284y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $284
    parameter \WIDTH 3
    connect \Y $284y
    connect \S $283y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'01
    connect \A \partial_sum [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $28y
    connect \B 3'001
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $279
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[1].final_sum
    connect \B $278y
    connect \A $274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $278
    parameter \WIDTH 3
    connect \Y $278y
    connect \S $275y
    connect \B 3'001
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $277
    parameter \WIDTH 3
    connect \Y $277y
    connect \S $276y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $276y
    connect \B 2'10
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $275y
    connect \B 2'01
    connect \A \carry [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $274
    parameter \WIDTH 3
    connect \Y $274y
    connect \S $271y
    connect \B 3'001
    connect \A $273y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $273
    parameter \WIDTH 3
    connect \Y $273y
    connect \S $272y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $272y
    connect \B 2'10
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $271y
    connect \B 2'01
    connect \A \partial_sum [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $27y
    connect \B 3'111
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.26-248.67"
  cell $add $268
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_sum[0].final_sum
    connect \B $267y
    connect \A $263y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-248.66"
  cell $mux $267
    parameter \WIDTH 3
    connect \Y $267y
    connect \S $264y
    connect \B 3'001
    connect \A $266y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.65"
  cell $mux $266
    parameter \WIDTH 3
    connect \Y $266y
    connect \S $265y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:248.27-248.48"
  cell $eq $265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $265y
    connect \B 2'10
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:247.27-247.48"
  cell $eq $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B 2'01
    connect \A \cin
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-246.72"
  cell $mux $263
    parameter \WIDTH 3
    connect \Y $263y
    connect \S $260y
    connect \B 3'001
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.71"
  cell $mux $262
    parameter \WIDTH 3
    connect \Y $262y
    connect \S $261y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:246.27-246.54"
  cell $eq $261
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $261y
    connect \B 2'10
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:245.27-245.54"
  cell $eq $260
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $260y
    connect \B 2'01
    connect \A \partial_sum [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [1]
    connect \B 3'110
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [1]
    connect \B 3'010
    connect \A \gen_pg[1].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $24
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[1].ab_sum
    connect \B $23y
    connect \A $19y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $23
    parameter \WIDTH 3
    connect \Y $23y
    connect \S $20y
    connect \B 3'001
    connect \A $22y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $22
    parameter \WIDTH 3
    connect \Y $22y
    connect \S $21y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $21y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $20y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $2
    parameter \WIDTH 3
    connect \Y $2y
    connect \S $1y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-137.80"
  cell $or $191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_neg
    connect \B $190y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.79"
  cell $and $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B \grp_g_neg [0]
    connect \A $189y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $19
    parameter \WIDTH 3
    connect \Y $19y
    connect \S $16y
    connect \B 3'001
    connect \A $18y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:137.32-137.61"
  cell $and $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:135.31-136.66"
  cell $or $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B $187y
    connect \A \grp_g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:136.32-136.65"
  cell $and $187
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $187y
    connect \B \grp_g_neg [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-133.80"
  cell $or $186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_g_pos
    connect \B $185y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.79"
  cell $and $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B \grp_g_pos [0]
    connect \A $184y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:133.32-133.61"
  cell $and $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B \grp_p [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:131.31-132.66"
  cell $or $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B $182y
    connect \A \grp_g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:132.32-132.65"
  cell $and $182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $182y
    connect \B \grp_g_pos [1]
    connect \A \grp_p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.70"
  cell $and $181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \super_p
    connect \B \grp_p [2]
    connect \A $180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:129.27-129.54"
  cell $and $180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $180y
    connect \B \grp_p [1]
    connect \A \grp_p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $18
    parameter \WIDTH 3
    connect \Y $18y
    connect \S $17y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [2]
    connect \B $178y
    connect \A $176y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $178
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $178y
    connect \B \g_neg [6]
    connect \A $177y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $177y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $176y
    connect \B $175y
    connect \A \g_neg [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $175y
    connect \B \g_neg [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $174
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [2]
    connect \B $173y
    connect \A $171y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $173y
    connect \B \g_pos [6]
    connect \A $172y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $172y
    connect \B \p [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $171y
    connect \B $170y
    connect \A \g_pos [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B \g_pos [7]
    connect \A \p [8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $17y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $169
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [2]
    connect \B \p [8]
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $168
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \B \p [7]
    connect \A \p [6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [1]
    connect \B $166y
    connect \A $164y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $166y
    connect \B \g_neg [3]
    connect \A $165y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B $163y
    connect \A \g_neg [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B \g_neg [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [1]
    connect \B $161y
    connect \A $159y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $161y
    connect \B \g_pos [3]
    connect \A $160y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B \p [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $16y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B $158y
    connect \A \g_pos [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B \g_pos [4]
    connect \A \p [5]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [1]
    connect \B \p [5]
    connect \A $156y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $156y
    connect \B \p [4]
    connect \A \p [3]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-112.66"
  cell $or $155
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_neg [0]
    connect \B $154y
    connect \A $152y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.65"
  cell $and $154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $154y
    connect \B \g_neg [0]
    connect \A $153y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:112.30-112.51"
  cell $and $153
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $153y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:110.29-111.56"
  cell $or $152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $152y
    connect \B $151y
    connect \A \g_neg [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:111.30-111.55"
  cell $and $151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $151y
    connect \B \g_neg [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-106.66"
  cell $or $150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_g_pos [0]
    connect \B $149y
    connect \A $147y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.65"
  cell $and $149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $149y
    connect \B \g_pos [0]
    connect \A $148y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:106.30-106.51"
  cell $and $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B \p [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:104.29-105.56"
  cell $or $147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \B $146y
    connect \A \g_pos [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:105.30-105.55"
  cell $and $146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \B \g_pos [1]
    connect \A \p [2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.56"
  cell $and $145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \grp_p [0]
    connect \B \p [2]
    connect \A $144y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:100.25-100.44"
  cell $and $144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $144y
    connect \B \p [1]
    connect \A \p [0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [8]
    connect \B $140y
    connect \A $139y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $140y
    connect \B 3'001
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $139
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $139y
    connect \B 3'111
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [8]
    connect \B 3'110
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [8]
    connect \B 3'010
    connect \A \gen_pg[8].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $136
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[8].ab_sum
    connect \B $135y
    connect \A $131y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $135
    parameter \WIDTH 3
    connect \Y $135y
    connect \S $132y
    connect \B 3'001
    connect \A $134y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $134
    parameter \WIDTH 3
    connect \Y $134y
    connect \S $133y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $133
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $133y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $132
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $132y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $131
    parameter \WIDTH 3
    connect \Y $131y
    connect \S $128y
    connect \B 3'001
    connect \A $130y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $130
    parameter \WIDTH 3
    connect \Y $130y
    connect \S $129y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [0]
    connect \B $12y
    connect \A $11y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $129y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $128y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [7]
    connect \B $124y
    connect \A $123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $124y
    connect \B 3'001
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $123y
    connect \B 3'111
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $122
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [7]
    connect \B 3'110
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $121
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [7]
    connect \B 3'010
    connect \A \gen_pg[7].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $120
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[7].ab_sum
    connect \B $119y
    connect \A $115y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $12y
    connect \B 3'001
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $119
    parameter \WIDTH 3
    connect \Y $119y
    connect \S $116y
    connect \B 3'001
    connect \A $118y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $118
    parameter \WIDTH 3
    connect \Y $118y
    connect \S $117y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.88"
  cell $mux $115
    parameter \WIDTH 3
    connect \Y $115y
    connect \S $112y
    connect \B 3'001
    connect \A $114y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.87"
  cell $mux $114
    parameter \WIDTH 3
    connect \Y $114y
    connect \S $113y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $11y
    connect \B 3'111
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.21-65.60"
  cell $logic_and $109
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \p [6]
    connect \B $108y
    connect \A $107y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.44-65.59"
  cell $le $108
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $108y
    connect \B 3'001
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:65.22-65.38"
  cell $ge $107
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y $107y
    connect \B 3'111
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [6]
    connect \B 3'110
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:63.26-63.41"
  cell $eq $105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_pos [6]
    connect \B 3'010
    connect \A \gen_pg[6].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.23-61.89"
  cell $add $104
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \gen_pg[6].ab_sum
    connect \B $103y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.88"
  cell $mux $103
    parameter \WIDTH 3
    connect \Y $103y
    connect \S $100y
    connect \B 3'001
    connect \A $102y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.87"
  cell $mux $102
    parameter \WIDTH 3
    connect \Y $102y
    connect \S $101y
    connect \B 3'111
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.53-61.70"
  cell $eq $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:61.24-61.41"
  cell $eq $100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:64.26-64.42"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 1
    connect \Y \g_neg [0]
    connect \B 3'110
    connect \A \gen_pg[0].ab_sum
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.53-60.70"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_cla.sv:60.24-60.41"
  cell $eq $0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $0y
    connect \B 2'01
    connect \A \a [1:0]
  end
  connect { \carry [19:18] \carry [1:0] } { \cout \cin }
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:16.8"
module \ternary_branch_predictor$ternary_cpu_system.u_cpu.u_predictor_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:24.23"
  wire output 3 \predict_taken
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:33.9"
  wire \offset_is_negative
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:20.23"
  wire input 1 \is_branch
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:21.23"
  wire width 4 input 2 \branch_offset
  wire $procmux$15149_Y
  wire $procmux$15143_Y
  wire $procmux$15141_Y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.14-49.8"
  wire $offset_is_negative$5
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10"
  wire $offset_is_negative$4
  wire $3y
  wire $2y
  wire $1y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:41.7-41.33|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.5-49.8"
  attribute \full_case 1
  cell $mux $procmux$15156
    parameter \WIDTH 1
    connect \Y \offset_is_negative
    connect \S $1y
    connect \B 1'1
    connect \A $offset_is_negative$5
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:41.7-41.33|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.5-49.8"
  attribute \full_case 1
  cell $mux $procmux$15152
    parameter \WIDTH 1
    connect \Y $offset_is_negative$5
    connect \S $1y
    connect \B 1'x
    connect \A $procmux$15149_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.14-49.8"
  cell $mux $procmux$15149
    parameter \WIDTH 1
    connect \Y $procmux$15149_Y
    connect \S $2y
    connect \B $offset_is_negative$4
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:41.7-41.33|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.5-49.8"
  attribute \full_case 1
  cell $mux $procmux$15146
    parameter \WIDTH 1
    connect \Y $offset_is_negative$4
    connect \S $1y
    connect \B 1'x
    connect \A $procmux$15143_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.14-49.8"
  cell $mux $procmux$15143
    parameter \WIDTH 1
    connect \Y $procmux$15143_Y
    connect \S $2y
    connect \B $procmux$15141_Y
    connect \A 1'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:46.9-46.35|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10"
  cell $mux $procmux$15141
    parameter \WIDTH 1
    connect \Y $procmux$15141_Y
    connect \S $3y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:55.26-55.57"
  cell $logic_and $7
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \predict_taken
    connect \B \offset_is_negative
    connect \A \is_branch
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.11-44.40"
  cell $eq $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $3y
    connect \B 2'10
    connect \A \branch_offset [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.18-42.44"
  cell $logic_not $2
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $2y
    connect \A \branch_offset [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.9-39.38"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \branch_offset [3:2]
  end
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:16.8"
module \ternary_branch_predictor$ternary_cpu_system.u_cpu.u_predictor_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:24.23"
  wire output 3 \predict_taken
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:33.9"
  wire \offset_is_negative
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:20.23"
  wire input 1 \is_branch
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:21.23"
  wire width 4 input 2 \branch_offset
  wire $procmux$15166_Y
  wire $procmux$15160_Y
  wire $procmux$15158_Y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.14-49.8"
  wire $offset_is_negative$5
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10"
  wire $offset_is_negative$4
  wire $3y
  wire $2y
  wire $1y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:41.7-41.33|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.5-49.8"
  attribute \full_case 1
  cell $mux $procmux$15173
    parameter \WIDTH 1
    connect \Y \offset_is_negative
    connect \S $1y
    connect \B 1'1
    connect \A $offset_is_negative$5
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:41.7-41.33|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.5-49.8"
  attribute \full_case 1
  cell $mux $procmux$15169
    parameter \WIDTH 1
    connect \Y $offset_is_negative$5
    connect \S $1y
    connect \B 1'x
    connect \A $procmux$15166_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.14-49.8"
  cell $mux $procmux$15166
    parameter \WIDTH 1
    connect \Y $procmux$15166_Y
    connect \S $2y
    connect \B $offset_is_negative$4
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:41.7-41.33|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.5-49.8"
  attribute \full_case 1
  cell $mux $procmux$15163
    parameter \WIDTH 1
    connect \Y $offset_is_negative$4
    connect \S $1y
    connect \B 1'x
    connect \A $procmux$15160_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.14-49.8"
  cell $mux $procmux$15160
    parameter \WIDTH 1
    connect \Y $procmux$15160_Y
    connect \S $2y
    connect \B $procmux$15158_Y
    connect \A 1'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:46.9-46.35|../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.7-47.10"
  cell $mux $procmux$15158
    parameter \WIDTH 1
    connect \Y $procmux$15158_Y
    connect \S $3y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:55.26-55.57"
  cell $logic_and $7
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \predict_taken
    connect \B \offset_is_negative
    connect \A \is_branch
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:44.11-44.40"
  cell $eq $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $3y
    connect \B 2'10
    connect \A \branch_offset [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:42.18-42.44"
  cell $logic_not $2
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $2y
    connect \A \branch_offset [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_branch_predictor.sv:39.9-39.38"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1y
    connect \B 2'10
    connect \A \branch_offset [3:2]
  end
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:14.8"
module \ternary_alu$ternary_cpu_system.u_cpu.u_alu_b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:24.29"
  wire output 6 \zero_flag
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:22.29"
  wire width 54 output 4 \result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:21.29"
  wire width 3 input 3 \op
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:43.22"
  wire width 54 \neg_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:25.29"
  wire output 7 \neg_flag
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:41.22"
  wire width 54 \min_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:42.22"
  wire width 54 \max_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:23.29"
  wire width 2 output 5 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:39.22"
  wire width 54 \b_negated
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:20.29"
  wire width 54 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:40.22"
  wire width 54 \add_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:46.22"
  wire width 2 \add_carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:19.29"
  wire width 54 input 1 \a
  wire width 2 $procmux$9980_Y
  wire $procmux$9976_Y
  wire width 2 $procmux$9972_Y
  wire width 2 $procmux$9960_Y
  wire width 2 $procmux$9958_Y
  wire $procmux$9954_Y
  wire $procmux$9952_Y
  wire width 2 $procmux$9948_Y
  wire width 2 $procmux$9946_Y
  wire $procmux$9937_CMP
  wire $procmux$9936_CMP
  wire $procmux$9935_CMP
  wire width 2 $procmux$9913_Y
  wire $procmux$9909_Y
  wire width 2 $procmux$9905_Y
  wire width 2 $procmux$9893_Y
  wire width 2 $procmux$9891_Y
  wire $procmux$9887_Y
  wire $procmux$9885_Y
  wire width 2 $procmux$9881_Y
  wire width 2 $procmux$9879_Y
  wire width 2 $procmux$9855_Y
  wire $procmux$9851_Y
  wire width 2 $procmux$9847_Y
  wire width 2 $procmux$9835_Y
  wire width 2 $procmux$9833_Y
  wire $procmux$9829_Y
  wire $procmux$9827_Y
  wire width 2 $procmux$9823_Y
  wire width 2 $procmux$9821_Y
  wire $procmux$9812_CMP
  wire $procmux$9811_CMP
  wire $procmux$9810_CMP
  wire width 2 $procmux$9788_Y
  wire $procmux$9784_Y
  wire width 2 $procmux$9780_Y
  wire width 2 $procmux$9768_Y
  wire width 2 $procmux$9766_Y
  wire $procmux$9762_Y
  wire $procmux$9760_Y
  wire width 2 $procmux$9756_Y
  wire width 2 $procmux$9754_Y
  wire width 2 $procmux$9730_Y
  wire $procmux$9726_Y
  wire width 2 $procmux$9722_Y
  wire width 2 $procmux$9710_Y
  wire width 2 $procmux$9708_Y
  wire $procmux$9704_Y
  wire $procmux$9702_Y
  wire width 2 $procmux$9698_Y
  wire width 2 $procmux$9696_Y
  wire $procmux$9687_CMP
  wire $procmux$9686_CMP
  wire $procmux$9685_CMP
  wire width 2 $procmux$9663_Y
  wire $procmux$9659_Y
  wire width 2 $procmux$9655_Y
  wire width 2 $procmux$9643_Y
  wire width 2 $procmux$9641_Y
  wire $procmux$9637_Y
  wire $procmux$9635_Y
  wire width 2 $procmux$9631_Y
  wire width 2 $procmux$9629_Y
  wire width 2 $procmux$9605_Y
  wire $procmux$9601_Y
  wire width 2 $procmux$9597_Y
  wire width 2 $procmux$9585_Y
  wire width 2 $procmux$9583_Y
  wire $procmux$9579_Y
  wire $procmux$9577_Y
  wire width 2 $procmux$9573_Y
  wire width 2 $procmux$9571_Y
  wire $procmux$9562_CMP
  wire $procmux$9561_CMP
  wire $procmux$9560_CMP
  wire width 2 $procmux$9538_Y
  wire $procmux$9534_Y
  wire width 2 $procmux$9530_Y
  wire width 2 $procmux$9518_Y
  wire width 2 $procmux$9516_Y
  wire $procmux$9512_Y
  wire $procmux$9510_Y
  wire width 2 $procmux$9506_Y
  wire width 2 $procmux$9504_Y
  wire width 2 $procmux$9480_Y
  wire $procmux$9476_Y
  wire width 2 $procmux$9472_Y
  wire width 2 $procmux$9460_Y
  wire width 2 $procmux$9458_Y
  wire $procmux$9454_Y
  wire $procmux$9452_Y
  wire width 2 $procmux$9448_Y
  wire width 2 $procmux$9446_Y
  wire $procmux$9437_CMP
  wire $procmux$9436_CMP
  wire $procmux$9435_CMP
  wire width 2 $procmux$9413_Y
  wire $procmux$9409_Y
  wire width 2 $procmux$9405_Y
  wire width 2 $procmux$9393_Y
  wire width 2 $procmux$9391_Y
  wire $procmux$9387_Y
  wire $procmux$9385_Y
  wire width 2 $procmux$9381_Y
  wire width 2 $procmux$9379_Y
  wire width 2 $procmux$9355_Y
  wire $procmux$9351_Y
  wire width 2 $procmux$9347_Y
  wire width 2 $procmux$9335_Y
  wire width 2 $procmux$9333_Y
  wire $procmux$9329_Y
  wire $procmux$9327_Y
  wire width 2 $procmux$9323_Y
  wire width 2 $procmux$9321_Y
  wire $procmux$9312_CMP
  wire $procmux$9311_CMP
  wire $procmux$9310_CMP
  wire width 2 $procmux$9288_Y
  wire $procmux$9284_Y
  wire width 2 $procmux$9280_Y
  wire width 2 $procmux$9268_Y
  wire width 2 $procmux$9266_Y
  wire $procmux$9262_Y
  wire $procmux$9260_Y
  wire width 2 $procmux$9256_Y
  wire width 2 $procmux$9254_Y
  wire width 2 $procmux$9230_Y
  wire $procmux$9226_Y
  wire width 2 $procmux$9222_Y
  wire width 2 $procmux$9210_Y
  wire width 2 $procmux$9208_Y
  wire $procmux$9204_Y
  wire $procmux$9202_Y
  wire width 2 $procmux$9198_Y
  wire width 2 $procmux$9196_Y
  wire $procmux$9187_CMP
  wire $procmux$9186_CMP
  wire $procmux$9185_CMP
  wire width 2 $procmux$9163_Y
  wire $procmux$9159_Y
  wire width 2 $procmux$9155_Y
  wire width 2 $procmux$9143_Y
  wire width 2 $procmux$9141_Y
  wire $procmux$9137_Y
  wire $procmux$9135_Y
  wire width 2 $procmux$9131_Y
  wire width 2 $procmux$9129_Y
  wire width 2 $procmux$9105_Y
  wire $procmux$9101_Y
  wire width 2 $procmux$9097_Y
  wire width 2 $procmux$9085_Y
  wire width 2 $procmux$9083_Y
  wire $procmux$9079_Y
  wire $procmux$9077_Y
  wire width 2 $procmux$9073_Y
  wire width 2 $procmux$9071_Y
  wire $procmux$9062_CMP
  wire $procmux$9061_CMP
  wire $procmux$9060_CMP
  wire width 2 $procmux$9038_Y
  wire $procmux$9034_Y
  wire width 2 $procmux$9030_Y
  wire width 2 $procmux$9018_Y
  wire width 2 $procmux$9016_Y
  wire $procmux$9012_Y
  wire $procmux$9010_Y
  wire width 2 $procmux$9006_Y
  wire width 2 $procmux$9004_Y
  wire width 2 $procmux$8980_Y
  wire $procmux$8976_Y
  wire width 2 $procmux$8972_Y
  wire width 2 $procmux$8960_Y
  wire width 2 $procmux$8958_Y
  wire $procmux$8954_Y
  wire $procmux$8952_Y
  wire width 2 $procmux$8948_Y
  wire width 2 $procmux$8946_Y
  wire $procmux$8937_CMP
  wire $procmux$8936_CMP
  wire $procmux$8935_CMP
  wire width 2 $procmux$8913_Y
  wire $procmux$8909_Y
  wire width 2 $procmux$8905_Y
  wire width 2 $procmux$8893_Y
  wire width 2 $procmux$8891_Y
  wire $procmux$8887_Y
  wire $procmux$8885_Y
  wire width 2 $procmux$8881_Y
  wire width 2 $procmux$8879_Y
  wire width 2 $procmux$8855_Y
  wire $procmux$8851_Y
  wire width 2 $procmux$8847_Y
  wire width 2 $procmux$8835_Y
  wire width 2 $procmux$8833_Y
  wire $procmux$8829_Y
  wire $procmux$8827_Y
  wire width 2 $procmux$8823_Y
  wire width 2 $procmux$8821_Y
  wire $procmux$8812_CMP
  wire $procmux$8811_CMP
  wire $procmux$8810_CMP
  wire width 2 $procmux$8788_Y
  wire $procmux$8784_Y
  wire width 2 $procmux$8780_Y
  wire width 2 $procmux$8768_Y
  wire width 2 $procmux$8766_Y
  wire $procmux$8762_Y
  wire $procmux$8760_Y
  wire width 2 $procmux$8756_Y
  wire width 2 $procmux$8754_Y
  wire width 2 $procmux$8730_Y
  wire $procmux$8726_Y
  wire width 2 $procmux$8722_Y
  wire width 2 $procmux$8710_Y
  wire width 2 $procmux$8708_Y
  wire $procmux$8704_Y
  wire $procmux$8702_Y
  wire width 2 $procmux$8698_Y
  wire width 2 $procmux$8696_Y
  wire $procmux$8687_CMP
  wire $procmux$8686_CMP
  wire $procmux$8685_CMP
  wire width 2 $procmux$8663_Y
  wire $procmux$8659_Y
  wire width 2 $procmux$8655_Y
  wire width 2 $procmux$8643_Y
  wire width 2 $procmux$8641_Y
  wire $procmux$8637_Y
  wire $procmux$8635_Y
  wire width 2 $procmux$8631_Y
  wire width 2 $procmux$8629_Y
  wire width 2 $procmux$8605_Y
  wire $procmux$8601_Y
  wire width 2 $procmux$8597_Y
  wire width 2 $procmux$8585_Y
  wire width 2 $procmux$8583_Y
  wire $procmux$8579_Y
  wire $procmux$8577_Y
  wire width 2 $procmux$8573_Y
  wire width 2 $procmux$8571_Y
  wire $procmux$8562_CMP
  wire $procmux$8561_CMP
  wire $procmux$8560_CMP
  wire width 2 $procmux$8538_Y
  wire $procmux$8534_Y
  wire width 2 $procmux$8530_Y
  wire width 2 $procmux$8518_Y
  wire width 2 $procmux$8516_Y
  wire $procmux$8512_Y
  wire $procmux$8510_Y
  wire width 2 $procmux$8506_Y
  wire width 2 $procmux$8504_Y
  wire width 2 $procmux$8480_Y
  wire $procmux$8476_Y
  wire width 2 $procmux$8472_Y
  wire width 2 $procmux$8460_Y
  wire width 2 $procmux$8458_Y
  wire $procmux$8454_Y
  wire $procmux$8452_Y
  wire width 2 $procmux$8448_Y
  wire width 2 $procmux$8446_Y
  wire $procmux$8437_CMP
  wire $procmux$8436_CMP
  wire $procmux$8435_CMP
  wire width 2 $procmux$8413_Y
  wire $procmux$8409_Y
  wire width 2 $procmux$8405_Y
  wire width 2 $procmux$8393_Y
  wire width 2 $procmux$8391_Y
  wire $procmux$8387_Y
  wire $procmux$8385_Y
  wire width 2 $procmux$8381_Y
  wire width 2 $procmux$8379_Y
  wire width 2 $procmux$8355_Y
  wire $procmux$8351_Y
  wire width 2 $procmux$8347_Y
  wire width 2 $procmux$8335_Y
  wire width 2 $procmux$8333_Y
  wire $procmux$8329_Y
  wire $procmux$8327_Y
  wire width 2 $procmux$8323_Y
  wire width 2 $procmux$8321_Y
  wire $procmux$8312_CMP
  wire $procmux$8311_CMP
  wire $procmux$8310_CMP
  wire width 2 $procmux$8288_Y
  wire $procmux$8284_Y
  wire width 2 $procmux$8280_Y
  wire width 2 $procmux$8268_Y
  wire width 2 $procmux$8266_Y
  wire $procmux$8262_Y
  wire $procmux$8260_Y
  wire width 2 $procmux$8256_Y
  wire width 2 $procmux$8254_Y
  wire width 2 $procmux$8230_Y
  wire $procmux$8226_Y
  wire width 2 $procmux$8222_Y
  wire width 2 $procmux$8210_Y
  wire width 2 $procmux$8208_Y
  wire $procmux$8204_Y
  wire $procmux$8202_Y
  wire width 2 $procmux$8198_Y
  wire width 2 $procmux$8196_Y
  wire $procmux$8187_CMP
  wire $procmux$8186_CMP
  wire $procmux$8185_CMP
  wire width 2 $procmux$8163_Y
  wire $procmux$8159_Y
  wire width 2 $procmux$8155_Y
  wire width 2 $procmux$8143_Y
  wire width 2 $procmux$8141_Y
  wire $procmux$8137_Y
  wire $procmux$8135_Y
  wire width 2 $procmux$8131_Y
  wire width 2 $procmux$8129_Y
  wire width 2 $procmux$8105_Y
  wire $procmux$8101_Y
  wire width 2 $procmux$8097_Y
  wire width 2 $procmux$8085_Y
  wire width 2 $procmux$8083_Y
  wire $procmux$8079_Y
  wire $procmux$8077_Y
  wire width 2 $procmux$8073_Y
  wire width 2 $procmux$8071_Y
  wire $procmux$8062_CMP
  wire $procmux$8061_CMP
  wire $procmux$8060_CMP
  wire width 2 $procmux$8038_Y
  wire $procmux$8034_Y
  wire width 2 $procmux$8030_Y
  wire width 2 $procmux$8018_Y
  wire width 2 $procmux$8016_Y
  wire $procmux$8012_Y
  wire $procmux$8010_Y
  wire width 2 $procmux$8006_Y
  wire width 2 $procmux$8004_Y
  wire width 2 $procmux$7980_Y
  wire $procmux$7976_Y
  wire width 2 $procmux$7972_Y
  wire width 2 $procmux$7960_Y
  wire width 2 $procmux$7958_Y
  wire $procmux$7954_Y
  wire $procmux$7952_Y
  wire width 2 $procmux$7948_Y
  wire width 2 $procmux$7946_Y
  wire $procmux$7937_CMP
  wire $procmux$7936_CMP
  wire $procmux$7935_CMP
  wire width 2 $procmux$7913_Y
  wire $procmux$7909_Y
  wire width 2 $procmux$7905_Y
  wire width 2 $procmux$7893_Y
  wire width 2 $procmux$7891_Y
  wire $procmux$7887_Y
  wire $procmux$7885_Y
  wire width 2 $procmux$7881_Y
  wire width 2 $procmux$7879_Y
  wire width 2 $procmux$7855_Y
  wire $procmux$7851_Y
  wire width 2 $procmux$7847_Y
  wire width 2 $procmux$7835_Y
  wire width 2 $procmux$7833_Y
  wire $procmux$7829_Y
  wire $procmux$7827_Y
  wire width 2 $procmux$7823_Y
  wire width 2 $procmux$7821_Y
  wire $procmux$7812_CMP
  wire $procmux$7811_CMP
  wire $procmux$7810_CMP
  wire width 2 $procmux$7788_Y
  wire $procmux$7784_Y
  wire width 2 $procmux$7780_Y
  wire width 2 $procmux$7768_Y
  wire width 2 $procmux$7766_Y
  wire $procmux$7762_Y
  wire $procmux$7760_Y
  wire width 2 $procmux$7756_Y
  wire width 2 $procmux$7754_Y
  wire width 2 $procmux$7730_Y
  wire $procmux$7726_Y
  wire width 2 $procmux$7722_Y
  wire width 2 $procmux$7710_Y
  wire width 2 $procmux$7708_Y
  wire $procmux$7704_Y
  wire $procmux$7702_Y
  wire width 2 $procmux$7698_Y
  wire width 2 $procmux$7696_Y
  wire $procmux$7687_CMP
  wire $procmux$7686_CMP
  wire $procmux$7685_CMP
  wire width 2 $procmux$7663_Y
  wire $procmux$7659_Y
  wire width 2 $procmux$7655_Y
  wire width 2 $procmux$7643_Y
  wire width 2 $procmux$7641_Y
  wire $procmux$7637_Y
  wire $procmux$7635_Y
  wire width 2 $procmux$7631_Y
  wire width 2 $procmux$7629_Y
  wire width 2 $procmux$7605_Y
  wire $procmux$7601_Y
  wire width 2 $procmux$7597_Y
  wire width 2 $procmux$7585_Y
  wire width 2 $procmux$7583_Y
  wire $procmux$7579_Y
  wire $procmux$7577_Y
  wire width 2 $procmux$7573_Y
  wire width 2 $procmux$7571_Y
  wire $procmux$7562_CMP
  wire $procmux$7561_CMP
  wire $procmux$7560_CMP
  wire $procmux$7559_CMP
  wire $procmux$7558_CMP
  wire $procmux$7557_CMP
  wire $procmux$7556_CMP
  wire $procmux$7555_CMP
  wire $procmux$11180_CMP
  wire $procmux$11179_CMP
  wire $procmux$11178_CMP
  wire $procmux$11171_CMP
  wire $procmux$11170_CMP
  wire $procmux$11169_CMP
  wire $procmux$11162_CMP
  wire $procmux$11161_CMP
  wire $procmux$11160_CMP
  wire $procmux$11153_CMP
  wire $procmux$11152_CMP
  wire $procmux$11151_CMP
  wire $procmux$11144_CMP
  wire $procmux$11143_CMP
  wire $procmux$11142_CMP
  wire $procmux$11135_CMP
  wire $procmux$11134_CMP
  wire $procmux$11133_CMP
  wire $procmux$11126_CMP
  wire $procmux$11125_CMP
  wire $procmux$11124_CMP
  wire $procmux$11117_CMP
  wire $procmux$11116_CMP
  wire $procmux$11115_CMP
  wire $procmux$11108_CMP
  wire $procmux$11107_CMP
  wire $procmux$11106_CMP
  wire $procmux$11099_CMP
  wire $procmux$11098_CMP
  wire $procmux$11097_CMP
  wire $procmux$11090_CMP
  wire $procmux$11089_CMP
  wire $procmux$11088_CMP
  wire $procmux$11081_CMP
  wire $procmux$11080_CMP
  wire $procmux$11079_CMP
  wire $procmux$11072_CMP
  wire $procmux$11071_CMP
  wire $procmux$11070_CMP
  wire $procmux$11063_CMP
  wire $procmux$11062_CMP
  wire $procmux$11061_CMP
  wire $procmux$11054_CMP
  wire $procmux$11053_CMP
  wire $procmux$11052_CMP
  wire $procmux$11045_CMP
  wire $procmux$11044_CMP
  wire $procmux$11043_CMP
  wire $procmux$11036_CMP
  wire $procmux$11035_CMP
  wire $procmux$11034_CMP
  wire $procmux$11027_CMP
  wire $procmux$11026_CMP
  wire $procmux$11025_CMP
  wire $procmux$11018_CMP
  wire $procmux$11017_CMP
  wire $procmux$11016_CMP
  wire $procmux$11009_CMP
  wire $procmux$11008_CMP
  wire $procmux$11007_CMP
  wire $procmux$11000_CMP
  wire $procmux$10999_CMP
  wire $procmux$10998_CMP
  wire $procmux$10991_CMP
  wire $procmux$10990_CMP
  wire $procmux$10989_CMP
  wire $procmux$10982_CMP
  wire $procmux$10981_CMP
  wire $procmux$10980_CMP
  wire $procmux$10973_CMP
  wire $procmux$10972_CMP
  wire $procmux$10971_CMP
  wire $procmux$10964_CMP
  wire $procmux$10963_CMP
  wire $procmux$10962_CMP
  wire $procmux$10955_CMP
  wire $procmux$10954_CMP
  wire $procmux$10953_CMP
  wire $procmux$10946_CMP
  wire $procmux$10945_CMP
  wire $procmux$10944_CMP
  wire $procmux$10937_CMP
  wire $procmux$10936_CMP
  wire $procmux$10935_CMP
  wire width 2 $procmux$10913_Y
  wire $procmux$10909_Y
  wire width 2 $procmux$10905_Y
  wire width 2 $procmux$10893_Y
  wire width 2 $procmux$10891_Y
  wire $procmux$10887_Y
  wire $procmux$10885_Y
  wire width 2 $procmux$10881_Y
  wire width 2 $procmux$10879_Y
  wire width 2 $procmux$10855_Y
  wire $procmux$10851_Y
  wire width 2 $procmux$10847_Y
  wire width 2 $procmux$10835_Y
  wire width 2 $procmux$10833_Y
  wire $procmux$10829_Y
  wire $procmux$10827_Y
  wire width 2 $procmux$10823_Y
  wire width 2 $procmux$10821_Y
  wire $procmux$10812_CMP
  wire $procmux$10811_CMP
  wire $procmux$10810_CMP
  wire width 2 $procmux$10788_Y
  wire $procmux$10784_Y
  wire width 2 $procmux$10780_Y
  wire width 2 $procmux$10768_Y
  wire width 2 $procmux$10766_Y
  wire $procmux$10762_Y
  wire $procmux$10760_Y
  wire width 2 $procmux$10756_Y
  wire width 2 $procmux$10754_Y
  wire width 2 $procmux$10730_Y
  wire $procmux$10726_Y
  wire width 2 $procmux$10722_Y
  wire width 2 $procmux$10710_Y
  wire width 2 $procmux$10708_Y
  wire $procmux$10704_Y
  wire $procmux$10702_Y
  wire width 2 $procmux$10698_Y
  wire width 2 $procmux$10696_Y
  wire $procmux$10687_CMP
  wire $procmux$10686_CMP
  wire $procmux$10685_CMP
  wire width 2 $procmux$10663_Y
  wire $procmux$10659_Y
  wire width 2 $procmux$10655_Y
  wire width 2 $procmux$10643_Y
  wire width 2 $procmux$10641_Y
  wire $procmux$10637_Y
  wire $procmux$10635_Y
  wire width 2 $procmux$10631_Y
  wire width 2 $procmux$10629_Y
  wire width 2 $procmux$10605_Y
  wire $procmux$10601_Y
  wire width 2 $procmux$10597_Y
  wire width 2 $procmux$10585_Y
  wire width 2 $procmux$10583_Y
  wire $procmux$10579_Y
  wire $procmux$10577_Y
  wire width 2 $procmux$10573_Y
  wire width 2 $procmux$10571_Y
  wire $procmux$10562_CMP
  wire $procmux$10561_CMP
  wire $procmux$10560_CMP
  wire width 2 $procmux$10538_Y
  wire $procmux$10534_Y
  wire width 2 $procmux$10530_Y
  wire width 2 $procmux$10518_Y
  wire width 2 $procmux$10516_Y
  wire $procmux$10512_Y
  wire $procmux$10510_Y
  wire width 2 $procmux$10506_Y
  wire width 2 $procmux$10504_Y
  wire width 2 $procmux$10480_Y
  wire $procmux$10476_Y
  wire width 2 $procmux$10472_Y
  wire width 2 $procmux$10460_Y
  wire width 2 $procmux$10458_Y
  wire $procmux$10454_Y
  wire $procmux$10452_Y
  wire width 2 $procmux$10448_Y
  wire width 2 $procmux$10446_Y
  wire $procmux$10437_CMP
  wire $procmux$10436_CMP
  wire $procmux$10435_CMP
  wire width 2 $procmux$10413_Y
  wire $procmux$10409_Y
  wire width 2 $procmux$10405_Y
  wire width 2 $procmux$10393_Y
  wire width 2 $procmux$10391_Y
  wire $procmux$10387_Y
  wire $procmux$10385_Y
  wire width 2 $procmux$10381_Y
  wire width 2 $procmux$10379_Y
  wire width 2 $procmux$10355_Y
  wire $procmux$10351_Y
  wire width 2 $procmux$10347_Y
  wire width 2 $procmux$10335_Y
  wire width 2 $procmux$10333_Y
  wire $procmux$10329_Y
  wire $procmux$10327_Y
  wire width 2 $procmux$10323_Y
  wire width 2 $procmux$10321_Y
  wire $procmux$10312_CMP
  wire $procmux$10311_CMP
  wire $procmux$10310_CMP
  wire width 2 $procmux$10288_Y
  wire $procmux$10284_Y
  wire width 2 $procmux$10280_Y
  wire width 2 $procmux$10268_Y
  wire width 2 $procmux$10266_Y
  wire $procmux$10262_Y
  wire $procmux$10260_Y
  wire width 2 $procmux$10256_Y
  wire width 2 $procmux$10254_Y
  wire width 2 $procmux$10230_Y
  wire $procmux$10226_Y
  wire width 2 $procmux$10222_Y
  wire width 2 $procmux$10210_Y
  wire width 2 $procmux$10208_Y
  wire $procmux$10204_Y
  wire $procmux$10202_Y
  wire width 2 $procmux$10198_Y
  wire width 2 $procmux$10196_Y
  wire $procmux$10187_CMP
  wire $procmux$10186_CMP
  wire $procmux$10185_CMP
  wire width 2 $procmux$10163_Y
  wire $procmux$10159_Y
  wire width 2 $procmux$10155_Y
  wire width 2 $procmux$10143_Y
  wire width 2 $procmux$10141_Y
  wire $procmux$10137_Y
  wire $procmux$10135_Y
  wire width 2 $procmux$10131_Y
  wire width 2 $procmux$10129_Y
  wire width 2 $procmux$10105_Y
  wire $procmux$10101_Y
  wire width 2 $procmux$10097_Y
  wire width 2 $procmux$10085_Y
  wire width 2 $procmux$10083_Y
  wire $procmux$10079_Y
  wire $procmux$10077_Y
  wire width 2 $procmux$10073_Y
  wire width 2 $procmux$10071_Y
  wire $procmux$10062_CMP
  wire $procmux$10061_CMP
  wire $procmux$10060_CMP
  wire width 2 $procmux$10038_Y
  wire $procmux$10034_Y
  wire width 2 $procmux$10030_Y
  wire width 2 $procmux$10018_Y
  wire width 2 $procmux$10016_Y
  wire $procmux$10012_Y
  wire $procmux$10010_Y
  wire width 2 $procmux$10006_Y
  wire width 2 $procmux$10004_Y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1415
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1413
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1411
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1409
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1407
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1405
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1403
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1401
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1399
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1397
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1395
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1393
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1391
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1389
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1387
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1385
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1383
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1381
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1379
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1377
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1375
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1373
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1371
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1369
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1367
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1365
  wire $99y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $996
  wire $994y
  wire $993y
  wire $992y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $991
  wire $989y
  wire $988y
  wire $987y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $986
  wire $984y
  wire $983y
  wire $982y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $98
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $971
  wire $96y
  wire $969y
  wire $968y
  wire $967y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $966
  wire $964y
  wire $963y
  wire $962y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $961
  wire $95y
  wire $959y
  wire $958y
  wire $957y
  wire $94y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $949
  wire $947y
  wire $946y
  wire $945y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $944
  wire $942y
  wire $941y
  wire $940y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $939
  wire $937y
  wire $936y
  wire $935y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $93
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $924
  wire $922y
  wire $921y
  wire $920y
  wire $91y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $919
  wire $917y
  wire $916y
  wire $915y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $914
  wire $912y
  wire $911y
  wire $910y
  wire $90y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $902
  wire $900y
  wire $89y
  wire $899y
  wire $898y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $897
  wire $895y
  wire $894y
  wire $893y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $892
  wire $890y
  wire $889y
  wire $888y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $877
  wire $875y
  wire $874y
  wire $873y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $872
  wire $870y
  wire $869y
  wire $868y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $867
  wire $865y
  wire $864y
  wire $863y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $855
  wire $853y
  wire $852y
  wire $851y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $850
  attribute \unused_bits "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53"
  wire width 54 $84y
  wire $848y
  wire $847y
  wire $846y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $845
  wire $843y
  wire $842y
  wire $841y
  wire $83y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $830
  wire $82y
  wire $828y
  wire $827y
  wire $826y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $825
  wire $823y
  wire $822y
  wire $821y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $820
  wire $81y
  wire $818y
  wire $817y
  wire $816y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $808
  wire $806y
  wire $805y
  wire $804y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $803
  wire $801y
  wire $800y
  wire $799y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $798
  wire $796y
  wire $795y
  wire $794y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $783
  wire $781y
  wire $780y
  wire $779y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $778
  wire $776y
  wire $775y
  wire $774y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $773
  wire $771y
  wire $770y
  wire $769y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $761
  wire $759y
  wire $758y
  wire $757y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $756
  wire $754y
  wire $753y
  wire $752y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $751
  wire $749y
  wire $748y
  wire $747y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $736
  wire $734y
  wire $733y
  wire $732y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $731
  wire $729y
  wire $728y
  wire $727y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $726
  wire $724y
  wire $723y
  wire $722y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $714
  wire $712y
  wire $711y
  wire $710y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $709
  wire $707y
  wire $706y
  wire $705y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $704
  wire $702y
  wire $701y
  wire $700y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $689
  wire $687y
  wire $686y
  wire $685y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $684
  wire $682y
  wire $681y
  wire $680y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $679
  wire $677y
  wire $676y
  wire $675y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $667
  wire $665y
  wire $664y
  wire $663y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $662
  wire $660y
  wire $659y
  wire $658y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $657
  wire $655y
  wire $654y
  wire $653y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $642
  wire $640y
  wire $639y
  wire $638y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $637
  wire $635y
  wire $634y
  wire $633y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $632
  wire $630y
  wire $629y
  wire $628y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $620
  wire $618y
  wire $617y
  wire $616y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $615
  wire $613y
  wire $612y
  wire $611y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $610
  wire $608y
  wire $607y
  wire $606y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $595
  wire $593y
  wire $592y
  wire $591y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $590
  wire $588y
  wire $587y
  wire $586y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $585
  wire $583y
  wire $582y
  wire $581y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $573
  wire $571y
  wire $570y
  wire $569y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $568
  wire $566y
  wire $565y
  wire $564y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $563
  wire $561y
  wire $560y
  wire $559y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $548
  wire $546y
  wire $545y
  wire $544y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $543
  wire $541y
  wire $540y
  wire $539y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $538
  wire $536y
  wire $535y
  wire $534y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $526
  wire $524y
  wire $523y
  wire $522y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $521
  wire $519y
  wire $518y
  wire $517y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $516
  wire $514y
  wire $513y
  wire $512y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $501
  wire $499y
  wire $498y
  wire $497y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $496
  wire $494y
  wire $493y
  wire $492y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $491
  wire $489y
  wire $488y
  wire $487y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $479
  wire $477y
  wire $476y
  wire $475y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $474
  wire $472y
  wire $471y
  wire $470y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $469
  wire $467y
  wire $466y
  wire $465y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $454
  wire $452y
  wire $451y
  wire $450y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $449
  wire $447y
  wire $446y
  wire $445y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $444
  wire $442y
  wire $441y
  wire $440y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $432
  wire $430y
  wire $429y
  wire $428y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $427
  wire $425y
  wire $424y
  wire $423y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $422
  wire $420y
  wire $419y
  wire $418y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $407
  wire $405y
  wire $404y
  wire $403y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $402
  wire $400y
  wire $399y
  wire $398y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $397
  wire $395y
  wire $394y
  wire $393y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $385
  wire $383y
  wire $382y
  wire $381y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $380
  wire $378y
  wire $377y
  wire $376y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $375
  wire $373y
  wire $372y
  wire $371y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $360
  wire $358y
  wire $357y
  wire $356y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $355
  wire $353y
  wire $352y
  wire $351y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $350
  wire $348y
  wire $347y
  wire $346y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $338
  wire $336y
  wire $335y
  wire $334y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $333
  wire $331y
  wire $330y
  wire $329y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $328
  wire $326y
  wire $325y
  wire $324y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $313
  wire $311y
  wire $310y
  wire $309y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $308
  wire $306y
  wire $305y
  wire $304y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $303
  wire $301y
  wire $300y
  wire $299y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $291
  wire $289y
  wire $288y
  wire $287y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $286
  wire $284y
  wire $283y
  wire $282y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $281
  wire $279y
  wire $278y
  wire $277y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $266
  wire $264y
  wire $263y
  wire $262y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $261
  wire $259y
  wire $258y
  wire $257y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $256
  wire $254y
  wire $253y
  wire $252y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $244
  wire $242y
  wire $241y
  wire $240y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $239
  wire $237y
  wire $236y
  wire $235y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $234
  wire $232y
  wire $231y
  wire $230y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $219
  wire $217y
  wire $216y
  wire $215y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $214
  wire $212y
  wire $211y
  wire $210y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $209
  wire $207y
  wire $206y
  wire $205y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $197
  wire $195y
  wire $194y
  wire $193y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $192
  wire $190y
  wire $189y
  wire $188y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $187
  wire $185y
  wire $184y
  wire $183y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $172
  wire $170y
  wire $169y
  wire $168y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $167
  wire $165y
  wire $164y
  wire $163y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $162
  wire $160y
  wire $159y
  wire $158y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $150
  wire $148y
  wire $147y
  wire $146y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $145
  wire $143y
  wire $142y
  wire $141y
  wire $1416y
  wire $1414y
  wire $1412y
  wire $1410y
  wire $1408y
  wire $1406y
  wire $1404y
  wire $1402y
  wire $1400y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $140
  wire $1398y
  wire $1396y
  wire $1394y
  wire $1392y
  wire $1390y
  wire $138y
  wire $1388y
  wire $1386y
  wire $1384y
  wire $1382y
  wire $1380y
  wire $137y
  wire $1378y
  wire $1376y
  wire $1374y
  wire $1372y
  wire $1370y
  wire $136y
  wire $1368y
  wire $1366y
  wire $1364y
  wire $1361y
  wire $1360y
  wire $1359y
  wire $1358y
  wire $1357y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1347
  wire $1345y
  wire $1344y
  wire $1343y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1342
  wire $1340y
  wire $1339y
  wire $1338y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1337
  wire $1335y
  wire $1334y
  wire $1333y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1325
  wire $1323y
  wire $1322y
  wire $1321y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1320
  wire $1318y
  wire $1317y
  wire $1316y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1315
  wire $1313y
  wire $1312y
  wire $1311y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1300
  wire $1298y
  wire $1297y
  wire $1296y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1295
  wire $1293y
  wire $1292y
  wire $1291y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1290
  wire $1288y
  wire $1287y
  wire $1286y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1278
  wire $1276y
  wire $1275y
  wire $1274y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1273
  wire $1271y
  wire $1270y
  wire $1269y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1268
  wire $1266y
  wire $1265y
  wire $1264y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1253
  wire $1251y
  wire $1250y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $125
  wire $1249y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1248
  wire $1246y
  wire $1245y
  wire $1244y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1243
  wire $1241y
  wire $1240y
  wire $123y
  wire $1239y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1231
  wire $122y
  wire $1229y
  wire $1228y
  wire $1227y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1226
  wire $1224y
  wire $1223y
  wire $1222y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1221
  wire $121y
  wire $1219y
  wire $1218y
  wire $1217y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1206
  wire $1204y
  wire $1203y
  wire $1202y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1201
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $120
  wire $1199y
  wire $1198y
  wire $1197y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1196
  wire $1194y
  wire $1193y
  wire $1192y
  wire $118y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1184
  wire $1182y
  wire $1181y
  wire $1180y
  wire $117y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1179
  wire $1177y
  wire $1176y
  wire $1175y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1174
  wire $1172y
  wire $1171y
  wire $1170y
  wire $116y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1159
  wire $1157y
  wire $1156y
  wire $1155y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1154
  wire $1152y
  wire $1151y
  wire $1150y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $115
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1149
  wire $1147y
  wire $1146y
  wire $1145y
  wire $113y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1137
  wire $1135y
  wire $1134y
  wire $1133y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1132
  wire $1130y
  wire $112y
  wire $1129y
  wire $1128y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1127
  wire $1125y
  wire $1124y
  wire $1123y
  wire $111y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1112
  wire $1110y
  wire $1109y
  wire $1108y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1107
  wire $1105y
  wire $1104y
  wire $1103y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1102
  wire $1100y
  wire $1099y
  wire $1098y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1090
  wire $1088y
  wire $1087y
  wire $1086y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1085
  wire $1083y
  wire $1082y
  wire $1081y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1080
  wire $1078y
  wire $1077y
  wire $1076y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1065
  wire $1063y
  wire $1062y
  wire $1061y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1060
  wire $1058y
  wire $1057y
  wire $1056y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1055
  wire $1053y
  wire $1052y
  wire $1051y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1043
  wire $1041y
  wire $1040y
  wire $1039y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1038
  wire $1036y
  wire $1035y
  wire $1034y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1033
  wire $1031y
  wire $1030y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $103
  wire $1029y
  wire $101y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1018
  wire $1016y
  wire $1015y
  wire $1014y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1013
  wire $1011y
  wire $1010y
  wire $100y
  wire $1009y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1008
  wire $1006y
  wire $1005y
  wire $1004y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$999
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$997
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$995
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$990
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$985
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$97
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$952
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$950
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$948
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$943
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$938
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$92
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$905
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$903
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$901
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$896
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$891
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$858
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$856
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$854
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$849
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$844
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$811
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$809
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$807
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$802
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$797
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$764
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$762
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$760
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$755
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$750
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$717
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$715
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$713
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$708
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$703
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$670
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$668
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$666
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$661
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$656
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$623
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$621
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$619
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$614
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$609
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$576
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$574
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$572
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$567
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$562
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$529
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$527
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$525
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$520
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$515
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$482
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$480
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$478
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$473
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$468
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$435
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$433
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$431
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$426
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$421
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$388
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$386
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$384
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$379
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$374
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$341
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$339
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$337
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$332
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$327
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$294
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$292
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$290
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$285
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$280
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$245
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$243
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$200
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$198
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$196
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$191
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$186
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$153
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$151
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$149
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$144
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$139
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1328
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1326
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1324
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1319
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1314
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1281
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1279
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1277
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1272
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1267
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1234
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1230
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1225
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1220
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1187
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1185
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1183
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1178
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1173
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1140
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1138
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1136
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1131
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1126
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1093
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1091
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1089
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1084
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1079
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$106
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1046
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1044
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1042
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$104
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1037
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1032
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$102
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$974
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$972
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$970
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$965
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$960
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$927
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$925
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$923
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$918
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$913
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$880
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$878
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$876
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$871
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$866
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$833
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$831
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$829
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$824
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$819
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$786
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$784
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$782
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$777
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$772
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$739
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$737
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$735
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$730
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$725
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$692
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$690
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$688
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$683
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$678
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$645
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$643
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$641
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$636
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$631
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$598
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$596
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$594
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$589
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$584
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$551
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$549
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$547
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$542
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$537
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$504
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$502
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$500
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$495
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$490
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$457
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$455
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$453
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$448
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$443
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$410
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$408
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$406
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$401
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$396
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$363
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$361
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$359
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$354
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$349
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$316
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$314
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$312
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$307
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$302
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$269
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$267
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$265
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$260
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$255
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$220
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$213
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$175
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$173
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$171
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$166
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$161
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1350
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1348
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1346
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1341
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1336
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1303
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1301
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1299
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1294
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1289
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$128
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$126
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1256
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1254
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1242
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$124
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1209
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1205
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1200
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1195
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$119
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1162
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1160
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1158
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1153
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1148
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$114
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1115
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1113
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1111
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1106
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1101
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1068
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1066
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1064
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1059
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1054
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1021
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1019
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1017
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1012
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1007
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:62.27"
  cell \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.u_alu_b.u_adder \u_adder
    connect \sum \add_result [15:0]
    connect \cout \add_carry
    connect \cin 2'00
    connect \b $84y [15:0]
    connect \a \a [15:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9994
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$443
    connect \S $442y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9992
    parameter \WIDTH 1
    connect \Y $444
    connect \S $442y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9990
    parameter \WIDTH 2
    connect \Y \max_result [15:14]
    connect \S $444
    connect \B $$root.ternary_pkg.t_max.t_max$443
    connect \A $$root.ternary_pkg.t_max.t_max$457
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9982
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$448
    connect \S $444
    connect \B 2'x
    connect \A $procmux$9980_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9980
    parameter \WIDTH 2
    connect \Y $procmux$9980_Y
    connect \S $447y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$443
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9978
    parameter \WIDTH 1
    connect \Y $449
    connect \S $444
    connect \B 1'x
    connect \A $procmux$9976_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9976
    parameter \WIDTH 1
    connect \Y $procmux$9976_Y
    connect \S $447y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9974
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$457
    connect \S $444
    connect \B 2'x
    connect \A $procmux$9972_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9972
    parameter \WIDTH 2
    connect \Y $procmux$9972_Y
    connect \S $449
    connect \B $$root.ternary_pkg.t_max.t_max$448
    connect \A $$root.ternary_pkg.t_max.t_max$455
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9962
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$453
    connect \S $444
    connect \B 2'x
    connect \A $procmux$9960_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9960
    parameter \WIDTH 2
    connect \Y $procmux$9960_Y
    connect \S $449
    connect \B 2'x
    connect \A $procmux$9958_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9958
    parameter \WIDTH 2
    connect \Y $procmux$9958_Y
    connect \S $452y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$448
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9956
    parameter \WIDTH 1
    connect \Y $454
    connect \S $444
    connect \B 1'x
    connect \A $procmux$9954_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9954
    parameter \WIDTH 1
    connect \Y $procmux$9954_Y
    connect \S $449
    connect \B 1'x
    connect \A $procmux$9952_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9952
    parameter \WIDTH 1
    connect \Y $procmux$9952_Y
    connect \S $452y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9950
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$455
    connect \S $444
    connect \B 2'x
    connect \A $procmux$9948_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9948
    parameter \WIDTH 2
    connect \Y $procmux$9948_Y
    connect \S $449
    connect \B 2'x
    connect \A $procmux$9946_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9946
    parameter \WIDTH 2
    connect \Y $procmux$9946_Y
    connect \S $454
    connect \B $$root.ternary_pkg.t_max.t_max$453
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9937_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9937_CMP
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9936_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9936_CMP
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9935_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9935_CMP
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9934
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [17:16]
    connect \S { $procmux$9937_CMP $procmux$9936_CMP $procmux$9935_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9927
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$468
    connect \S $467y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9925
    parameter \WIDTH 1
    connect \Y $469
    connect \S $467y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9923
    parameter \WIDTH 2
    connect \Y \min_result [17:16]
    connect \S $469
    connect \B $$root.ternary_pkg.t_min.t_min$468
    connect \A $$root.ternary_pkg.t_min.t_min$482
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9915
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$473
    connect \S $469
    connect \B 2'x
    connect \A $procmux$9913_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9913
    parameter \WIDTH 2
    connect \Y $procmux$9913_Y
    connect \S $472y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$468
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9911
    parameter \WIDTH 1
    connect \Y $474
    connect \S $469
    connect \B 1'x
    connect \A $procmux$9909_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9909
    parameter \WIDTH 1
    connect \Y $procmux$9909_Y
    connect \S $472y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9907
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$482
    connect \S $469
    connect \B 2'x
    connect \A $procmux$9905_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9905
    parameter \WIDTH 2
    connect \Y $procmux$9905_Y
    connect \S $474
    connect \B $$root.ternary_pkg.t_min.t_min$473
    connect \A $$root.ternary_pkg.t_min.t_min$480
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9895
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$478
    connect \S $469
    connect \B 2'x
    connect \A $procmux$9893_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9893
    parameter \WIDTH 2
    connect \Y $procmux$9893_Y
    connect \S $474
    connect \B 2'x
    connect \A $procmux$9891_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9891
    parameter \WIDTH 2
    connect \Y $procmux$9891_Y
    connect \S $477y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$473
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9889
    parameter \WIDTH 1
    connect \Y $479
    connect \S $469
    connect \B 1'x
    connect \A $procmux$9887_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9887
    parameter \WIDTH 1
    connect \Y $procmux$9887_Y
    connect \S $474
    connect \B 1'x
    connect \A $procmux$9885_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9885
    parameter \WIDTH 1
    connect \Y $procmux$9885_Y
    connect \S $477y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9883
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$480
    connect \S $469
    connect \B 2'x
    connect \A $procmux$9881_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9881
    parameter \WIDTH 2
    connect \Y $procmux$9881_Y
    connect \S $474
    connect \B 2'x
    connect \A $procmux$9879_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9879
    parameter \WIDTH 2
    connect \Y $procmux$9879_Y
    connect \S $479
    connect \B $$root.ternary_pkg.t_min.t_min$478
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9869
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$490
    connect \S $489y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9867
    parameter \WIDTH 1
    connect \Y $491
    connect \S $489y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9865
    parameter \WIDTH 2
    connect \Y \max_result [17:16]
    connect \S $491
    connect \B $$root.ternary_pkg.t_max.t_max$490
    connect \A $$root.ternary_pkg.t_max.t_max$504
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9857
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$495
    connect \S $491
    connect \B 2'x
    connect \A $procmux$9855_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9855
    parameter \WIDTH 2
    connect \Y $procmux$9855_Y
    connect \S $494y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$490
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9853
    parameter \WIDTH 1
    connect \Y $496
    connect \S $491
    connect \B 1'x
    connect \A $procmux$9851_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9851
    parameter \WIDTH 1
    connect \Y $procmux$9851_Y
    connect \S $494y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9849
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$504
    connect \S $491
    connect \B 2'x
    connect \A $procmux$9847_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9847
    parameter \WIDTH 2
    connect \Y $procmux$9847_Y
    connect \S $496
    connect \B $$root.ternary_pkg.t_max.t_max$495
    connect \A $$root.ternary_pkg.t_max.t_max$502
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9837
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$500
    connect \S $491
    connect \B 2'x
    connect \A $procmux$9835_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9835
    parameter \WIDTH 2
    connect \Y $procmux$9835_Y
    connect \S $496
    connect \B 2'x
    connect \A $procmux$9833_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9833
    parameter \WIDTH 2
    connect \Y $procmux$9833_Y
    connect \S $499y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$495
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9831
    parameter \WIDTH 1
    connect \Y $501
    connect \S $491
    connect \B 1'x
    connect \A $procmux$9829_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9829
    parameter \WIDTH 1
    connect \Y $procmux$9829_Y
    connect \S $496
    connect \B 1'x
    connect \A $procmux$9827_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9827
    parameter \WIDTH 1
    connect \Y $procmux$9827_Y
    connect \S $499y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9825
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$502
    connect \S $491
    connect \B 2'x
    connect \A $procmux$9823_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9823
    parameter \WIDTH 2
    connect \Y $procmux$9823_Y
    connect \S $496
    connect \B 2'x
    connect \A $procmux$9821_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9821
    parameter \WIDTH 2
    connect \Y $procmux$9821_Y
    connect \S $501
    connect \B $$root.ternary_pkg.t_max.t_max$500
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9812_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9812_CMP
    connect \B 2'10
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9811_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9811_CMP
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9810_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9810_CMP
    connect \B 2'01
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9809
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [19:18]
    connect \S { $procmux$9812_CMP $procmux$9811_CMP $procmux$9810_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9802
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$515
    connect \S $514y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9800
    parameter \WIDTH 1
    connect \Y $516
    connect \S $514y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9798
    parameter \WIDTH 2
    connect \Y \min_result [19:18]
    connect \S $516
    connect \B $$root.ternary_pkg.t_min.t_min$515
    connect \A $$root.ternary_pkg.t_min.t_min$529
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9790
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$520
    connect \S $516
    connect \B 2'x
    connect \A $procmux$9788_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9788
    parameter \WIDTH 2
    connect \Y $procmux$9788_Y
    connect \S $519y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$515
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9786
    parameter \WIDTH 1
    connect \Y $521
    connect \S $516
    connect \B 1'x
    connect \A $procmux$9784_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9784
    parameter \WIDTH 1
    connect \Y $procmux$9784_Y
    connect \S $519y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9782
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$529
    connect \S $516
    connect \B 2'x
    connect \A $procmux$9780_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9780
    parameter \WIDTH 2
    connect \Y $procmux$9780_Y
    connect \S $521
    connect \B $$root.ternary_pkg.t_min.t_min$520
    connect \A $$root.ternary_pkg.t_min.t_min$527
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9770
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$525
    connect \S $516
    connect \B 2'x
    connect \A $procmux$9768_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9768
    parameter \WIDTH 2
    connect \Y $procmux$9768_Y
    connect \S $521
    connect \B 2'x
    connect \A $procmux$9766_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9766
    parameter \WIDTH 2
    connect \Y $procmux$9766_Y
    connect \S $524y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$520
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9764
    parameter \WIDTH 1
    connect \Y $526
    connect \S $516
    connect \B 1'x
    connect \A $procmux$9762_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9762
    parameter \WIDTH 1
    connect \Y $procmux$9762_Y
    connect \S $521
    connect \B 1'x
    connect \A $procmux$9760_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9760
    parameter \WIDTH 1
    connect \Y $procmux$9760_Y
    connect \S $524y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9758
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$527
    connect \S $516
    connect \B 2'x
    connect \A $procmux$9756_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9756
    parameter \WIDTH 2
    connect \Y $procmux$9756_Y
    connect \S $521
    connect \B 2'x
    connect \A $procmux$9754_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9754
    parameter \WIDTH 2
    connect \Y $procmux$9754_Y
    connect \S $526
    connect \B $$root.ternary_pkg.t_min.t_min$525
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9744
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$537
    connect \S $536y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9742
    parameter \WIDTH 1
    connect \Y $538
    connect \S $536y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9740
    parameter \WIDTH 2
    connect \Y \max_result [19:18]
    connect \S $538
    connect \B $$root.ternary_pkg.t_max.t_max$537
    connect \A $$root.ternary_pkg.t_max.t_max$551
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9732
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$542
    connect \S $538
    connect \B 2'x
    connect \A $procmux$9730_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9730
    parameter \WIDTH 2
    connect \Y $procmux$9730_Y
    connect \S $541y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$537
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9728
    parameter \WIDTH 1
    connect \Y $543
    connect \S $538
    connect \B 1'x
    connect \A $procmux$9726_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9726
    parameter \WIDTH 1
    connect \Y $procmux$9726_Y
    connect \S $541y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9724
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$551
    connect \S $538
    connect \B 2'x
    connect \A $procmux$9722_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9722
    parameter \WIDTH 2
    connect \Y $procmux$9722_Y
    connect \S $543
    connect \B $$root.ternary_pkg.t_max.t_max$542
    connect \A $$root.ternary_pkg.t_max.t_max$549
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9712
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$547
    connect \S $538
    connect \B 2'x
    connect \A $procmux$9710_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9710
    parameter \WIDTH 2
    connect \Y $procmux$9710_Y
    connect \S $543
    connect \B 2'x
    connect \A $procmux$9708_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9708
    parameter \WIDTH 2
    connect \Y $procmux$9708_Y
    connect \S $546y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$542
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9706
    parameter \WIDTH 1
    connect \Y $548
    connect \S $538
    connect \B 1'x
    connect \A $procmux$9704_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9704
    parameter \WIDTH 1
    connect \Y $procmux$9704_Y
    connect \S $543
    connect \B 1'x
    connect \A $procmux$9702_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9702
    parameter \WIDTH 1
    connect \Y $procmux$9702_Y
    connect \S $546y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9700
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$549
    connect \S $538
    connect \B 2'x
    connect \A $procmux$9698_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9698
    parameter \WIDTH 2
    connect \Y $procmux$9698_Y
    connect \S $543
    connect \B 2'x
    connect \A $procmux$9696_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9696
    parameter \WIDTH 2
    connect \Y $procmux$9696_Y
    connect \S $548
    connect \B $$root.ternary_pkg.t_max.t_max$547
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9687_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9687_CMP
    connect \B 2'10
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9686_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9686_CMP
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9685_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9685_CMP
    connect \B 2'01
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9684
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [21:20]
    connect \S { $procmux$9687_CMP $procmux$9686_CMP $procmux$9685_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9677
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$562
    connect \S $561y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9675
    parameter \WIDTH 1
    connect \Y $563
    connect \S $561y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9673
    parameter \WIDTH 2
    connect \Y \min_result [21:20]
    connect \S $563
    connect \B $$root.ternary_pkg.t_min.t_min$562
    connect \A $$root.ternary_pkg.t_min.t_min$576
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9665
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$567
    connect \S $563
    connect \B 2'x
    connect \A $procmux$9663_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9663
    parameter \WIDTH 2
    connect \Y $procmux$9663_Y
    connect \S $566y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$562
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9661
    parameter \WIDTH 1
    connect \Y $568
    connect \S $563
    connect \B 1'x
    connect \A $procmux$9659_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9659
    parameter \WIDTH 1
    connect \Y $procmux$9659_Y
    connect \S $566y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9657
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$576
    connect \S $563
    connect \B 2'x
    connect \A $procmux$9655_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9655
    parameter \WIDTH 2
    connect \Y $procmux$9655_Y
    connect \S $568
    connect \B $$root.ternary_pkg.t_min.t_min$567
    connect \A $$root.ternary_pkg.t_min.t_min$574
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9645
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$572
    connect \S $563
    connect \B 2'x
    connect \A $procmux$9643_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9643
    parameter \WIDTH 2
    connect \Y $procmux$9643_Y
    connect \S $568
    connect \B 2'x
    connect \A $procmux$9641_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9641
    parameter \WIDTH 2
    connect \Y $procmux$9641_Y
    connect \S $571y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$567
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9639
    parameter \WIDTH 1
    connect \Y $573
    connect \S $563
    connect \B 1'x
    connect \A $procmux$9637_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9637
    parameter \WIDTH 1
    connect \Y $procmux$9637_Y
    connect \S $568
    connect \B 1'x
    connect \A $procmux$9635_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9635
    parameter \WIDTH 1
    connect \Y $procmux$9635_Y
    connect \S $571y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9633
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$574
    connect \S $563
    connect \B 2'x
    connect \A $procmux$9631_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9631
    parameter \WIDTH 2
    connect \Y $procmux$9631_Y
    connect \S $568
    connect \B 2'x
    connect \A $procmux$9629_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9629
    parameter \WIDTH 2
    connect \Y $procmux$9629_Y
    connect \S $573
    connect \B $$root.ternary_pkg.t_min.t_min$572
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9619
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$584
    connect \S $583y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9617
    parameter \WIDTH 1
    connect \Y $585
    connect \S $583y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9615
    parameter \WIDTH 2
    connect \Y \max_result [21:20]
    connect \S $585
    connect \B $$root.ternary_pkg.t_max.t_max$584
    connect \A $$root.ternary_pkg.t_max.t_max$598
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9607
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$589
    connect \S $585
    connect \B 2'x
    connect \A $procmux$9605_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9605
    parameter \WIDTH 2
    connect \Y $procmux$9605_Y
    connect \S $588y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$584
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9603
    parameter \WIDTH 1
    connect \Y $590
    connect \S $585
    connect \B 1'x
    connect \A $procmux$9601_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9601
    parameter \WIDTH 1
    connect \Y $procmux$9601_Y
    connect \S $588y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9599
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$598
    connect \S $585
    connect \B 2'x
    connect \A $procmux$9597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9597
    parameter \WIDTH 2
    connect \Y $procmux$9597_Y
    connect \S $590
    connect \B $$root.ternary_pkg.t_max.t_max$589
    connect \A $$root.ternary_pkg.t_max.t_max$596
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9587
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$594
    connect \S $585
    connect \B 2'x
    connect \A $procmux$9585_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9585
    parameter \WIDTH 2
    connect \Y $procmux$9585_Y
    connect \S $590
    connect \B 2'x
    connect \A $procmux$9583_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9583
    parameter \WIDTH 2
    connect \Y $procmux$9583_Y
    connect \S $593y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$589
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9581
    parameter \WIDTH 1
    connect \Y $595
    connect \S $585
    connect \B 1'x
    connect \A $procmux$9579_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9579
    parameter \WIDTH 1
    connect \Y $procmux$9579_Y
    connect \S $590
    connect \B 1'x
    connect \A $procmux$9577_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9577
    parameter \WIDTH 1
    connect \Y $procmux$9577_Y
    connect \S $593y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9575
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$596
    connect \S $585
    connect \B 2'x
    connect \A $procmux$9573_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9573
    parameter \WIDTH 2
    connect \Y $procmux$9573_Y
    connect \S $590
    connect \B 2'x
    connect \A $procmux$9571_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9571
    parameter \WIDTH 2
    connect \Y $procmux$9571_Y
    connect \S $595
    connect \B $$root.ternary_pkg.t_max.t_max$594
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9562_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9562_CMP
    connect \B 2'10
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9561_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9561_CMP
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9560_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9560_CMP
    connect \B 2'01
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9559
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [23:22]
    connect \S { $procmux$9562_CMP $procmux$9561_CMP $procmux$9560_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9552
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$609
    connect \S $608y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9550
    parameter \WIDTH 1
    connect \Y $610
    connect \S $608y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9548
    parameter \WIDTH 2
    connect \Y \min_result [23:22]
    connect \S $610
    connect \B $$root.ternary_pkg.t_min.t_min$609
    connect \A $$root.ternary_pkg.t_min.t_min$623
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9540
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$614
    connect \S $610
    connect \B 2'x
    connect \A $procmux$9538_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9538
    parameter \WIDTH 2
    connect \Y $procmux$9538_Y
    connect \S $613y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$609
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9536
    parameter \WIDTH 1
    connect \Y $615
    connect \S $610
    connect \B 1'x
    connect \A $procmux$9534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9534
    parameter \WIDTH 1
    connect \Y $procmux$9534_Y
    connect \S $613y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9532
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$623
    connect \S $610
    connect \B 2'x
    connect \A $procmux$9530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9530
    parameter \WIDTH 2
    connect \Y $procmux$9530_Y
    connect \S $615
    connect \B $$root.ternary_pkg.t_min.t_min$614
    connect \A $$root.ternary_pkg.t_min.t_min$621
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9520
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$619
    connect \S $610
    connect \B 2'x
    connect \A $procmux$9518_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9518
    parameter \WIDTH 2
    connect \Y $procmux$9518_Y
    connect \S $615
    connect \B 2'x
    connect \A $procmux$9516_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9516
    parameter \WIDTH 2
    connect \Y $procmux$9516_Y
    connect \S $618y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$614
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9514
    parameter \WIDTH 1
    connect \Y $620
    connect \S $610
    connect \B 1'x
    connect \A $procmux$9512_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9512
    parameter \WIDTH 1
    connect \Y $procmux$9512_Y
    connect \S $615
    connect \B 1'x
    connect \A $procmux$9510_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9510
    parameter \WIDTH 1
    connect \Y $procmux$9510_Y
    connect \S $618y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9508
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$621
    connect \S $610
    connect \B 2'x
    connect \A $procmux$9506_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9506
    parameter \WIDTH 2
    connect \Y $procmux$9506_Y
    connect \S $615
    connect \B 2'x
    connect \A $procmux$9504_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9504
    parameter \WIDTH 2
    connect \Y $procmux$9504_Y
    connect \S $620
    connect \B $$root.ternary_pkg.t_min.t_min$619
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9494
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$631
    connect \S $630y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9492
    parameter \WIDTH 1
    connect \Y $632
    connect \S $630y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9490
    parameter \WIDTH 2
    connect \Y \max_result [23:22]
    connect \S $632
    connect \B $$root.ternary_pkg.t_max.t_max$631
    connect \A $$root.ternary_pkg.t_max.t_max$645
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9482
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$636
    connect \S $632
    connect \B 2'x
    connect \A $procmux$9480_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9480
    parameter \WIDTH 2
    connect \Y $procmux$9480_Y
    connect \S $635y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$631
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9478
    parameter \WIDTH 1
    connect \Y $637
    connect \S $632
    connect \B 1'x
    connect \A $procmux$9476_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9476
    parameter \WIDTH 1
    connect \Y $procmux$9476_Y
    connect \S $635y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9474
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$645
    connect \S $632
    connect \B 2'x
    connect \A $procmux$9472_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9472
    parameter \WIDTH 2
    connect \Y $procmux$9472_Y
    connect \S $637
    connect \B $$root.ternary_pkg.t_max.t_max$636
    connect \A $$root.ternary_pkg.t_max.t_max$643
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9462
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$641
    connect \S $632
    connect \B 2'x
    connect \A $procmux$9460_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9460
    parameter \WIDTH 2
    connect \Y $procmux$9460_Y
    connect \S $637
    connect \B 2'x
    connect \A $procmux$9458_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9458
    parameter \WIDTH 2
    connect \Y $procmux$9458_Y
    connect \S $640y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$636
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9456
    parameter \WIDTH 1
    connect \Y $642
    connect \S $632
    connect \B 1'x
    connect \A $procmux$9454_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9454
    parameter \WIDTH 1
    connect \Y $procmux$9454_Y
    connect \S $637
    connect \B 1'x
    connect \A $procmux$9452_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9452
    parameter \WIDTH 1
    connect \Y $procmux$9452_Y
    connect \S $640y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9450
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$643
    connect \S $632
    connect \B 2'x
    connect \A $procmux$9448_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9448
    parameter \WIDTH 2
    connect \Y $procmux$9448_Y
    connect \S $637
    connect \B 2'x
    connect \A $procmux$9446_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9446
    parameter \WIDTH 2
    connect \Y $procmux$9446_Y
    connect \S $642
    connect \B $$root.ternary_pkg.t_max.t_max$641
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9437_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9437_CMP
    connect \B 2'10
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9436_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9436_CMP
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9435_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9435_CMP
    connect \B 2'01
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9434
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [25:24]
    connect \S { $procmux$9437_CMP $procmux$9436_CMP $procmux$9435_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9427
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$656
    connect \S $655y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9425
    parameter \WIDTH 1
    connect \Y $657
    connect \S $655y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9423
    parameter \WIDTH 2
    connect \Y \min_result [25:24]
    connect \S $657
    connect \B $$root.ternary_pkg.t_min.t_min$656
    connect \A $$root.ternary_pkg.t_min.t_min$670
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9415
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$661
    connect \S $657
    connect \B 2'x
    connect \A $procmux$9413_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9413
    parameter \WIDTH 2
    connect \Y $procmux$9413_Y
    connect \S $660y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$656
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9411
    parameter \WIDTH 1
    connect \Y $662
    connect \S $657
    connect \B 1'x
    connect \A $procmux$9409_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9409
    parameter \WIDTH 1
    connect \Y $procmux$9409_Y
    connect \S $660y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9407
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$670
    connect \S $657
    connect \B 2'x
    connect \A $procmux$9405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9405
    parameter \WIDTH 2
    connect \Y $procmux$9405_Y
    connect \S $662
    connect \B $$root.ternary_pkg.t_min.t_min$661
    connect \A $$root.ternary_pkg.t_min.t_min$668
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9395
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$666
    connect \S $657
    connect \B 2'x
    connect \A $procmux$9393_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9393
    parameter \WIDTH 2
    connect \Y $procmux$9393_Y
    connect \S $662
    connect \B 2'x
    connect \A $procmux$9391_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9391
    parameter \WIDTH 2
    connect \Y $procmux$9391_Y
    connect \S $665y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$661
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9389
    parameter \WIDTH 1
    connect \Y $667
    connect \S $657
    connect \B 1'x
    connect \A $procmux$9387_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9387
    parameter \WIDTH 1
    connect \Y $procmux$9387_Y
    connect \S $662
    connect \B 1'x
    connect \A $procmux$9385_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9385
    parameter \WIDTH 1
    connect \Y $procmux$9385_Y
    connect \S $665y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9383
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$668
    connect \S $657
    connect \B 2'x
    connect \A $procmux$9381_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9381
    parameter \WIDTH 2
    connect \Y $procmux$9381_Y
    connect \S $662
    connect \B 2'x
    connect \A $procmux$9379_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9379
    parameter \WIDTH 2
    connect \Y $procmux$9379_Y
    connect \S $667
    connect \B $$root.ternary_pkg.t_min.t_min$666
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9369
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$678
    connect \S $677y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9367
    parameter \WIDTH 1
    connect \Y $679
    connect \S $677y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9365
    parameter \WIDTH 2
    connect \Y \max_result [25:24]
    connect \S $679
    connect \B $$root.ternary_pkg.t_max.t_max$678
    connect \A $$root.ternary_pkg.t_max.t_max$692
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9357
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$683
    connect \S $679
    connect \B 2'x
    connect \A $procmux$9355_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9355
    parameter \WIDTH 2
    connect \Y $procmux$9355_Y
    connect \S $682y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$678
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9353
    parameter \WIDTH 1
    connect \Y $684
    connect \S $679
    connect \B 1'x
    connect \A $procmux$9351_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9351
    parameter \WIDTH 1
    connect \Y $procmux$9351_Y
    connect \S $682y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9349
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$692
    connect \S $679
    connect \B 2'x
    connect \A $procmux$9347_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9347
    parameter \WIDTH 2
    connect \Y $procmux$9347_Y
    connect \S $684
    connect \B $$root.ternary_pkg.t_max.t_max$683
    connect \A $$root.ternary_pkg.t_max.t_max$690
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9337
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$688
    connect \S $679
    connect \B 2'x
    connect \A $procmux$9335_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9335
    parameter \WIDTH 2
    connect \Y $procmux$9335_Y
    connect \S $684
    connect \B 2'x
    connect \A $procmux$9333_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9333
    parameter \WIDTH 2
    connect \Y $procmux$9333_Y
    connect \S $687y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$683
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9331
    parameter \WIDTH 1
    connect \Y $689
    connect \S $679
    connect \B 1'x
    connect \A $procmux$9329_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9329
    parameter \WIDTH 1
    connect \Y $procmux$9329_Y
    connect \S $684
    connect \B 1'x
    connect \A $procmux$9327_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9327
    parameter \WIDTH 1
    connect \Y $procmux$9327_Y
    connect \S $687y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9325
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$690
    connect \S $679
    connect \B 2'x
    connect \A $procmux$9323_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9323
    parameter \WIDTH 2
    connect \Y $procmux$9323_Y
    connect \S $684
    connect \B 2'x
    connect \A $procmux$9321_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9321
    parameter \WIDTH 2
    connect \Y $procmux$9321_Y
    connect \S $689
    connect \B $$root.ternary_pkg.t_max.t_max$688
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9312_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9312_CMP
    connect \B 2'10
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9311_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9311_CMP
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9310_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9310_CMP
    connect \B 2'01
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9309
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [27:26]
    connect \S { $procmux$9312_CMP $procmux$9311_CMP $procmux$9310_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9302
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$703
    connect \S $702y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9300
    parameter \WIDTH 1
    connect \Y $704
    connect \S $702y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9298
    parameter \WIDTH 2
    connect \Y \min_result [27:26]
    connect \S $704
    connect \B $$root.ternary_pkg.t_min.t_min$703
    connect \A $$root.ternary_pkg.t_min.t_min$717
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9290
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$708
    connect \S $704
    connect \B 2'x
    connect \A $procmux$9288_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9288
    parameter \WIDTH 2
    connect \Y $procmux$9288_Y
    connect \S $707y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$703
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9286
    parameter \WIDTH 1
    connect \Y $709
    connect \S $704
    connect \B 1'x
    connect \A $procmux$9284_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9284
    parameter \WIDTH 1
    connect \Y $procmux$9284_Y
    connect \S $707y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9282
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$717
    connect \S $704
    connect \B 2'x
    connect \A $procmux$9280_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9280
    parameter \WIDTH 2
    connect \Y $procmux$9280_Y
    connect \S $709
    connect \B $$root.ternary_pkg.t_min.t_min$708
    connect \A $$root.ternary_pkg.t_min.t_min$715
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9270
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$713
    connect \S $704
    connect \B 2'x
    connect \A $procmux$9268_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9268
    parameter \WIDTH 2
    connect \Y $procmux$9268_Y
    connect \S $709
    connect \B 2'x
    connect \A $procmux$9266_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9266
    parameter \WIDTH 2
    connect \Y $procmux$9266_Y
    connect \S $712y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$708
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9264
    parameter \WIDTH 1
    connect \Y $714
    connect \S $704
    connect \B 1'x
    connect \A $procmux$9262_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9262
    parameter \WIDTH 1
    connect \Y $procmux$9262_Y
    connect \S $709
    connect \B 1'x
    connect \A $procmux$9260_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9260
    parameter \WIDTH 1
    connect \Y $procmux$9260_Y
    connect \S $712y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9258
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$715
    connect \S $704
    connect \B 2'x
    connect \A $procmux$9256_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9256
    parameter \WIDTH 2
    connect \Y $procmux$9256_Y
    connect \S $709
    connect \B 2'x
    connect \A $procmux$9254_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9254
    parameter \WIDTH 2
    connect \Y $procmux$9254_Y
    connect \S $714
    connect \B $$root.ternary_pkg.t_min.t_min$713
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9244
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$725
    connect \S $724y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9242
    parameter \WIDTH 1
    connect \Y $726
    connect \S $724y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9240
    parameter \WIDTH 2
    connect \Y \max_result [27:26]
    connect \S $726
    connect \B $$root.ternary_pkg.t_max.t_max$725
    connect \A $$root.ternary_pkg.t_max.t_max$739
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9232
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$730
    connect \S $726
    connect \B 2'x
    connect \A $procmux$9230_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9230
    parameter \WIDTH 2
    connect \Y $procmux$9230_Y
    connect \S $729y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$725
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9228
    parameter \WIDTH 1
    connect \Y $731
    connect \S $726
    connect \B 1'x
    connect \A $procmux$9226_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9226
    parameter \WIDTH 1
    connect \Y $procmux$9226_Y
    connect \S $729y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9224
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$739
    connect \S $726
    connect \B 2'x
    connect \A $procmux$9222_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9222
    parameter \WIDTH 2
    connect \Y $procmux$9222_Y
    connect \S $731
    connect \B $$root.ternary_pkg.t_max.t_max$730
    connect \A $$root.ternary_pkg.t_max.t_max$737
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9212
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$735
    connect \S $726
    connect \B 2'x
    connect \A $procmux$9210_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9210
    parameter \WIDTH 2
    connect \Y $procmux$9210_Y
    connect \S $731
    connect \B 2'x
    connect \A $procmux$9208_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9208
    parameter \WIDTH 2
    connect \Y $procmux$9208_Y
    connect \S $734y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$730
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9206
    parameter \WIDTH 1
    connect \Y $736
    connect \S $726
    connect \B 1'x
    connect \A $procmux$9204_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9204
    parameter \WIDTH 1
    connect \Y $procmux$9204_Y
    connect \S $731
    connect \B 1'x
    connect \A $procmux$9202_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9202
    parameter \WIDTH 1
    connect \Y $procmux$9202_Y
    connect \S $734y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9200
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$737
    connect \S $726
    connect \B 2'x
    connect \A $procmux$9198_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9198
    parameter \WIDTH 2
    connect \Y $procmux$9198_Y
    connect \S $731
    connect \B 2'x
    connect \A $procmux$9196_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9196
    parameter \WIDTH 2
    connect \Y $procmux$9196_Y
    connect \S $736
    connect \B $$root.ternary_pkg.t_max.t_max$735
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9187_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9187_CMP
    connect \B 2'10
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9186_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9186_CMP
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9185_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9185_CMP
    connect \B 2'01
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9184
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [29:28]
    connect \S { $procmux$9187_CMP $procmux$9186_CMP $procmux$9185_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9177
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$750
    connect \S $749y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9175
    parameter \WIDTH 1
    connect \Y $751
    connect \S $749y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9173
    parameter \WIDTH 2
    connect \Y \min_result [29:28]
    connect \S $751
    connect \B $$root.ternary_pkg.t_min.t_min$750
    connect \A $$root.ternary_pkg.t_min.t_min$764
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9165
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$755
    connect \S $751
    connect \B 2'x
    connect \A $procmux$9163_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9163
    parameter \WIDTH 2
    connect \Y $procmux$9163_Y
    connect \S $754y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$750
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9161
    parameter \WIDTH 1
    connect \Y $756
    connect \S $751
    connect \B 1'x
    connect \A $procmux$9159_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9159
    parameter \WIDTH 1
    connect \Y $procmux$9159_Y
    connect \S $754y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9157
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$764
    connect \S $751
    connect \B 2'x
    connect \A $procmux$9155_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9155
    parameter \WIDTH 2
    connect \Y $procmux$9155_Y
    connect \S $756
    connect \B $$root.ternary_pkg.t_min.t_min$755
    connect \A $$root.ternary_pkg.t_min.t_min$762
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9145
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$760
    connect \S $751
    connect \B 2'x
    connect \A $procmux$9143_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9143
    parameter \WIDTH 2
    connect \Y $procmux$9143_Y
    connect \S $756
    connect \B 2'x
    connect \A $procmux$9141_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9141
    parameter \WIDTH 2
    connect \Y $procmux$9141_Y
    connect \S $759y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$755
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9139
    parameter \WIDTH 1
    connect \Y $761
    connect \S $751
    connect \B 1'x
    connect \A $procmux$9137_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9137
    parameter \WIDTH 1
    connect \Y $procmux$9137_Y
    connect \S $756
    connect \B 1'x
    connect \A $procmux$9135_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9135
    parameter \WIDTH 1
    connect \Y $procmux$9135_Y
    connect \S $759y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9133
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$762
    connect \S $751
    connect \B 2'x
    connect \A $procmux$9131_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9131
    parameter \WIDTH 2
    connect \Y $procmux$9131_Y
    connect \S $756
    connect \B 2'x
    connect \A $procmux$9129_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9129
    parameter \WIDTH 2
    connect \Y $procmux$9129_Y
    connect \S $761
    connect \B $$root.ternary_pkg.t_min.t_min$760
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9119
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$772
    connect \S $771y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$9117
    parameter \WIDTH 1
    connect \Y $773
    connect \S $771y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9115
    parameter \WIDTH 2
    connect \Y \max_result [29:28]
    connect \S $773
    connect \B $$root.ternary_pkg.t_max.t_max$772
    connect \A $$root.ternary_pkg.t_max.t_max$786
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9107
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$777
    connect \S $773
    connect \B 2'x
    connect \A $procmux$9105_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9105
    parameter \WIDTH 2
    connect \Y $procmux$9105_Y
    connect \S $776y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$772
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9103
    parameter \WIDTH 1
    connect \Y $778
    connect \S $773
    connect \B 1'x
    connect \A $procmux$9101_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9101
    parameter \WIDTH 1
    connect \Y $procmux$9101_Y
    connect \S $776y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9099
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$786
    connect \S $773
    connect \B 2'x
    connect \A $procmux$9097_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9097
    parameter \WIDTH 2
    connect \Y $procmux$9097_Y
    connect \S $778
    connect \B $$root.ternary_pkg.t_max.t_max$777
    connect \A $$root.ternary_pkg.t_max.t_max$784
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9087
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$782
    connect \S $773
    connect \B 2'x
    connect \A $procmux$9085_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9085
    parameter \WIDTH 2
    connect \Y $procmux$9085_Y
    connect \S $778
    connect \B 2'x
    connect \A $procmux$9083_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9083
    parameter \WIDTH 2
    connect \Y $procmux$9083_Y
    connect \S $781y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$777
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9081
    parameter \WIDTH 1
    connect \Y $783
    connect \S $773
    connect \B 1'x
    connect \A $procmux$9079_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9079
    parameter \WIDTH 1
    connect \Y $procmux$9079_Y
    connect \S $778
    connect \B 1'x
    connect \A $procmux$9077_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9077
    parameter \WIDTH 1
    connect \Y $procmux$9077_Y
    connect \S $781y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$9075
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$784
    connect \S $773
    connect \B 2'x
    connect \A $procmux$9073_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$9073
    parameter \WIDTH 2
    connect \Y $procmux$9073_Y
    connect \S $778
    connect \B 2'x
    connect \A $procmux$9071_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$9071
    parameter \WIDTH 2
    connect \Y $procmux$9071_Y
    connect \S $783
    connect \B $$root.ternary_pkg.t_max.t_max$782
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9062_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9062_CMP
    connect \B 2'10
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$9061_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9061_CMP
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$9060_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$9060_CMP
    connect \B 2'01
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$9059
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [31:30]
    connect \S { $procmux$9062_CMP $procmux$9061_CMP $procmux$9060_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9052
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$797
    connect \S $796y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$9050
    parameter \WIDTH 1
    connect \Y $798
    connect \S $796y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9048
    parameter \WIDTH 2
    connect \Y \min_result [31:30]
    connect \S $798
    connect \B $$root.ternary_pkg.t_min.t_min$797
    connect \A $$root.ternary_pkg.t_min.t_min$811
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9040
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$802
    connect \S $798
    connect \B 2'x
    connect \A $procmux$9038_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9038
    parameter \WIDTH 2
    connect \Y $procmux$9038_Y
    connect \S $801y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$797
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9036
    parameter \WIDTH 1
    connect \Y $803
    connect \S $798
    connect \B 1'x
    connect \A $procmux$9034_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9034
    parameter \WIDTH 1
    connect \Y $procmux$9034_Y
    connect \S $801y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9032
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$811
    connect \S $798
    connect \B 2'x
    connect \A $procmux$9030_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9030
    parameter \WIDTH 2
    connect \Y $procmux$9030_Y
    connect \S $803
    connect \B $$root.ternary_pkg.t_min.t_min$802
    connect \A $$root.ternary_pkg.t_min.t_min$809
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9020
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$807
    connect \S $798
    connect \B 2'x
    connect \A $procmux$9018_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9018
    parameter \WIDTH 2
    connect \Y $procmux$9018_Y
    connect \S $803
    connect \B 2'x
    connect \A $procmux$9016_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9016
    parameter \WIDTH 2
    connect \Y $procmux$9016_Y
    connect \S $806y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$802
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9014
    parameter \WIDTH 1
    connect \Y $808
    connect \S $798
    connect \B 1'x
    connect \A $procmux$9012_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9012
    parameter \WIDTH 1
    connect \Y $procmux$9012_Y
    connect \S $803
    connect \B 1'x
    connect \A $procmux$9010_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9010
    parameter \WIDTH 1
    connect \Y $procmux$9010_Y
    connect \S $806y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$9008
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$809
    connect \S $798
    connect \B 2'x
    connect \A $procmux$9006_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$9006
    parameter \WIDTH 2
    connect \Y $procmux$9006_Y
    connect \S $803
    connect \B 2'x
    connect \A $procmux$9004_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$9004
    parameter \WIDTH 2
    connect \Y $procmux$9004_Y
    connect \S $808
    connect \B $$root.ternary_pkg.t_min.t_min$807
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8994
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$819
    connect \S $818y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8992
    parameter \WIDTH 1
    connect \Y $820
    connect \S $818y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8990
    parameter \WIDTH 2
    connect \Y \max_result [31:30]
    connect \S $820
    connect \B $$root.ternary_pkg.t_max.t_max$819
    connect \A $$root.ternary_pkg.t_max.t_max$833
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8982
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$824
    connect \S $820
    connect \B 2'x
    connect \A $procmux$8980_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8980
    parameter \WIDTH 2
    connect \Y $procmux$8980_Y
    connect \S $823y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$819
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8978
    parameter \WIDTH 1
    connect \Y $825
    connect \S $820
    connect \B 1'x
    connect \A $procmux$8976_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8976
    parameter \WIDTH 1
    connect \Y $procmux$8976_Y
    connect \S $823y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8974
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$833
    connect \S $820
    connect \B 2'x
    connect \A $procmux$8972_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8972
    parameter \WIDTH 2
    connect \Y $procmux$8972_Y
    connect \S $825
    connect \B $$root.ternary_pkg.t_max.t_max$824
    connect \A $$root.ternary_pkg.t_max.t_max$831
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8962
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$829
    connect \S $820
    connect \B 2'x
    connect \A $procmux$8960_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8960
    parameter \WIDTH 2
    connect \Y $procmux$8960_Y
    connect \S $825
    connect \B 2'x
    connect \A $procmux$8958_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8958
    parameter \WIDTH 2
    connect \Y $procmux$8958_Y
    connect \S $828y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$824
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8956
    parameter \WIDTH 1
    connect \Y $830
    connect \S $820
    connect \B 1'x
    connect \A $procmux$8954_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8954
    parameter \WIDTH 1
    connect \Y $procmux$8954_Y
    connect \S $825
    connect \B 1'x
    connect \A $procmux$8952_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8952
    parameter \WIDTH 1
    connect \Y $procmux$8952_Y
    connect \S $828y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8950
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$831
    connect \S $820
    connect \B 2'x
    connect \A $procmux$8948_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8948
    parameter \WIDTH 2
    connect \Y $procmux$8948_Y
    connect \S $825
    connect \B 2'x
    connect \A $procmux$8946_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8946
    parameter \WIDTH 2
    connect \Y $procmux$8946_Y
    connect \S $830
    connect \B $$root.ternary_pkg.t_max.t_max$829
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8937_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8937_CMP
    connect \B 2'10
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8936_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8936_CMP
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8935_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8935_CMP
    connect \B 2'01
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8934
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [33:32]
    connect \S { $procmux$8937_CMP $procmux$8936_CMP $procmux$8935_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8927
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$844
    connect \S $843y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8925
    parameter \WIDTH 1
    connect \Y $845
    connect \S $843y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8923
    parameter \WIDTH 2
    connect \Y \min_result [33:32]
    connect \S $845
    connect \B $$root.ternary_pkg.t_min.t_min$844
    connect \A $$root.ternary_pkg.t_min.t_min$858
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8915
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$849
    connect \S $845
    connect \B 2'x
    connect \A $procmux$8913_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8913
    parameter \WIDTH 2
    connect \Y $procmux$8913_Y
    connect \S $848y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$844
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8911
    parameter \WIDTH 1
    connect \Y $850
    connect \S $845
    connect \B 1'x
    connect \A $procmux$8909_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8909
    parameter \WIDTH 1
    connect \Y $procmux$8909_Y
    connect \S $848y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8907
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$858
    connect \S $845
    connect \B 2'x
    connect \A $procmux$8905_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8905
    parameter \WIDTH 2
    connect \Y $procmux$8905_Y
    connect \S $850
    connect \B $$root.ternary_pkg.t_min.t_min$849
    connect \A $$root.ternary_pkg.t_min.t_min$856
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8895
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$854
    connect \S $845
    connect \B 2'x
    connect \A $procmux$8893_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8893
    parameter \WIDTH 2
    connect \Y $procmux$8893_Y
    connect \S $850
    connect \B 2'x
    connect \A $procmux$8891_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8891
    parameter \WIDTH 2
    connect \Y $procmux$8891_Y
    connect \S $853y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$849
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8889
    parameter \WIDTH 1
    connect \Y $855
    connect \S $845
    connect \B 1'x
    connect \A $procmux$8887_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8887
    parameter \WIDTH 1
    connect \Y $procmux$8887_Y
    connect \S $850
    connect \B 1'x
    connect \A $procmux$8885_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8885
    parameter \WIDTH 1
    connect \Y $procmux$8885_Y
    connect \S $853y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8883
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$856
    connect \S $845
    connect \B 2'x
    connect \A $procmux$8881_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8881
    parameter \WIDTH 2
    connect \Y $procmux$8881_Y
    connect \S $850
    connect \B 2'x
    connect \A $procmux$8879_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8879
    parameter \WIDTH 2
    connect \Y $procmux$8879_Y
    connect \S $855
    connect \B $$root.ternary_pkg.t_min.t_min$854
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8869
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$866
    connect \S $865y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8867
    parameter \WIDTH 1
    connect \Y $867
    connect \S $865y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8865
    parameter \WIDTH 2
    connect \Y \max_result [33:32]
    connect \S $867
    connect \B $$root.ternary_pkg.t_max.t_max$866
    connect \A $$root.ternary_pkg.t_max.t_max$880
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8857
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$871
    connect \S $867
    connect \B 2'x
    connect \A $procmux$8855_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8855
    parameter \WIDTH 2
    connect \Y $procmux$8855_Y
    connect \S $870y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$866
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8853
    parameter \WIDTH 1
    connect \Y $872
    connect \S $867
    connect \B 1'x
    connect \A $procmux$8851_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8851
    parameter \WIDTH 1
    connect \Y $procmux$8851_Y
    connect \S $870y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8849
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$880
    connect \S $867
    connect \B 2'x
    connect \A $procmux$8847_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8847
    parameter \WIDTH 2
    connect \Y $procmux$8847_Y
    connect \S $872
    connect \B $$root.ternary_pkg.t_max.t_max$871
    connect \A $$root.ternary_pkg.t_max.t_max$878
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8837
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$876
    connect \S $867
    connect \B 2'x
    connect \A $procmux$8835_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8835
    parameter \WIDTH 2
    connect \Y $procmux$8835_Y
    connect \S $872
    connect \B 2'x
    connect \A $procmux$8833_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8833
    parameter \WIDTH 2
    connect \Y $procmux$8833_Y
    connect \S $875y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$871
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8831
    parameter \WIDTH 1
    connect \Y $877
    connect \S $867
    connect \B 1'x
    connect \A $procmux$8829_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8829
    parameter \WIDTH 1
    connect \Y $procmux$8829_Y
    connect \S $872
    connect \B 1'x
    connect \A $procmux$8827_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8827
    parameter \WIDTH 1
    connect \Y $procmux$8827_Y
    connect \S $875y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8825
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$878
    connect \S $867
    connect \B 2'x
    connect \A $procmux$8823_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8823
    parameter \WIDTH 2
    connect \Y $procmux$8823_Y
    connect \S $872
    connect \B 2'x
    connect \A $procmux$8821_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8821
    parameter \WIDTH 2
    connect \Y $procmux$8821_Y
    connect \S $877
    connect \B $$root.ternary_pkg.t_max.t_max$876
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8812_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8812_CMP
    connect \B 2'10
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8811_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8811_CMP
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8810_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8810_CMP
    connect \B 2'01
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8809
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [35:34]
    connect \S { $procmux$8812_CMP $procmux$8811_CMP $procmux$8810_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8802
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$891
    connect \S $890y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8800
    parameter \WIDTH 1
    connect \Y $892
    connect \S $890y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8798
    parameter \WIDTH 2
    connect \Y \min_result [35:34]
    connect \S $892
    connect \B $$root.ternary_pkg.t_min.t_min$891
    connect \A $$root.ternary_pkg.t_min.t_min$905
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8790
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$896
    connect \S $892
    connect \B 2'x
    connect \A $procmux$8788_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8788
    parameter \WIDTH 2
    connect \Y $procmux$8788_Y
    connect \S $895y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$891
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8786
    parameter \WIDTH 1
    connect \Y $897
    connect \S $892
    connect \B 1'x
    connect \A $procmux$8784_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8784
    parameter \WIDTH 1
    connect \Y $procmux$8784_Y
    connect \S $895y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8782
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$905
    connect \S $892
    connect \B 2'x
    connect \A $procmux$8780_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8780
    parameter \WIDTH 2
    connect \Y $procmux$8780_Y
    connect \S $897
    connect \B $$root.ternary_pkg.t_min.t_min$896
    connect \A $$root.ternary_pkg.t_min.t_min$903
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8770
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$901
    connect \S $892
    connect \B 2'x
    connect \A $procmux$8768_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8768
    parameter \WIDTH 2
    connect \Y $procmux$8768_Y
    connect \S $897
    connect \B 2'x
    connect \A $procmux$8766_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8766
    parameter \WIDTH 2
    connect \Y $procmux$8766_Y
    connect \S $900y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$896
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8764
    parameter \WIDTH 1
    connect \Y $902
    connect \S $892
    connect \B 1'x
    connect \A $procmux$8762_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8762
    parameter \WIDTH 1
    connect \Y $procmux$8762_Y
    connect \S $897
    connect \B 1'x
    connect \A $procmux$8760_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8760
    parameter \WIDTH 1
    connect \Y $procmux$8760_Y
    connect \S $900y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8758
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$903
    connect \S $892
    connect \B 2'x
    connect \A $procmux$8756_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8756
    parameter \WIDTH 2
    connect \Y $procmux$8756_Y
    connect \S $897
    connect \B 2'x
    connect \A $procmux$8754_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8754
    parameter \WIDTH 2
    connect \Y $procmux$8754_Y
    connect \S $902
    connect \B $$root.ternary_pkg.t_min.t_min$901
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8744
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$913
    connect \S $912y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8742
    parameter \WIDTH 1
    connect \Y $914
    connect \S $912y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8740
    parameter \WIDTH 2
    connect \Y \max_result [35:34]
    connect \S $914
    connect \B $$root.ternary_pkg.t_max.t_max$913
    connect \A $$root.ternary_pkg.t_max.t_max$927
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8732
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$918
    connect \S $914
    connect \B 2'x
    connect \A $procmux$8730_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8730
    parameter \WIDTH 2
    connect \Y $procmux$8730_Y
    connect \S $917y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$913
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8728
    parameter \WIDTH 1
    connect \Y $919
    connect \S $914
    connect \B 1'x
    connect \A $procmux$8726_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8726
    parameter \WIDTH 1
    connect \Y $procmux$8726_Y
    connect \S $917y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8724
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$927
    connect \S $914
    connect \B 2'x
    connect \A $procmux$8722_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8722
    parameter \WIDTH 2
    connect \Y $procmux$8722_Y
    connect \S $919
    connect \B $$root.ternary_pkg.t_max.t_max$918
    connect \A $$root.ternary_pkg.t_max.t_max$925
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8712
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$923
    connect \S $914
    connect \B 2'x
    connect \A $procmux$8710_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8710
    parameter \WIDTH 2
    connect \Y $procmux$8710_Y
    connect \S $919
    connect \B 2'x
    connect \A $procmux$8708_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8708
    parameter \WIDTH 2
    connect \Y $procmux$8708_Y
    connect \S $922y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$918
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8706
    parameter \WIDTH 1
    connect \Y $924
    connect \S $914
    connect \B 1'x
    connect \A $procmux$8704_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8704
    parameter \WIDTH 1
    connect \Y $procmux$8704_Y
    connect \S $919
    connect \B 1'x
    connect \A $procmux$8702_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8702
    parameter \WIDTH 1
    connect \Y $procmux$8702_Y
    connect \S $922y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8700
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$925
    connect \S $914
    connect \B 2'x
    connect \A $procmux$8698_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8698
    parameter \WIDTH 2
    connect \Y $procmux$8698_Y
    connect \S $919
    connect \B 2'x
    connect \A $procmux$8696_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8696
    parameter \WIDTH 2
    connect \Y $procmux$8696_Y
    connect \S $924
    connect \B $$root.ternary_pkg.t_max.t_max$923
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8687_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8687_CMP
    connect \B 2'10
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8686_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8686_CMP
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8685_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8685_CMP
    connect \B 2'01
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8684
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [37:36]
    connect \S { $procmux$8687_CMP $procmux$8686_CMP $procmux$8685_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8677
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$938
    connect \S $937y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8675
    parameter \WIDTH 1
    connect \Y $939
    connect \S $937y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8673
    parameter \WIDTH 2
    connect \Y \min_result [37:36]
    connect \S $939
    connect \B $$root.ternary_pkg.t_min.t_min$938
    connect \A $$root.ternary_pkg.t_min.t_min$952
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8665
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$943
    connect \S $939
    connect \B 2'x
    connect \A $procmux$8663_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8663
    parameter \WIDTH 2
    connect \Y $procmux$8663_Y
    connect \S $942y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$938
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8661
    parameter \WIDTH 1
    connect \Y $944
    connect \S $939
    connect \B 1'x
    connect \A $procmux$8659_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8659
    parameter \WIDTH 1
    connect \Y $procmux$8659_Y
    connect \S $942y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8657
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$952
    connect \S $939
    connect \B 2'x
    connect \A $procmux$8655_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8655
    parameter \WIDTH 2
    connect \Y $procmux$8655_Y
    connect \S $944
    connect \B $$root.ternary_pkg.t_min.t_min$943
    connect \A $$root.ternary_pkg.t_min.t_min$950
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8645
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$948
    connect \S $939
    connect \B 2'x
    connect \A $procmux$8643_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8643
    parameter \WIDTH 2
    connect \Y $procmux$8643_Y
    connect \S $944
    connect \B 2'x
    connect \A $procmux$8641_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8641
    parameter \WIDTH 2
    connect \Y $procmux$8641_Y
    connect \S $947y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$943
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8639
    parameter \WIDTH 1
    connect \Y $949
    connect \S $939
    connect \B 1'x
    connect \A $procmux$8637_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8637
    parameter \WIDTH 1
    connect \Y $procmux$8637_Y
    connect \S $944
    connect \B 1'x
    connect \A $procmux$8635_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8635
    parameter \WIDTH 1
    connect \Y $procmux$8635_Y
    connect \S $947y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8633
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$950
    connect \S $939
    connect \B 2'x
    connect \A $procmux$8631_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8631
    parameter \WIDTH 2
    connect \Y $procmux$8631_Y
    connect \S $944
    connect \B 2'x
    connect \A $procmux$8629_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8629
    parameter \WIDTH 2
    connect \Y $procmux$8629_Y
    connect \S $949
    connect \B $$root.ternary_pkg.t_min.t_min$948
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8619
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$960
    connect \S $959y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8617
    parameter \WIDTH 1
    connect \Y $961
    connect \S $959y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8615
    parameter \WIDTH 2
    connect \Y \max_result [37:36]
    connect \S $961
    connect \B $$root.ternary_pkg.t_max.t_max$960
    connect \A $$root.ternary_pkg.t_max.t_max$974
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8607
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$965
    connect \S $961
    connect \B 2'x
    connect \A $procmux$8605_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8605
    parameter \WIDTH 2
    connect \Y $procmux$8605_Y
    connect \S $964y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$960
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8603
    parameter \WIDTH 1
    connect \Y $966
    connect \S $961
    connect \B 1'x
    connect \A $procmux$8601_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8601
    parameter \WIDTH 1
    connect \Y $procmux$8601_Y
    connect \S $964y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8599
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$974
    connect \S $961
    connect \B 2'x
    connect \A $procmux$8597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8597
    parameter \WIDTH 2
    connect \Y $procmux$8597_Y
    connect \S $966
    connect \B $$root.ternary_pkg.t_max.t_max$965
    connect \A $$root.ternary_pkg.t_max.t_max$972
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8587
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$970
    connect \S $961
    connect \B 2'x
    connect \A $procmux$8585_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8585
    parameter \WIDTH 2
    connect \Y $procmux$8585_Y
    connect \S $966
    connect \B 2'x
    connect \A $procmux$8583_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8583
    parameter \WIDTH 2
    connect \Y $procmux$8583_Y
    connect \S $969y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$965
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8581
    parameter \WIDTH 1
    connect \Y $971
    connect \S $961
    connect \B 1'x
    connect \A $procmux$8579_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8579
    parameter \WIDTH 1
    connect \Y $procmux$8579_Y
    connect \S $966
    connect \B 1'x
    connect \A $procmux$8577_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8577
    parameter \WIDTH 1
    connect \Y $procmux$8577_Y
    connect \S $969y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8575
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$972
    connect \S $961
    connect \B 2'x
    connect \A $procmux$8573_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8573
    parameter \WIDTH 2
    connect \Y $procmux$8573_Y
    connect \S $966
    connect \B 2'x
    connect \A $procmux$8571_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8571
    parameter \WIDTH 2
    connect \Y $procmux$8571_Y
    connect \S $971
    connect \B $$root.ternary_pkg.t_max.t_max$970
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8562_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8562_CMP
    connect \B 2'10
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8561_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8561_CMP
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8560_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8560_CMP
    connect \B 2'01
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8559
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [39:38]
    connect \S { $procmux$8562_CMP $procmux$8561_CMP $procmux$8560_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8552
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$985
    connect \S $984y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8550
    parameter \WIDTH 1
    connect \Y $986
    connect \S $984y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8548
    parameter \WIDTH 2
    connect \Y \min_result [39:38]
    connect \S $986
    connect \B $$root.ternary_pkg.t_min.t_min$985
    connect \A $$root.ternary_pkg.t_min.t_min$999
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8540
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$990
    connect \S $986
    connect \B 2'x
    connect \A $procmux$8538_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8538
    parameter \WIDTH 2
    connect \Y $procmux$8538_Y
    connect \S $989y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$985
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8536
    parameter \WIDTH 1
    connect \Y $991
    connect \S $986
    connect \B 1'x
    connect \A $procmux$8534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8534
    parameter \WIDTH 1
    connect \Y $procmux$8534_Y
    connect \S $989y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8532
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$999
    connect \S $986
    connect \B 2'x
    connect \A $procmux$8530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8530
    parameter \WIDTH 2
    connect \Y $procmux$8530_Y
    connect \S $991
    connect \B $$root.ternary_pkg.t_min.t_min$990
    connect \A $$root.ternary_pkg.t_min.t_min$997
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8520
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$995
    connect \S $986
    connect \B 2'x
    connect \A $procmux$8518_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8518
    parameter \WIDTH 2
    connect \Y $procmux$8518_Y
    connect \S $991
    connect \B 2'x
    connect \A $procmux$8516_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8516
    parameter \WIDTH 2
    connect \Y $procmux$8516_Y
    connect \S $994y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$990
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8514
    parameter \WIDTH 1
    connect \Y $996
    connect \S $986
    connect \B 1'x
    connect \A $procmux$8512_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8512
    parameter \WIDTH 1
    connect \Y $procmux$8512_Y
    connect \S $991
    connect \B 1'x
    connect \A $procmux$8510_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8510
    parameter \WIDTH 1
    connect \Y $procmux$8510_Y
    connect \S $994y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8508
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$997
    connect \S $986
    connect \B 2'x
    connect \A $procmux$8506_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8506
    parameter \WIDTH 2
    connect \Y $procmux$8506_Y
    connect \S $991
    connect \B 2'x
    connect \A $procmux$8504_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8504
    parameter \WIDTH 2
    connect \Y $procmux$8504_Y
    connect \S $996
    connect \B $$root.ternary_pkg.t_min.t_min$995
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8494
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1007
    connect \S $1006y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8492
    parameter \WIDTH 1
    connect \Y $1008
    connect \S $1006y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8490
    parameter \WIDTH 2
    connect \Y \max_result [39:38]
    connect \S $1008
    connect \B $$root.ternary_pkg.t_max.t_max$1007
    connect \A $$root.ternary_pkg.t_max.t_max$1021
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8482
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1012
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$8480_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8480
    parameter \WIDTH 2
    connect \Y $procmux$8480_Y
    connect \S $1011y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1007
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8478
    parameter \WIDTH 1
    connect \Y $1013
    connect \S $1008
    connect \B 1'x
    connect \A $procmux$8476_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8476
    parameter \WIDTH 1
    connect \Y $procmux$8476_Y
    connect \S $1011y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8474
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1021
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$8472_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8472
    parameter \WIDTH 2
    connect \Y $procmux$8472_Y
    connect \S $1013
    connect \B $$root.ternary_pkg.t_max.t_max$1012
    connect \A $$root.ternary_pkg.t_max.t_max$1019
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8462
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1017
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$8460_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8460
    parameter \WIDTH 2
    connect \Y $procmux$8460_Y
    connect \S $1013
    connect \B 2'x
    connect \A $procmux$8458_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8458
    parameter \WIDTH 2
    connect \Y $procmux$8458_Y
    connect \S $1016y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1012
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8456
    parameter \WIDTH 1
    connect \Y $1018
    connect \S $1008
    connect \B 1'x
    connect \A $procmux$8454_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8454
    parameter \WIDTH 1
    connect \Y $procmux$8454_Y
    connect \S $1013
    connect \B 1'x
    connect \A $procmux$8452_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8452
    parameter \WIDTH 1
    connect \Y $procmux$8452_Y
    connect \S $1016y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8450
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1019
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$8448_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8448
    parameter \WIDTH 2
    connect \Y $procmux$8448_Y
    connect \S $1013
    connect \B 2'x
    connect \A $procmux$8446_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8446
    parameter \WIDTH 2
    connect \Y $procmux$8446_Y
    connect \S $1018
    connect \B $$root.ternary_pkg.t_max.t_max$1017
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8437_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8437_CMP
    connect \B 2'10
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8436_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8436_CMP
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8435_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8435_CMP
    connect \B 2'01
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8434
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [41:40]
    connect \S { $procmux$8437_CMP $procmux$8436_CMP $procmux$8435_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8427
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1032
    connect \S $1031y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8425
    parameter \WIDTH 1
    connect \Y $1033
    connect \S $1031y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8423
    parameter \WIDTH 2
    connect \Y \min_result [41:40]
    connect \S $1033
    connect \B $$root.ternary_pkg.t_min.t_min$1032
    connect \A $$root.ternary_pkg.t_min.t_min$1046
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8415
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1037
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$8413_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8413
    parameter \WIDTH 2
    connect \Y $procmux$8413_Y
    connect \S $1036y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1032
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8411
    parameter \WIDTH 1
    connect \Y $1038
    connect \S $1033
    connect \B 1'x
    connect \A $procmux$8409_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8409
    parameter \WIDTH 1
    connect \Y $procmux$8409_Y
    connect \S $1036y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8407
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1046
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$8405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8405
    parameter \WIDTH 2
    connect \Y $procmux$8405_Y
    connect \S $1038
    connect \B $$root.ternary_pkg.t_min.t_min$1037
    connect \A $$root.ternary_pkg.t_min.t_min$1044
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8395
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1042
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$8393_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8393
    parameter \WIDTH 2
    connect \Y $procmux$8393_Y
    connect \S $1038
    connect \B 2'x
    connect \A $procmux$8391_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8391
    parameter \WIDTH 2
    connect \Y $procmux$8391_Y
    connect \S $1041y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1037
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8389
    parameter \WIDTH 1
    connect \Y $1043
    connect \S $1033
    connect \B 1'x
    connect \A $procmux$8387_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8387
    parameter \WIDTH 1
    connect \Y $procmux$8387_Y
    connect \S $1038
    connect \B 1'x
    connect \A $procmux$8385_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8385
    parameter \WIDTH 1
    connect \Y $procmux$8385_Y
    connect \S $1041y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8383
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1044
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$8381_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8381
    parameter \WIDTH 2
    connect \Y $procmux$8381_Y
    connect \S $1038
    connect \B 2'x
    connect \A $procmux$8379_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8379
    parameter \WIDTH 2
    connect \Y $procmux$8379_Y
    connect \S $1043
    connect \B $$root.ternary_pkg.t_min.t_min$1042
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8369
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1054
    connect \S $1053y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8367
    parameter \WIDTH 1
    connect \Y $1055
    connect \S $1053y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8365
    parameter \WIDTH 2
    connect \Y \max_result [41:40]
    connect \S $1055
    connect \B $$root.ternary_pkg.t_max.t_max$1054
    connect \A $$root.ternary_pkg.t_max.t_max$1068
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8357
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1059
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$8355_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8355
    parameter \WIDTH 2
    connect \Y $procmux$8355_Y
    connect \S $1058y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1054
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8353
    parameter \WIDTH 1
    connect \Y $1060
    connect \S $1055
    connect \B 1'x
    connect \A $procmux$8351_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8351
    parameter \WIDTH 1
    connect \Y $procmux$8351_Y
    connect \S $1058y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8349
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1068
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$8347_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8347
    parameter \WIDTH 2
    connect \Y $procmux$8347_Y
    connect \S $1060
    connect \B $$root.ternary_pkg.t_max.t_max$1059
    connect \A $$root.ternary_pkg.t_max.t_max$1066
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8337
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1064
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$8335_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8335
    parameter \WIDTH 2
    connect \Y $procmux$8335_Y
    connect \S $1060
    connect \B 2'x
    connect \A $procmux$8333_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8333
    parameter \WIDTH 2
    connect \Y $procmux$8333_Y
    connect \S $1063y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1059
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8331
    parameter \WIDTH 1
    connect \Y $1065
    connect \S $1055
    connect \B 1'x
    connect \A $procmux$8329_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8329
    parameter \WIDTH 1
    connect \Y $procmux$8329_Y
    connect \S $1060
    connect \B 1'x
    connect \A $procmux$8327_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8327
    parameter \WIDTH 1
    connect \Y $procmux$8327_Y
    connect \S $1063y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8325
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1066
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$8323_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8323
    parameter \WIDTH 2
    connect \Y $procmux$8323_Y
    connect \S $1060
    connect \B 2'x
    connect \A $procmux$8321_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8321
    parameter \WIDTH 2
    connect \Y $procmux$8321_Y
    connect \S $1065
    connect \B $$root.ternary_pkg.t_max.t_max$1064
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8312_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8312_CMP
    connect \B 2'10
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8311_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8311_CMP
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8310_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8310_CMP
    connect \B 2'01
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8309
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [43:42]
    connect \S { $procmux$8312_CMP $procmux$8311_CMP $procmux$8310_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8302
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1079
    connect \S $1078y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8300
    parameter \WIDTH 1
    connect \Y $1080
    connect \S $1078y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8298
    parameter \WIDTH 2
    connect \Y \min_result [43:42]
    connect \S $1080
    connect \B $$root.ternary_pkg.t_min.t_min$1079
    connect \A $$root.ternary_pkg.t_min.t_min$1093
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8290
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1084
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$8288_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8288
    parameter \WIDTH 2
    connect \Y $procmux$8288_Y
    connect \S $1083y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1079
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8286
    parameter \WIDTH 1
    connect \Y $1085
    connect \S $1080
    connect \B 1'x
    connect \A $procmux$8284_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8284
    parameter \WIDTH 1
    connect \Y $procmux$8284_Y
    connect \S $1083y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8282
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1093
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$8280_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8280
    parameter \WIDTH 2
    connect \Y $procmux$8280_Y
    connect \S $1085
    connect \B $$root.ternary_pkg.t_min.t_min$1084
    connect \A $$root.ternary_pkg.t_min.t_min$1091
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8270
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1089
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$8268_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8268
    parameter \WIDTH 2
    connect \Y $procmux$8268_Y
    connect \S $1085
    connect \B 2'x
    connect \A $procmux$8266_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8266
    parameter \WIDTH 2
    connect \Y $procmux$8266_Y
    connect \S $1088y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1084
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8264
    parameter \WIDTH 1
    connect \Y $1090
    connect \S $1080
    connect \B 1'x
    connect \A $procmux$8262_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8262
    parameter \WIDTH 1
    connect \Y $procmux$8262_Y
    connect \S $1085
    connect \B 1'x
    connect \A $procmux$8260_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8260
    parameter \WIDTH 1
    connect \Y $procmux$8260_Y
    connect \S $1088y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8258
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1091
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$8256_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8256
    parameter \WIDTH 2
    connect \Y $procmux$8256_Y
    connect \S $1085
    connect \B 2'x
    connect \A $procmux$8254_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8254
    parameter \WIDTH 2
    connect \Y $procmux$8254_Y
    connect \S $1090
    connect \B $$root.ternary_pkg.t_min.t_min$1089
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8244
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1101
    connect \S $1100y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8242
    parameter \WIDTH 1
    connect \Y $1102
    connect \S $1100y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8240
    parameter \WIDTH 2
    connect \Y \max_result [43:42]
    connect \S $1102
    connect \B $$root.ternary_pkg.t_max.t_max$1101
    connect \A $$root.ternary_pkg.t_max.t_max$1115
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8232
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1106
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$8230_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8230
    parameter \WIDTH 2
    connect \Y $procmux$8230_Y
    connect \S $1105y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1101
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8228
    parameter \WIDTH 1
    connect \Y $1107
    connect \S $1102
    connect \B 1'x
    connect \A $procmux$8226_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8226
    parameter \WIDTH 1
    connect \Y $procmux$8226_Y
    connect \S $1105y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8224
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1115
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$8222_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8222
    parameter \WIDTH 2
    connect \Y $procmux$8222_Y
    connect \S $1107
    connect \B $$root.ternary_pkg.t_max.t_max$1106
    connect \A $$root.ternary_pkg.t_max.t_max$1113
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8212
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1111
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$8210_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8210
    parameter \WIDTH 2
    connect \Y $procmux$8210_Y
    connect \S $1107
    connect \B 2'x
    connect \A $procmux$8208_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8208
    parameter \WIDTH 2
    connect \Y $procmux$8208_Y
    connect \S $1110y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1106
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8206
    parameter \WIDTH 1
    connect \Y $1112
    connect \S $1102
    connect \B 1'x
    connect \A $procmux$8204_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8204
    parameter \WIDTH 1
    connect \Y $procmux$8204_Y
    connect \S $1107
    connect \B 1'x
    connect \A $procmux$8202_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8202
    parameter \WIDTH 1
    connect \Y $procmux$8202_Y
    connect \S $1110y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8200
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1113
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$8198_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8198
    parameter \WIDTH 2
    connect \Y $procmux$8198_Y
    connect \S $1107
    connect \B 2'x
    connect \A $procmux$8196_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8196
    parameter \WIDTH 2
    connect \Y $procmux$8196_Y
    connect \S $1112
    connect \B $$root.ternary_pkg.t_max.t_max$1111
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8187_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8187_CMP
    connect \B 2'10
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8186_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8186_CMP
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8185_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8185_CMP
    connect \B 2'01
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8184
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [45:44]
    connect \S { $procmux$8187_CMP $procmux$8186_CMP $procmux$8185_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8177
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1126
    connect \S $1125y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8175
    parameter \WIDTH 1
    connect \Y $1127
    connect \S $1125y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8173
    parameter \WIDTH 2
    connect \Y \min_result [45:44]
    connect \S $1127
    connect \B $$root.ternary_pkg.t_min.t_min$1126
    connect \A $$root.ternary_pkg.t_min.t_min$1140
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8165
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1131
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$8163_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8163
    parameter \WIDTH 2
    connect \Y $procmux$8163_Y
    connect \S $1130y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1126
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8161
    parameter \WIDTH 1
    connect \Y $1132
    connect \S $1127
    connect \B 1'x
    connect \A $procmux$8159_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8159
    parameter \WIDTH 1
    connect \Y $procmux$8159_Y
    connect \S $1130y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8157
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1140
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$8155_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8155
    parameter \WIDTH 2
    connect \Y $procmux$8155_Y
    connect \S $1132
    connect \B $$root.ternary_pkg.t_min.t_min$1131
    connect \A $$root.ternary_pkg.t_min.t_min$1138
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8145
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1136
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$8143_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8143
    parameter \WIDTH 2
    connect \Y $procmux$8143_Y
    connect \S $1132
    connect \B 2'x
    connect \A $procmux$8141_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8141
    parameter \WIDTH 2
    connect \Y $procmux$8141_Y
    connect \S $1135y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1131
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8139
    parameter \WIDTH 1
    connect \Y $1137
    connect \S $1127
    connect \B 1'x
    connect \A $procmux$8137_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8137
    parameter \WIDTH 1
    connect \Y $procmux$8137_Y
    connect \S $1132
    connect \B 1'x
    connect \A $procmux$8135_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8135
    parameter \WIDTH 1
    connect \Y $procmux$8135_Y
    connect \S $1135y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8133
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1138
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$8131_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8131
    parameter \WIDTH 2
    connect \Y $procmux$8131_Y
    connect \S $1132
    connect \B 2'x
    connect \A $procmux$8129_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8129
    parameter \WIDTH 2
    connect \Y $procmux$8129_Y
    connect \S $1137
    connect \B $$root.ternary_pkg.t_min.t_min$1136
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8119
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1148
    connect \S $1147y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$8117
    parameter \WIDTH 1
    connect \Y $1149
    connect \S $1147y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8115
    parameter \WIDTH 2
    connect \Y \max_result [45:44]
    connect \S $1149
    connect \B $$root.ternary_pkg.t_max.t_max$1148
    connect \A $$root.ternary_pkg.t_max.t_max$1162
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8107
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1153
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$8105_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8105
    parameter \WIDTH 2
    connect \Y $procmux$8105_Y
    connect \S $1152y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1148
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8103
    parameter \WIDTH 1
    connect \Y $1154
    connect \S $1149
    connect \B 1'x
    connect \A $procmux$8101_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8101
    parameter \WIDTH 1
    connect \Y $procmux$8101_Y
    connect \S $1152y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8099
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1162
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$8097_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8097
    parameter \WIDTH 2
    connect \Y $procmux$8097_Y
    connect \S $1154
    connect \B $$root.ternary_pkg.t_max.t_max$1153
    connect \A $$root.ternary_pkg.t_max.t_max$1160
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8087
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1158
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$8085_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8085
    parameter \WIDTH 2
    connect \Y $procmux$8085_Y
    connect \S $1154
    connect \B 2'x
    connect \A $procmux$8083_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8083
    parameter \WIDTH 2
    connect \Y $procmux$8083_Y
    connect \S $1157y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1153
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8081
    parameter \WIDTH 1
    connect \Y $1159
    connect \S $1149
    connect \B 1'x
    connect \A $procmux$8079_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8079
    parameter \WIDTH 1
    connect \Y $procmux$8079_Y
    connect \S $1154
    connect \B 1'x
    connect \A $procmux$8077_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8077
    parameter \WIDTH 1
    connect \Y $procmux$8077_Y
    connect \S $1157y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$8075
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1160
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$8073_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$8073
    parameter \WIDTH 2
    connect \Y $procmux$8073_Y
    connect \S $1154
    connect \B 2'x
    connect \A $procmux$8071_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$8071
    parameter \WIDTH 2
    connect \Y $procmux$8071_Y
    connect \S $1159
    connect \B $$root.ternary_pkg.t_max.t_max$1158
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8062_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8062_CMP
    connect \B 2'10
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$8061_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8061_CMP
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$8060_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$8060_CMP
    connect \B 2'01
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$8059
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [47:46]
    connect \S { $procmux$8062_CMP $procmux$8061_CMP $procmux$8060_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8052
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1173
    connect \S $1172y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$8050
    parameter \WIDTH 1
    connect \Y $1174
    connect \S $1172y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8048
    parameter \WIDTH 2
    connect \Y \min_result [47:46]
    connect \S $1174
    connect \B $$root.ternary_pkg.t_min.t_min$1173
    connect \A $$root.ternary_pkg.t_min.t_min$1187
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8040
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1178
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$8038_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8038
    parameter \WIDTH 2
    connect \Y $procmux$8038_Y
    connect \S $1177y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1173
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8036
    parameter \WIDTH 1
    connect \Y $1179
    connect \S $1174
    connect \B 1'x
    connect \A $procmux$8034_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8034
    parameter \WIDTH 1
    connect \Y $procmux$8034_Y
    connect \S $1177y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8032
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1187
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$8030_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8030
    parameter \WIDTH 2
    connect \Y $procmux$8030_Y
    connect \S $1179
    connect \B $$root.ternary_pkg.t_min.t_min$1178
    connect \A $$root.ternary_pkg.t_min.t_min$1185
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8020
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1183
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$8018_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8018
    parameter \WIDTH 2
    connect \Y $procmux$8018_Y
    connect \S $1179
    connect \B 2'x
    connect \A $procmux$8016_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8016
    parameter \WIDTH 2
    connect \Y $procmux$8016_Y
    connect \S $1182y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1178
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8014
    parameter \WIDTH 1
    connect \Y $1184
    connect \S $1174
    connect \B 1'x
    connect \A $procmux$8012_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8012
    parameter \WIDTH 1
    connect \Y $procmux$8012_Y
    connect \S $1179
    connect \B 1'x
    connect \A $procmux$8010_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8010
    parameter \WIDTH 1
    connect \Y $procmux$8010_Y
    connect \S $1182y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$8008
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1185
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$8006_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$8006
    parameter \WIDTH 2
    connect \Y $procmux$8006_Y
    connect \S $1179
    connect \B 2'x
    connect \A $procmux$8004_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$8004
    parameter \WIDTH 2
    connect \Y $procmux$8004_Y
    connect \S $1184
    connect \B $$root.ternary_pkg.t_min.t_min$1183
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7994
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1195
    connect \S $1194y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7992
    parameter \WIDTH 1
    connect \Y $1196
    connect \S $1194y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7990
    parameter \WIDTH 2
    connect \Y \max_result [47:46]
    connect \S $1196
    connect \B $$root.ternary_pkg.t_max.t_max$1195
    connect \A $$root.ternary_pkg.t_max.t_max$1209
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7982
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1200
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$7980_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7980
    parameter \WIDTH 2
    connect \Y $procmux$7980_Y
    connect \S $1199y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1195
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7978
    parameter \WIDTH 1
    connect \Y $1201
    connect \S $1196
    connect \B 1'x
    connect \A $procmux$7976_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7976
    parameter \WIDTH 1
    connect \Y $procmux$7976_Y
    connect \S $1199y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7974
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1209
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$7972_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7972
    parameter \WIDTH 2
    connect \Y $procmux$7972_Y
    connect \S $1201
    connect \B $$root.ternary_pkg.t_max.t_max$1200
    connect \A $$root.ternary_pkg.t_max.t_max$1207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7962
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1205
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$7960_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7960
    parameter \WIDTH 2
    connect \Y $procmux$7960_Y
    connect \S $1201
    connect \B 2'x
    connect \A $procmux$7958_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7958
    parameter \WIDTH 2
    connect \Y $procmux$7958_Y
    connect \S $1204y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1200
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7956
    parameter \WIDTH 1
    connect \Y $1206
    connect \S $1196
    connect \B 1'x
    connect \A $procmux$7954_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7954
    parameter \WIDTH 1
    connect \Y $procmux$7954_Y
    connect \S $1201
    connect \B 1'x
    connect \A $procmux$7952_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7952
    parameter \WIDTH 1
    connect \Y $procmux$7952_Y
    connect \S $1204y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7950
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1207
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$7948_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7948
    parameter \WIDTH 2
    connect \Y $procmux$7948_Y
    connect \S $1201
    connect \B 2'x
    connect \A $procmux$7946_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$7946
    parameter \WIDTH 2
    connect \Y $procmux$7946_Y
    connect \S $1206
    connect \B $$root.ternary_pkg.t_max.t_max$1205
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$7937_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7937_CMP
    connect \B 2'10
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$7936_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7936_CMP
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$7935_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7935_CMP
    connect \B 2'01
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$7934
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [49:48]
    connect \S { $procmux$7937_CMP $procmux$7936_CMP $procmux$7935_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$7927
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1220
    connect \S $1219y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$7925
    parameter \WIDTH 1
    connect \Y $1221
    connect \S $1219y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7923
    parameter \WIDTH 2
    connect \Y \min_result [49:48]
    connect \S $1221
    connect \B $$root.ternary_pkg.t_min.t_min$1220
    connect \A $$root.ternary_pkg.t_min.t_min$1234
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7915
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1225
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$7913_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7913
    parameter \WIDTH 2
    connect \Y $procmux$7913_Y
    connect \S $1224y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1220
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7911
    parameter \WIDTH 1
    connect \Y $1226
    connect \S $1221
    connect \B 1'x
    connect \A $procmux$7909_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7909
    parameter \WIDTH 1
    connect \Y $procmux$7909_Y
    connect \S $1224y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7907
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1234
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$7905_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7905
    parameter \WIDTH 2
    connect \Y $procmux$7905_Y
    connect \S $1226
    connect \B $$root.ternary_pkg.t_min.t_min$1225
    connect \A $$root.ternary_pkg.t_min.t_min$1232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7895
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1230
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$7893_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7893
    parameter \WIDTH 2
    connect \Y $procmux$7893_Y
    connect \S $1226
    connect \B 2'x
    connect \A $procmux$7891_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7891
    parameter \WIDTH 2
    connect \Y $procmux$7891_Y
    connect \S $1229y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1225
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7889
    parameter \WIDTH 1
    connect \Y $1231
    connect \S $1221
    connect \B 1'x
    connect \A $procmux$7887_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7887
    parameter \WIDTH 1
    connect \Y $procmux$7887_Y
    connect \S $1226
    connect \B 1'x
    connect \A $procmux$7885_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7885
    parameter \WIDTH 1
    connect \Y $procmux$7885_Y
    connect \S $1229y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7883
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1232
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$7881_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7881
    parameter \WIDTH 2
    connect \Y $procmux$7881_Y
    connect \S $1226
    connect \B 2'x
    connect \A $procmux$7879_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$7879
    parameter \WIDTH 2
    connect \Y $procmux$7879_Y
    connect \S $1231
    connect \B $$root.ternary_pkg.t_min.t_min$1230
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7869
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1242
    connect \S $1241y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7867
    parameter \WIDTH 1
    connect \Y $1243
    connect \S $1241y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7865
    parameter \WIDTH 2
    connect \Y \max_result [49:48]
    connect \S $1243
    connect \B $$root.ternary_pkg.t_max.t_max$1242
    connect \A $$root.ternary_pkg.t_max.t_max$1256
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7857
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1247
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$7855_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7855
    parameter \WIDTH 2
    connect \Y $procmux$7855_Y
    connect \S $1246y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1242
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7853
    parameter \WIDTH 1
    connect \Y $1248
    connect \S $1243
    connect \B 1'x
    connect \A $procmux$7851_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7851
    parameter \WIDTH 1
    connect \Y $procmux$7851_Y
    connect \S $1246y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7849
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1256
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$7847_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7847
    parameter \WIDTH 2
    connect \Y $procmux$7847_Y
    connect \S $1248
    connect \B $$root.ternary_pkg.t_max.t_max$1247
    connect \A $$root.ternary_pkg.t_max.t_max$1254
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7837
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1252
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$7835_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7835
    parameter \WIDTH 2
    connect \Y $procmux$7835_Y
    connect \S $1248
    connect \B 2'x
    connect \A $procmux$7833_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7833
    parameter \WIDTH 2
    connect \Y $procmux$7833_Y
    connect \S $1251y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7831
    parameter \WIDTH 1
    connect \Y $1253
    connect \S $1243
    connect \B 1'x
    connect \A $procmux$7829_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7829
    parameter \WIDTH 1
    connect \Y $procmux$7829_Y
    connect \S $1248
    connect \B 1'x
    connect \A $procmux$7827_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7827
    parameter \WIDTH 1
    connect \Y $procmux$7827_Y
    connect \S $1251y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7825
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1254
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$7823_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7823
    parameter \WIDTH 2
    connect \Y $procmux$7823_Y
    connect \S $1248
    connect \B 2'x
    connect \A $procmux$7821_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$7821
    parameter \WIDTH 2
    connect \Y $procmux$7821_Y
    connect \S $1253
    connect \B $$root.ternary_pkg.t_max.t_max$1252
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$7812_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7812_CMP
    connect \B 2'10
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$7811_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7811_CMP
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$7810_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7810_CMP
    connect \B 2'01
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$7809
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [51:50]
    connect \S { $procmux$7812_CMP $procmux$7811_CMP $procmux$7810_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$7802
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1267
    connect \S $1266y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$7800
    parameter \WIDTH 1
    connect \Y $1268
    connect \S $1266y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7798
    parameter \WIDTH 2
    connect \Y \min_result [51:50]
    connect \S $1268
    connect \B $$root.ternary_pkg.t_min.t_min$1267
    connect \A $$root.ternary_pkg.t_min.t_min$1281
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7790
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1272
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$7788_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7788
    parameter \WIDTH 2
    connect \Y $procmux$7788_Y
    connect \S $1271y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1267
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7786
    parameter \WIDTH 1
    connect \Y $1273
    connect \S $1268
    connect \B 1'x
    connect \A $procmux$7784_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7784
    parameter \WIDTH 1
    connect \Y $procmux$7784_Y
    connect \S $1271y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7782
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1281
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$7780_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7780
    parameter \WIDTH 2
    connect \Y $procmux$7780_Y
    connect \S $1273
    connect \B $$root.ternary_pkg.t_min.t_min$1272
    connect \A $$root.ternary_pkg.t_min.t_min$1279
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7770
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1277
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$7768_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7768
    parameter \WIDTH 2
    connect \Y $procmux$7768_Y
    connect \S $1273
    connect \B 2'x
    connect \A $procmux$7766_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7766
    parameter \WIDTH 2
    connect \Y $procmux$7766_Y
    connect \S $1276y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1272
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7764
    parameter \WIDTH 1
    connect \Y $1278
    connect \S $1268
    connect \B 1'x
    connect \A $procmux$7762_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7762
    parameter \WIDTH 1
    connect \Y $procmux$7762_Y
    connect \S $1273
    connect \B 1'x
    connect \A $procmux$7760_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7760
    parameter \WIDTH 1
    connect \Y $procmux$7760_Y
    connect \S $1276y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7758
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1279
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$7756_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7756
    parameter \WIDTH 2
    connect \Y $procmux$7756_Y
    connect \S $1273
    connect \B 2'x
    connect \A $procmux$7754_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$7754
    parameter \WIDTH 2
    connect \Y $procmux$7754_Y
    connect \S $1278
    connect \B $$root.ternary_pkg.t_min.t_min$1277
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7744
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1289
    connect \S $1288y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7742
    parameter \WIDTH 1
    connect \Y $1290
    connect \S $1288y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7740
    parameter \WIDTH 2
    connect \Y \max_result [51:50]
    connect \S $1290
    connect \B $$root.ternary_pkg.t_max.t_max$1289
    connect \A $$root.ternary_pkg.t_max.t_max$1303
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7732
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1294
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$7730_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7730
    parameter \WIDTH 2
    connect \Y $procmux$7730_Y
    connect \S $1293y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1289
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7728
    parameter \WIDTH 1
    connect \Y $1295
    connect \S $1290
    connect \B 1'x
    connect \A $procmux$7726_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7726
    parameter \WIDTH 1
    connect \Y $procmux$7726_Y
    connect \S $1293y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7724
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1303
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$7722_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7722
    parameter \WIDTH 2
    connect \Y $procmux$7722_Y
    connect \S $1295
    connect \B $$root.ternary_pkg.t_max.t_max$1294
    connect \A $$root.ternary_pkg.t_max.t_max$1301
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7712
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1299
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$7710_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7710
    parameter \WIDTH 2
    connect \Y $procmux$7710_Y
    connect \S $1295
    connect \B 2'x
    connect \A $procmux$7708_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7708
    parameter \WIDTH 2
    connect \Y $procmux$7708_Y
    connect \S $1298y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1294
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7706
    parameter \WIDTH 1
    connect \Y $1300
    connect \S $1290
    connect \B 1'x
    connect \A $procmux$7704_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7704
    parameter \WIDTH 1
    connect \Y $procmux$7704_Y
    connect \S $1295
    connect \B 1'x
    connect \A $procmux$7702_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7702
    parameter \WIDTH 1
    connect \Y $procmux$7702_Y
    connect \S $1298y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7700
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1301
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$7698_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7698
    parameter \WIDTH 2
    connect \Y $procmux$7698_Y
    connect \S $1295
    connect \B 2'x
    connect \A $procmux$7696_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$7696
    parameter \WIDTH 2
    connect \Y $procmux$7696_Y
    connect \S $1300
    connect \B $$root.ternary_pkg.t_max.t_max$1299
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$7687_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7687_CMP
    connect \B 2'10
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$7686_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7686_CMP
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$7685_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$7685_CMP
    connect \B 2'01
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$7684
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [53:52]
    connect \S { $procmux$7687_CMP $procmux$7686_CMP $procmux$7685_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$7677
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1314
    connect \S $1313y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$7675
    parameter \WIDTH 1
    connect \Y $1315
    connect \S $1313y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7673
    parameter \WIDTH 2
    connect \Y \min_result [53:52]
    connect \S $1315
    connect \B $$root.ternary_pkg.t_min.t_min$1314
    connect \A $$root.ternary_pkg.t_min.t_min$1328
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7665
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1319
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$7663_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7663
    parameter \WIDTH 2
    connect \Y $procmux$7663_Y
    connect \S $1318y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1314
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7661
    parameter \WIDTH 1
    connect \Y $1320
    connect \S $1315
    connect \B 1'x
    connect \A $procmux$7659_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7659
    parameter \WIDTH 1
    connect \Y $procmux$7659_Y
    connect \S $1318y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7657
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1328
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$7655_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7655
    parameter \WIDTH 2
    connect \Y $procmux$7655_Y
    connect \S $1320
    connect \B $$root.ternary_pkg.t_min.t_min$1319
    connect \A $$root.ternary_pkg.t_min.t_min$1326
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7645
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1324
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$7643_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7643
    parameter \WIDTH 2
    connect \Y $procmux$7643_Y
    connect \S $1320
    connect \B 2'x
    connect \A $procmux$7641_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7641
    parameter \WIDTH 2
    connect \Y $procmux$7641_Y
    connect \S $1323y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1319
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7639
    parameter \WIDTH 1
    connect \Y $1325
    connect \S $1315
    connect \B 1'x
    connect \A $procmux$7637_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7637
    parameter \WIDTH 1
    connect \Y $procmux$7637_Y
    connect \S $1320
    connect \B 1'x
    connect \A $procmux$7635_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7635
    parameter \WIDTH 1
    connect \Y $procmux$7635_Y
    connect \S $1323y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$7633
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1326
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$7631_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$7631
    parameter \WIDTH 2
    connect \Y $procmux$7631_Y
    connect \S $1320
    connect \B 2'x
    connect \A $procmux$7629_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$7629
    parameter \WIDTH 2
    connect \Y $procmux$7629_Y
    connect \S $1325
    connect \B $$root.ternary_pkg.t_min.t_min$1324
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7619
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1336
    connect \S $1335y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$7617
    parameter \WIDTH 1
    connect \Y $1337
    connect \S $1335y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7615
    parameter \WIDTH 2
    connect \Y \max_result [53:52]
    connect \S $1337
    connect \B $$root.ternary_pkg.t_max.t_max$1336
    connect \A $$root.ternary_pkg.t_max.t_max$1350
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7607
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1341
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$7605_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7605
    parameter \WIDTH 2
    connect \Y $procmux$7605_Y
    connect \S $1340y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1336
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7603
    parameter \WIDTH 1
    connect \Y $1342
    connect \S $1337
    connect \B 1'x
    connect \A $procmux$7601_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7601
    parameter \WIDTH 1
    connect \Y $procmux$7601_Y
    connect \S $1340y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7599
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1350
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$7597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7597
    parameter \WIDTH 2
    connect \Y $procmux$7597_Y
    connect \S $1342
    connect \B $$root.ternary_pkg.t_max.t_max$1341
    connect \A $$root.ternary_pkg.t_max.t_max$1348
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7587
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1346
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$7585_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7585
    parameter \WIDTH 2
    connect \Y $procmux$7585_Y
    connect \S $1342
    connect \B 2'x
    connect \A $procmux$7583_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7583
    parameter \WIDTH 2
    connect \Y $procmux$7583_Y
    connect \S $1345y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1341
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7581
    parameter \WIDTH 1
    connect \Y $1347
    connect \S $1337
    connect \B 1'x
    connect \A $procmux$7579_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7579
    parameter \WIDTH 1
    connect \Y $procmux$7579_Y
    connect \S $1342
    connect \B 1'x
    connect \A $procmux$7577_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7577
    parameter \WIDTH 1
    connect \Y $procmux$7577_Y
    connect \S $1345y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$7575
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1348
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$7573_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$7573
    parameter \WIDTH 2
    connect \Y $procmux$7573_Y
    connect \S $1342
    connect \B 2'x
    connect \A $procmux$7571_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$7571
    parameter \WIDTH 2
    connect \Y $procmux$7571_Y
    connect \S $1347
    connect \B $$root.ternary_pkg.t_max.t_max$1346
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:88.15-88.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $logic_not $procmux$7562_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7562_CMP
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:89.15-89.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$7561_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7561_CMP
    connect \B 3'001
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:90.15-90.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$7560_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7560_CMP
    connect \B 3'010
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:91.15-91.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$7559_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7559_CMP
    connect \B 3'011
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:92.15-92.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$7558_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7558_CMP
    connect \B 3'100
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:93.15-93.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$7557_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7557_CMP
    connect \B 3'101
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:94.15-94.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$7556_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7556_CMP
    connect \B 3'110
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:95.15-95.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$7555_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$7555_CMP
    connect \B 3'111
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:95.15-95.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $pmux $procmux$7554
    parameter \WIDTH 54
    parameter \S_WIDTH 8
    connect \Y \result
    connect \S { $procmux$7562_CMP $procmux$7561_CMP $procmux$7560_CMP $procmux$7559_CMP $procmux$7558_CMP $procmux$7557_CMP $procmux$7556_CMP $procmux$7555_CMP }
    connect \B { 38'00000000000000000000000000000000000000 \add_result [15:0] 38'00000000000000000000000000000000000000 \add_result [15:0] \neg_result \min_result \max_result \a [51:0] 4'0000 \a [53:2] 38'00000000000000000000000000000000000000 \add_result [15:0] }
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7552
    parameter \WIDTH 1
    connect \Y $all_zero$1365
    connect \S $1364y
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7550
    parameter \WIDTH 1
    connect \Y $all_zero$1367
    connect \S $1366y
    connect \B 1'0
    connect \A $all_zero$1365
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7547
    parameter \WIDTH 1
    connect \Y $all_zero$1369
    connect \S $1368y
    connect \B 1'0
    connect \A $all_zero$1367
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7544
    parameter \WIDTH 1
    connect \Y $all_zero$1371
    connect \S $1370y
    connect \B 1'0
    connect \A $all_zero$1369
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7541
    parameter \WIDTH 1
    connect \Y $all_zero$1373
    connect \S $1372y
    connect \B 1'0
    connect \A $all_zero$1371
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7538
    parameter \WIDTH 1
    connect \Y $all_zero$1375
    connect \S $1374y
    connect \B 1'0
    connect \A $all_zero$1373
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7535
    parameter \WIDTH 1
    connect \Y $all_zero$1377
    connect \S $1376y
    connect \B 1'0
    connect \A $all_zero$1375
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7532
    parameter \WIDTH 1
    connect \Y $all_zero$1379
    connect \S $1378y
    connect \B 1'0
    connect \A $all_zero$1377
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7529
    parameter \WIDTH 1
    connect \Y $all_zero$1381
    connect \S $1380y
    connect \B 1'0
    connect \A $all_zero$1379
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7526
    parameter \WIDTH 1
    connect \Y $all_zero$1383
    connect \S $1382y
    connect \B 1'0
    connect \A $all_zero$1381
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7523
    parameter \WIDTH 1
    connect \Y $all_zero$1385
    connect \S $1384y
    connect \B 1'0
    connect \A $all_zero$1383
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7520
    parameter \WIDTH 1
    connect \Y $all_zero$1387
    connect \S $1386y
    connect \B 1'0
    connect \A $all_zero$1385
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7517
    parameter \WIDTH 1
    connect \Y $all_zero$1389
    connect \S $1388y
    connect \B 1'0
    connect \A $all_zero$1387
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7514
    parameter \WIDTH 1
    connect \Y $all_zero$1391
    connect \S $1390y
    connect \B 1'0
    connect \A $all_zero$1389
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7511
    parameter \WIDTH 1
    connect \Y $all_zero$1393
    connect \S $1392y
    connect \B 1'0
    connect \A $all_zero$1391
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7508
    parameter \WIDTH 1
    connect \Y $all_zero$1395
    connect \S $1394y
    connect \B 1'0
    connect \A $all_zero$1393
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7505
    parameter \WIDTH 1
    connect \Y $all_zero$1397
    connect \S $1396y
    connect \B 1'0
    connect \A $all_zero$1395
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7502
    parameter \WIDTH 1
    connect \Y $all_zero$1399
    connect \S $1398y
    connect \B 1'0
    connect \A $all_zero$1397
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7499
    parameter \WIDTH 1
    connect \Y $all_zero$1401
    connect \S $1400y
    connect \B 1'0
    connect \A $all_zero$1399
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7496
    parameter \WIDTH 1
    connect \Y $all_zero$1403
    connect \S $1402y
    connect \B 1'0
    connect \A $all_zero$1401
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7493
    parameter \WIDTH 1
    connect \Y $all_zero$1405
    connect \S $1404y
    connect \B 1'0
    connect \A $all_zero$1403
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7490
    parameter \WIDTH 1
    connect \Y $all_zero$1407
    connect \S $1406y
    connect \B 1'0
    connect \A $all_zero$1405
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7487
    parameter \WIDTH 1
    connect \Y $all_zero$1409
    connect \S $1408y
    connect \B 1'0
    connect \A $all_zero$1407
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7484
    parameter \WIDTH 1
    connect \Y $all_zero$1411
    connect \S $1410y
    connect \B 1'0
    connect \A $all_zero$1409
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7481
    parameter \WIDTH 1
    connect \Y $all_zero$1413
    connect \S $1412y
    connect \B 1'0
    connect \A $all_zero$1411
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7478
    parameter \WIDTH 1
    connect \Y $all_zero$1415
    connect \S $1414y
    connect \B 1'0
    connect \A $all_zero$1413
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$7475
    parameter \WIDTH 1
    connect \Y \zero_flag
    connect \S $1416y
    connect \B 1'0
    connect \A $all_zero$1415
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11180_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11180_CMP
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11179_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11179_CMP
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11178_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11178_CMP
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11177
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [1:0]
    connect \S { $procmux$11180_CMP $procmux$11179_CMP $procmux$11178_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11171_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11171_CMP
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11170_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11170_CMP
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11169_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11169_CMP
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11168
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [3:2]
    connect \S { $procmux$11171_CMP $procmux$11170_CMP $procmux$11169_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11162_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11162_CMP
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11161_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11161_CMP
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11160_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11160_CMP
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11159
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [5:4]
    connect \S { $procmux$11162_CMP $procmux$11161_CMP $procmux$11160_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11153_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11153_CMP
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11152_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11152_CMP
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11151_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11151_CMP
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11150
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [7:6]
    connect \S { $procmux$11153_CMP $procmux$11152_CMP $procmux$11151_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11144_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11144_CMP
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11143_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11143_CMP
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11142_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11142_CMP
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11141
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [9:8]
    connect \S { $procmux$11144_CMP $procmux$11143_CMP $procmux$11142_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11135_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11135_CMP
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11134_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11134_CMP
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11133_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11133_CMP
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11132
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [11:10]
    connect \S { $procmux$11135_CMP $procmux$11134_CMP $procmux$11133_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11126_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11126_CMP
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11125_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11125_CMP
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11124_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11124_CMP
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11123
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [13:12]
    connect \S { $procmux$11126_CMP $procmux$11125_CMP $procmux$11124_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11117_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11117_CMP
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11116_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11116_CMP
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11115_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11115_CMP
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11114
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [15:14]
    connect \S { $procmux$11117_CMP $procmux$11116_CMP $procmux$11115_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11108_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11108_CMP
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11107_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11107_CMP
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11106_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11106_CMP
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11105
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [17:16]
    connect \S { $procmux$11108_CMP $procmux$11107_CMP $procmux$11106_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11099_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11099_CMP
    connect \B 2'10
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11098_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11098_CMP
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11097_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11097_CMP
    connect \B 2'01
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11096
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [19:18]
    connect \S { $procmux$11099_CMP $procmux$11098_CMP $procmux$11097_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11090_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11090_CMP
    connect \B 2'10
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11089_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11089_CMP
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11088_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11088_CMP
    connect \B 2'01
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11087
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [21:20]
    connect \S { $procmux$11090_CMP $procmux$11089_CMP $procmux$11088_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11081_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11081_CMP
    connect \B 2'10
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11080_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11080_CMP
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11079_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11079_CMP
    connect \B 2'01
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11078
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [23:22]
    connect \S { $procmux$11081_CMP $procmux$11080_CMP $procmux$11079_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11072_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11072_CMP
    connect \B 2'10
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11071_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11071_CMP
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11070_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11070_CMP
    connect \B 2'01
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11069
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [25:24]
    connect \S { $procmux$11072_CMP $procmux$11071_CMP $procmux$11070_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11063_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11063_CMP
    connect \B 2'10
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11062_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11062_CMP
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11061_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11061_CMP
    connect \B 2'01
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11060
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [27:26]
    connect \S { $procmux$11063_CMP $procmux$11062_CMP $procmux$11061_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11054_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11054_CMP
    connect \B 2'10
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11053_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11053_CMP
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11052_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11052_CMP
    connect \B 2'01
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11051
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [29:28]
    connect \S { $procmux$11054_CMP $procmux$11053_CMP $procmux$11052_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11045_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11045_CMP
    connect \B 2'10
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11044_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11044_CMP
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11043_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11043_CMP
    connect \B 2'01
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11042
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [31:30]
    connect \S { $procmux$11045_CMP $procmux$11044_CMP $procmux$11043_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11036_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11036_CMP
    connect \B 2'10
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11035_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11035_CMP
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11034_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11034_CMP
    connect \B 2'01
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11033
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [33:32]
    connect \S { $procmux$11036_CMP $procmux$11035_CMP $procmux$11034_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11027_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11027_CMP
    connect \B 2'10
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11026_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11026_CMP
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11025_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11025_CMP
    connect \B 2'01
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11024
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [35:34]
    connect \S { $procmux$11027_CMP $procmux$11026_CMP $procmux$11025_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11018_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11018_CMP
    connect \B 2'10
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11017_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11017_CMP
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11016_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11016_CMP
    connect \B 2'01
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11015
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [37:36]
    connect \S { $procmux$11018_CMP $procmux$11017_CMP $procmux$11016_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11009_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11009_CMP
    connect \B 2'10
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11008_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11008_CMP
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11007_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11007_CMP
    connect \B 2'01
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11006
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [39:38]
    connect \S { $procmux$11009_CMP $procmux$11008_CMP $procmux$11007_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11000_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11000_CMP
    connect \B 2'10
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10999_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10999_CMP
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10998_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10998_CMP
    connect \B 2'01
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10997
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [41:40]
    connect \S { $procmux$11000_CMP $procmux$10999_CMP $procmux$10998_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10991_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10991_CMP
    connect \B 2'10
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10990_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10990_CMP
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10989_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10989_CMP
    connect \B 2'01
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10988
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [43:42]
    connect \S { $procmux$10991_CMP $procmux$10990_CMP $procmux$10989_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10982_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10982_CMP
    connect \B 2'10
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10981_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10981_CMP
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10980_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10980_CMP
    connect \B 2'01
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10979
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [45:44]
    connect \S { $procmux$10982_CMP $procmux$10981_CMP $procmux$10980_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10973_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10973_CMP
    connect \B 2'10
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10972_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10972_CMP
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10971_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10971_CMP
    connect \B 2'01
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10970
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [47:46]
    connect \S { $procmux$10973_CMP $procmux$10972_CMP $procmux$10971_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10964_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10964_CMP
    connect \B 2'10
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10963_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10963_CMP
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10962_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10962_CMP
    connect \B 2'01
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10961
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [49:48]
    connect \S { $procmux$10964_CMP $procmux$10963_CMP $procmux$10962_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10955_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10955_CMP
    connect \B 2'10
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10954_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10954_CMP
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10953_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10953_CMP
    connect \B 2'01
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10952
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [51:50]
    connect \S { $procmux$10955_CMP $procmux$10954_CMP $procmux$10953_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10946_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10946_CMP
    connect \B 2'10
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10945_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10945_CMP
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10944_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10944_CMP
    connect \B 2'01
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10943
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [53:52]
    connect \S { $procmux$10946_CMP $procmux$10945_CMP $procmux$10944_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10937_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10937_CMP
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10936_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10936_CMP
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10935_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10935_CMP
    connect \B 2'01
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10934
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [1:0]
    connect \S { $procmux$10937_CMP $procmux$10936_CMP $procmux$10935_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10927
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$92
    connect \S $91y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10925
    parameter \WIDTH 1
    connect \Y $93
    connect \S $91y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10923
    parameter \WIDTH 2
    connect \Y \min_result [1:0]
    connect \S $93
    connect \B $$root.ternary_pkg.t_min.t_min$92
    connect \A $$root.ternary_pkg.t_min.t_min$106
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10915
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$97
    connect \S $93
    connect \B 2'x
    connect \A $procmux$10913_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10913
    parameter \WIDTH 2
    connect \Y $procmux$10913_Y
    connect \S $96y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$92
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10911
    parameter \WIDTH 1
    connect \Y $98
    connect \S $93
    connect \B 1'x
    connect \A $procmux$10909_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10909
    parameter \WIDTH 1
    connect \Y $procmux$10909_Y
    connect \S $96y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10907
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$106
    connect \S $93
    connect \B 2'x
    connect \A $procmux$10905_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10905
    parameter \WIDTH 2
    connect \Y $procmux$10905_Y
    connect \S $98
    connect \B $$root.ternary_pkg.t_min.t_min$97
    connect \A $$root.ternary_pkg.t_min.t_min$104
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10895
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$102
    connect \S $93
    connect \B 2'x
    connect \A $procmux$10893_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10893
    parameter \WIDTH 2
    connect \Y $procmux$10893_Y
    connect \S $98
    connect \B 2'x
    connect \A $procmux$10891_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10891
    parameter \WIDTH 2
    connect \Y $procmux$10891_Y
    connect \S $101y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$97
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10889
    parameter \WIDTH 1
    connect \Y $103
    connect \S $93
    connect \B 1'x
    connect \A $procmux$10887_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10887
    parameter \WIDTH 1
    connect \Y $procmux$10887_Y
    connect \S $98
    connect \B 1'x
    connect \A $procmux$10885_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10885
    parameter \WIDTH 1
    connect \Y $procmux$10885_Y
    connect \S $101y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10883
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$104
    connect \S $93
    connect \B 2'x
    connect \A $procmux$10881_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10881
    parameter \WIDTH 2
    connect \Y $procmux$10881_Y
    connect \S $98
    connect \B 2'x
    connect \A $procmux$10879_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10879
    parameter \WIDTH 2
    connect \Y $procmux$10879_Y
    connect \S $103
    connect \B $$root.ternary_pkg.t_min.t_min$102
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10869
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$114
    connect \S $113y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10867
    parameter \WIDTH 1
    connect \Y $115
    connect \S $113y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10865
    parameter \WIDTH 2
    connect \Y \max_result [1:0]
    connect \S $115
    connect \B $$root.ternary_pkg.t_max.t_max$114
    connect \A $$root.ternary_pkg.t_max.t_max$128
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10857
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$119
    connect \S $115
    connect \B 2'x
    connect \A $procmux$10855_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10855
    parameter \WIDTH 2
    connect \Y $procmux$10855_Y
    connect \S $118y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$114
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10853
    parameter \WIDTH 1
    connect \Y $120
    connect \S $115
    connect \B 1'x
    connect \A $procmux$10851_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10851
    parameter \WIDTH 1
    connect \Y $procmux$10851_Y
    connect \S $118y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10849
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$128
    connect \S $115
    connect \B 2'x
    connect \A $procmux$10847_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10847
    parameter \WIDTH 2
    connect \Y $procmux$10847_Y
    connect \S $120
    connect \B $$root.ternary_pkg.t_max.t_max$119
    connect \A $$root.ternary_pkg.t_max.t_max$126
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10837
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$124
    connect \S $115
    connect \B 2'x
    connect \A $procmux$10835_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10835
    parameter \WIDTH 2
    connect \Y $procmux$10835_Y
    connect \S $120
    connect \B 2'x
    connect \A $procmux$10833_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10833
    parameter \WIDTH 2
    connect \Y $procmux$10833_Y
    connect \S $123y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$119
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10831
    parameter \WIDTH 1
    connect \Y $125
    connect \S $115
    connect \B 1'x
    connect \A $procmux$10829_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10829
    parameter \WIDTH 1
    connect \Y $procmux$10829_Y
    connect \S $120
    connect \B 1'x
    connect \A $procmux$10827_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10827
    parameter \WIDTH 1
    connect \Y $procmux$10827_Y
    connect \S $123y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10825
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$126
    connect \S $115
    connect \B 2'x
    connect \A $procmux$10823_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10823
    parameter \WIDTH 2
    connect \Y $procmux$10823_Y
    connect \S $120
    connect \B 2'x
    connect \A $procmux$10821_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$10821
    parameter \WIDTH 2
    connect \Y $procmux$10821_Y
    connect \S $125
    connect \B $$root.ternary_pkg.t_max.t_max$124
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10812_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10812_CMP
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10811_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10811_CMP
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10810_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10810_CMP
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10809
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [3:2]
    connect \S { $procmux$10812_CMP $procmux$10811_CMP $procmux$10810_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10802
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$139
    connect \S $138y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10800
    parameter \WIDTH 1
    connect \Y $140
    connect \S $138y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10798
    parameter \WIDTH 2
    connect \Y \min_result [3:2]
    connect \S $140
    connect \B $$root.ternary_pkg.t_min.t_min$139
    connect \A $$root.ternary_pkg.t_min.t_min$153
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10790
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$144
    connect \S $140
    connect \B 2'x
    connect \A $procmux$10788_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10788
    parameter \WIDTH 2
    connect \Y $procmux$10788_Y
    connect \S $143y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$139
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10786
    parameter \WIDTH 1
    connect \Y $145
    connect \S $140
    connect \B 1'x
    connect \A $procmux$10784_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10784
    parameter \WIDTH 1
    connect \Y $procmux$10784_Y
    connect \S $143y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10782
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$153
    connect \S $140
    connect \B 2'x
    connect \A $procmux$10780_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10780
    parameter \WIDTH 2
    connect \Y $procmux$10780_Y
    connect \S $145
    connect \B $$root.ternary_pkg.t_min.t_min$144
    connect \A $$root.ternary_pkg.t_min.t_min$151
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10770
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$149
    connect \S $140
    connect \B 2'x
    connect \A $procmux$10768_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10768
    parameter \WIDTH 2
    connect \Y $procmux$10768_Y
    connect \S $145
    connect \B 2'x
    connect \A $procmux$10766_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10766
    parameter \WIDTH 2
    connect \Y $procmux$10766_Y
    connect \S $148y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$144
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10764
    parameter \WIDTH 1
    connect \Y $150
    connect \S $140
    connect \B 1'x
    connect \A $procmux$10762_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10762
    parameter \WIDTH 1
    connect \Y $procmux$10762_Y
    connect \S $145
    connect \B 1'x
    connect \A $procmux$10760_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10760
    parameter \WIDTH 1
    connect \Y $procmux$10760_Y
    connect \S $148y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10758
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$151
    connect \S $140
    connect \B 2'x
    connect \A $procmux$10756_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10756
    parameter \WIDTH 2
    connect \Y $procmux$10756_Y
    connect \S $145
    connect \B 2'x
    connect \A $procmux$10754_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10754
    parameter \WIDTH 2
    connect \Y $procmux$10754_Y
    connect \S $150
    connect \B $$root.ternary_pkg.t_min.t_min$149
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10744
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$161
    connect \S $160y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10742
    parameter \WIDTH 1
    connect \Y $162
    connect \S $160y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10740
    parameter \WIDTH 2
    connect \Y \max_result [3:2]
    connect \S $162
    connect \B $$root.ternary_pkg.t_max.t_max$161
    connect \A $$root.ternary_pkg.t_max.t_max$175
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10732
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$166
    connect \S $162
    connect \B 2'x
    connect \A $procmux$10730_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10730
    parameter \WIDTH 2
    connect \Y $procmux$10730_Y
    connect \S $165y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$161
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10728
    parameter \WIDTH 1
    connect \Y $167
    connect \S $162
    connect \B 1'x
    connect \A $procmux$10726_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10726
    parameter \WIDTH 1
    connect \Y $procmux$10726_Y
    connect \S $165y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10724
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$175
    connect \S $162
    connect \B 2'x
    connect \A $procmux$10722_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10722
    parameter \WIDTH 2
    connect \Y $procmux$10722_Y
    connect \S $167
    connect \B $$root.ternary_pkg.t_max.t_max$166
    connect \A $$root.ternary_pkg.t_max.t_max$173
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10712
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$171
    connect \S $162
    connect \B 2'x
    connect \A $procmux$10710_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10710
    parameter \WIDTH 2
    connect \Y $procmux$10710_Y
    connect \S $167
    connect \B 2'x
    connect \A $procmux$10708_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10708
    parameter \WIDTH 2
    connect \Y $procmux$10708_Y
    connect \S $170y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$166
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10706
    parameter \WIDTH 1
    connect \Y $172
    connect \S $162
    connect \B 1'x
    connect \A $procmux$10704_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10704
    parameter \WIDTH 1
    connect \Y $procmux$10704_Y
    connect \S $167
    connect \B 1'x
    connect \A $procmux$10702_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10702
    parameter \WIDTH 1
    connect \Y $procmux$10702_Y
    connect \S $170y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10700
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$173
    connect \S $162
    connect \B 2'x
    connect \A $procmux$10698_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10698
    parameter \WIDTH 2
    connect \Y $procmux$10698_Y
    connect \S $167
    connect \B 2'x
    connect \A $procmux$10696_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$10696
    parameter \WIDTH 2
    connect \Y $procmux$10696_Y
    connect \S $172
    connect \B $$root.ternary_pkg.t_max.t_max$171
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10687_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10687_CMP
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10686_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10686_CMP
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10685_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10685_CMP
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10684
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [5:4]
    connect \S { $procmux$10687_CMP $procmux$10686_CMP $procmux$10685_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10677
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$186
    connect \S $185y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10675
    parameter \WIDTH 1
    connect \Y $187
    connect \S $185y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10673
    parameter \WIDTH 2
    connect \Y \min_result [5:4]
    connect \S $187
    connect \B $$root.ternary_pkg.t_min.t_min$186
    connect \A $$root.ternary_pkg.t_min.t_min$200
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10665
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$191
    connect \S $187
    connect \B 2'x
    connect \A $procmux$10663_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10663
    parameter \WIDTH 2
    connect \Y $procmux$10663_Y
    connect \S $190y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$186
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10661
    parameter \WIDTH 1
    connect \Y $192
    connect \S $187
    connect \B 1'x
    connect \A $procmux$10659_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10659
    parameter \WIDTH 1
    connect \Y $procmux$10659_Y
    connect \S $190y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10657
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$200
    connect \S $187
    connect \B 2'x
    connect \A $procmux$10655_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10655
    parameter \WIDTH 2
    connect \Y $procmux$10655_Y
    connect \S $192
    connect \B $$root.ternary_pkg.t_min.t_min$191
    connect \A $$root.ternary_pkg.t_min.t_min$198
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10645
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$196
    connect \S $187
    connect \B 2'x
    connect \A $procmux$10643_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10643
    parameter \WIDTH 2
    connect \Y $procmux$10643_Y
    connect \S $192
    connect \B 2'x
    connect \A $procmux$10641_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10641
    parameter \WIDTH 2
    connect \Y $procmux$10641_Y
    connect \S $195y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$191
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10639
    parameter \WIDTH 1
    connect \Y $197
    connect \S $187
    connect \B 1'x
    connect \A $procmux$10637_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10637
    parameter \WIDTH 1
    connect \Y $procmux$10637_Y
    connect \S $192
    connect \B 1'x
    connect \A $procmux$10635_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10635
    parameter \WIDTH 1
    connect \Y $procmux$10635_Y
    connect \S $195y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10633
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$198
    connect \S $187
    connect \B 2'x
    connect \A $procmux$10631_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10631
    parameter \WIDTH 2
    connect \Y $procmux$10631_Y
    connect \S $192
    connect \B 2'x
    connect \A $procmux$10629_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10629
    parameter \WIDTH 2
    connect \Y $procmux$10629_Y
    connect \S $197
    connect \B $$root.ternary_pkg.t_min.t_min$196
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10619
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$208
    connect \S $207y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10617
    parameter \WIDTH 1
    connect \Y $209
    connect \S $207y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10615
    parameter \WIDTH 2
    connect \Y \max_result [5:4]
    connect \S $209
    connect \B $$root.ternary_pkg.t_max.t_max$208
    connect \A $$root.ternary_pkg.t_max.t_max$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10607
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$213
    connect \S $209
    connect \B 2'x
    connect \A $procmux$10605_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10605
    parameter \WIDTH 2
    connect \Y $procmux$10605_Y
    connect \S $212y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10603
    parameter \WIDTH 1
    connect \Y $214
    connect \S $209
    connect \B 1'x
    connect \A $procmux$10601_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10601
    parameter \WIDTH 1
    connect \Y $procmux$10601_Y
    connect \S $212y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10599
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$222
    connect \S $209
    connect \B 2'x
    connect \A $procmux$10597_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10597
    parameter \WIDTH 2
    connect \Y $procmux$10597_Y
    connect \S $214
    connect \B $$root.ternary_pkg.t_max.t_max$213
    connect \A $$root.ternary_pkg.t_max.t_max$220
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10587
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$218
    connect \S $209
    connect \B 2'x
    connect \A $procmux$10585_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10585
    parameter \WIDTH 2
    connect \Y $procmux$10585_Y
    connect \S $214
    connect \B 2'x
    connect \A $procmux$10583_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10583
    parameter \WIDTH 2
    connect \Y $procmux$10583_Y
    connect \S $217y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$213
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10581
    parameter \WIDTH 1
    connect \Y $219
    connect \S $209
    connect \B 1'x
    connect \A $procmux$10579_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10579
    parameter \WIDTH 1
    connect \Y $procmux$10579_Y
    connect \S $214
    connect \B 1'x
    connect \A $procmux$10577_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10577
    parameter \WIDTH 1
    connect \Y $procmux$10577_Y
    connect \S $217y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10575
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$220
    connect \S $209
    connect \B 2'x
    connect \A $procmux$10573_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10573
    parameter \WIDTH 2
    connect \Y $procmux$10573_Y
    connect \S $214
    connect \B 2'x
    connect \A $procmux$10571_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$10571
    parameter \WIDTH 2
    connect \Y $procmux$10571_Y
    connect \S $219
    connect \B $$root.ternary_pkg.t_max.t_max$218
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10562_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10562_CMP
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10561_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10561_CMP
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10560_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10560_CMP
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10559
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [7:6]
    connect \S { $procmux$10562_CMP $procmux$10561_CMP $procmux$10560_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10552
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$233
    connect \S $232y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10550
    parameter \WIDTH 1
    connect \Y $234
    connect \S $232y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10548
    parameter \WIDTH 2
    connect \Y \min_result [7:6]
    connect \S $234
    connect \B $$root.ternary_pkg.t_min.t_min$233
    connect \A $$root.ternary_pkg.t_min.t_min$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10540
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$238
    connect \S $234
    connect \B 2'x
    connect \A $procmux$10538_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10538
    parameter \WIDTH 2
    connect \Y $procmux$10538_Y
    connect \S $237y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10536
    parameter \WIDTH 1
    connect \Y $239
    connect \S $234
    connect \B 1'x
    connect \A $procmux$10534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10534
    parameter \WIDTH 1
    connect \Y $procmux$10534_Y
    connect \S $237y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10532
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$247
    connect \S $234
    connect \B 2'x
    connect \A $procmux$10530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10530
    parameter \WIDTH 2
    connect \Y $procmux$10530_Y
    connect \S $239
    connect \B $$root.ternary_pkg.t_min.t_min$238
    connect \A $$root.ternary_pkg.t_min.t_min$245
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10520
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$243
    connect \S $234
    connect \B 2'x
    connect \A $procmux$10518_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10518
    parameter \WIDTH 2
    connect \Y $procmux$10518_Y
    connect \S $239
    connect \B 2'x
    connect \A $procmux$10516_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10516
    parameter \WIDTH 2
    connect \Y $procmux$10516_Y
    connect \S $242y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10514
    parameter \WIDTH 1
    connect \Y $244
    connect \S $234
    connect \B 1'x
    connect \A $procmux$10512_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10512
    parameter \WIDTH 1
    connect \Y $procmux$10512_Y
    connect \S $239
    connect \B 1'x
    connect \A $procmux$10510_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10510
    parameter \WIDTH 1
    connect \Y $procmux$10510_Y
    connect \S $242y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10508
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$245
    connect \S $234
    connect \B 2'x
    connect \A $procmux$10506_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10506
    parameter \WIDTH 2
    connect \Y $procmux$10506_Y
    connect \S $239
    connect \B 2'x
    connect \A $procmux$10504_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10504
    parameter \WIDTH 2
    connect \Y $procmux$10504_Y
    connect \S $244
    connect \B $$root.ternary_pkg.t_min.t_min$243
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10494
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$255
    connect \S $254y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10492
    parameter \WIDTH 1
    connect \Y $256
    connect \S $254y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10490
    parameter \WIDTH 2
    connect \Y \max_result [7:6]
    connect \S $256
    connect \B $$root.ternary_pkg.t_max.t_max$255
    connect \A $$root.ternary_pkg.t_max.t_max$269
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10482
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$260
    connect \S $256
    connect \B 2'x
    connect \A $procmux$10480_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10480
    parameter \WIDTH 2
    connect \Y $procmux$10480_Y
    connect \S $259y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$255
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10478
    parameter \WIDTH 1
    connect \Y $261
    connect \S $256
    connect \B 1'x
    connect \A $procmux$10476_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10476
    parameter \WIDTH 1
    connect \Y $procmux$10476_Y
    connect \S $259y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10474
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$269
    connect \S $256
    connect \B 2'x
    connect \A $procmux$10472_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10472
    parameter \WIDTH 2
    connect \Y $procmux$10472_Y
    connect \S $261
    connect \B $$root.ternary_pkg.t_max.t_max$260
    connect \A $$root.ternary_pkg.t_max.t_max$267
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10462
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$265
    connect \S $256
    connect \B 2'x
    connect \A $procmux$10460_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10460
    parameter \WIDTH 2
    connect \Y $procmux$10460_Y
    connect \S $261
    connect \B 2'x
    connect \A $procmux$10458_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10458
    parameter \WIDTH 2
    connect \Y $procmux$10458_Y
    connect \S $264y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$260
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10456
    parameter \WIDTH 1
    connect \Y $266
    connect \S $256
    connect \B 1'x
    connect \A $procmux$10454_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10454
    parameter \WIDTH 1
    connect \Y $procmux$10454_Y
    connect \S $261
    connect \B 1'x
    connect \A $procmux$10452_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10452
    parameter \WIDTH 1
    connect \Y $procmux$10452_Y
    connect \S $264y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10450
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$267
    connect \S $256
    connect \B 2'x
    connect \A $procmux$10448_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10448
    parameter \WIDTH 2
    connect \Y $procmux$10448_Y
    connect \S $261
    connect \B 2'x
    connect \A $procmux$10446_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$10446
    parameter \WIDTH 2
    connect \Y $procmux$10446_Y
    connect \S $266
    connect \B $$root.ternary_pkg.t_max.t_max$265
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10437_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10437_CMP
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10436_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10436_CMP
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10435_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10435_CMP
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10434
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [9:8]
    connect \S { $procmux$10437_CMP $procmux$10436_CMP $procmux$10435_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10427
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$280
    connect \S $279y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10425
    parameter \WIDTH 1
    connect \Y $281
    connect \S $279y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10423
    parameter \WIDTH 2
    connect \Y \min_result [9:8]
    connect \S $281
    connect \B $$root.ternary_pkg.t_min.t_min$280
    connect \A $$root.ternary_pkg.t_min.t_min$294
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10415
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$285
    connect \S $281
    connect \B 2'x
    connect \A $procmux$10413_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10413
    parameter \WIDTH 2
    connect \Y $procmux$10413_Y
    connect \S $284y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$280
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10411
    parameter \WIDTH 1
    connect \Y $286
    connect \S $281
    connect \B 1'x
    connect \A $procmux$10409_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10409
    parameter \WIDTH 1
    connect \Y $procmux$10409_Y
    connect \S $284y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10407
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$294
    connect \S $281
    connect \B 2'x
    connect \A $procmux$10405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10405
    parameter \WIDTH 2
    connect \Y $procmux$10405_Y
    connect \S $286
    connect \B $$root.ternary_pkg.t_min.t_min$285
    connect \A $$root.ternary_pkg.t_min.t_min$292
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10395
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$290
    connect \S $281
    connect \B 2'x
    connect \A $procmux$10393_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10393
    parameter \WIDTH 2
    connect \Y $procmux$10393_Y
    connect \S $286
    connect \B 2'x
    connect \A $procmux$10391_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10391
    parameter \WIDTH 2
    connect \Y $procmux$10391_Y
    connect \S $289y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$285
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10389
    parameter \WIDTH 1
    connect \Y $291
    connect \S $281
    connect \B 1'x
    connect \A $procmux$10387_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10387
    parameter \WIDTH 1
    connect \Y $procmux$10387_Y
    connect \S $286
    connect \B 1'x
    connect \A $procmux$10385_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10385
    parameter \WIDTH 1
    connect \Y $procmux$10385_Y
    connect \S $289y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10383
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$292
    connect \S $281
    connect \B 2'x
    connect \A $procmux$10381_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10381
    parameter \WIDTH 2
    connect \Y $procmux$10381_Y
    connect \S $286
    connect \B 2'x
    connect \A $procmux$10379_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10379
    parameter \WIDTH 2
    connect \Y $procmux$10379_Y
    connect \S $291
    connect \B $$root.ternary_pkg.t_min.t_min$290
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10369
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$302
    connect \S $301y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10367
    parameter \WIDTH 1
    connect \Y $303
    connect \S $301y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10365
    parameter \WIDTH 2
    connect \Y \max_result [9:8]
    connect \S $303
    connect \B $$root.ternary_pkg.t_max.t_max$302
    connect \A $$root.ternary_pkg.t_max.t_max$316
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10357
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$307
    connect \S $303
    connect \B 2'x
    connect \A $procmux$10355_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10355
    parameter \WIDTH 2
    connect \Y $procmux$10355_Y
    connect \S $306y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$302
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10353
    parameter \WIDTH 1
    connect \Y $308
    connect \S $303
    connect \B 1'x
    connect \A $procmux$10351_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10351
    parameter \WIDTH 1
    connect \Y $procmux$10351_Y
    connect \S $306y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10349
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$316
    connect \S $303
    connect \B 2'x
    connect \A $procmux$10347_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10347
    parameter \WIDTH 2
    connect \Y $procmux$10347_Y
    connect \S $308
    connect \B $$root.ternary_pkg.t_max.t_max$307
    connect \A $$root.ternary_pkg.t_max.t_max$314
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10337
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$312
    connect \S $303
    connect \B 2'x
    connect \A $procmux$10335_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10335
    parameter \WIDTH 2
    connect \Y $procmux$10335_Y
    connect \S $308
    connect \B 2'x
    connect \A $procmux$10333_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10333
    parameter \WIDTH 2
    connect \Y $procmux$10333_Y
    connect \S $311y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$307
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10331
    parameter \WIDTH 1
    connect \Y $313
    connect \S $303
    connect \B 1'x
    connect \A $procmux$10329_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10329
    parameter \WIDTH 1
    connect \Y $procmux$10329_Y
    connect \S $308
    connect \B 1'x
    connect \A $procmux$10327_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10327
    parameter \WIDTH 1
    connect \Y $procmux$10327_Y
    connect \S $311y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10325
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$314
    connect \S $303
    connect \B 2'x
    connect \A $procmux$10323_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10323
    parameter \WIDTH 2
    connect \Y $procmux$10323_Y
    connect \S $308
    connect \B 2'x
    connect \A $procmux$10321_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$10321
    parameter \WIDTH 2
    connect \Y $procmux$10321_Y
    connect \S $313
    connect \B $$root.ternary_pkg.t_max.t_max$312
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10312_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10312_CMP
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10311_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10311_CMP
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10310_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10310_CMP
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10309
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [11:10]
    connect \S { $procmux$10312_CMP $procmux$10311_CMP $procmux$10310_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10302
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$327
    connect \S $326y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10300
    parameter \WIDTH 1
    connect \Y $328
    connect \S $326y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10298
    parameter \WIDTH 2
    connect \Y \min_result [11:10]
    connect \S $328
    connect \B $$root.ternary_pkg.t_min.t_min$327
    connect \A $$root.ternary_pkg.t_min.t_min$341
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10290
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$332
    connect \S $328
    connect \B 2'x
    connect \A $procmux$10288_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10288
    parameter \WIDTH 2
    connect \Y $procmux$10288_Y
    connect \S $331y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$327
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10286
    parameter \WIDTH 1
    connect \Y $333
    connect \S $328
    connect \B 1'x
    connect \A $procmux$10284_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10284
    parameter \WIDTH 1
    connect \Y $procmux$10284_Y
    connect \S $331y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10282
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$341
    connect \S $328
    connect \B 2'x
    connect \A $procmux$10280_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10280
    parameter \WIDTH 2
    connect \Y $procmux$10280_Y
    connect \S $333
    connect \B $$root.ternary_pkg.t_min.t_min$332
    connect \A $$root.ternary_pkg.t_min.t_min$339
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10270
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$337
    connect \S $328
    connect \B 2'x
    connect \A $procmux$10268_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10268
    parameter \WIDTH 2
    connect \Y $procmux$10268_Y
    connect \S $333
    connect \B 2'x
    connect \A $procmux$10266_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10266
    parameter \WIDTH 2
    connect \Y $procmux$10266_Y
    connect \S $336y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$332
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10264
    parameter \WIDTH 1
    connect \Y $338
    connect \S $328
    connect \B 1'x
    connect \A $procmux$10262_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10262
    parameter \WIDTH 1
    connect \Y $procmux$10262_Y
    connect \S $333
    connect \B 1'x
    connect \A $procmux$10260_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10260
    parameter \WIDTH 1
    connect \Y $procmux$10260_Y
    connect \S $336y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10258
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$339
    connect \S $328
    connect \B 2'x
    connect \A $procmux$10256_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10256
    parameter \WIDTH 2
    connect \Y $procmux$10256_Y
    connect \S $333
    connect \B 2'x
    connect \A $procmux$10254_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10254
    parameter \WIDTH 2
    connect \Y $procmux$10254_Y
    connect \S $338
    connect \B $$root.ternary_pkg.t_min.t_min$337
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10244
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$349
    connect \S $348y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10242
    parameter \WIDTH 1
    connect \Y $350
    connect \S $348y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10240
    parameter \WIDTH 2
    connect \Y \max_result [11:10]
    connect \S $350
    connect \B $$root.ternary_pkg.t_max.t_max$349
    connect \A $$root.ternary_pkg.t_max.t_max$363
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10232
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$354
    connect \S $350
    connect \B 2'x
    connect \A $procmux$10230_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10230
    parameter \WIDTH 2
    connect \Y $procmux$10230_Y
    connect \S $353y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$349
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10228
    parameter \WIDTH 1
    connect \Y $355
    connect \S $350
    connect \B 1'x
    connect \A $procmux$10226_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10226
    parameter \WIDTH 1
    connect \Y $procmux$10226_Y
    connect \S $353y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10224
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$363
    connect \S $350
    connect \B 2'x
    connect \A $procmux$10222_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10222
    parameter \WIDTH 2
    connect \Y $procmux$10222_Y
    connect \S $355
    connect \B $$root.ternary_pkg.t_max.t_max$354
    connect \A $$root.ternary_pkg.t_max.t_max$361
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10212
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$359
    connect \S $350
    connect \B 2'x
    connect \A $procmux$10210_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10210
    parameter \WIDTH 2
    connect \Y $procmux$10210_Y
    connect \S $355
    connect \B 2'x
    connect \A $procmux$10208_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10208
    parameter \WIDTH 2
    connect \Y $procmux$10208_Y
    connect \S $358y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$354
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10206
    parameter \WIDTH 1
    connect \Y $360
    connect \S $350
    connect \B 1'x
    connect \A $procmux$10204_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10204
    parameter \WIDTH 1
    connect \Y $procmux$10204_Y
    connect \S $355
    connect \B 1'x
    connect \A $procmux$10202_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10202
    parameter \WIDTH 1
    connect \Y $procmux$10202_Y
    connect \S $358y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10200
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$361
    connect \S $350
    connect \B 2'x
    connect \A $procmux$10198_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10198
    parameter \WIDTH 2
    connect \Y $procmux$10198_Y
    connect \S $355
    connect \B 2'x
    connect \A $procmux$10196_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$10196
    parameter \WIDTH 2
    connect \Y $procmux$10196_Y
    connect \S $360
    connect \B $$root.ternary_pkg.t_max.t_max$359
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10187_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10187_CMP
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10186_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10186_CMP
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10185_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10185_CMP
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10184
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [13:12]
    connect \S { $procmux$10187_CMP $procmux$10186_CMP $procmux$10185_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10177
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$374
    connect \S $373y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10175
    parameter \WIDTH 1
    connect \Y $375
    connect \S $373y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10173
    parameter \WIDTH 2
    connect \Y \min_result [13:12]
    connect \S $375
    connect \B $$root.ternary_pkg.t_min.t_min$374
    connect \A $$root.ternary_pkg.t_min.t_min$388
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10165
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$379
    connect \S $375
    connect \B 2'x
    connect \A $procmux$10163_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10163
    parameter \WIDTH 2
    connect \Y $procmux$10163_Y
    connect \S $378y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$374
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10161
    parameter \WIDTH 1
    connect \Y $380
    connect \S $375
    connect \B 1'x
    connect \A $procmux$10159_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10159
    parameter \WIDTH 1
    connect \Y $procmux$10159_Y
    connect \S $378y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10157
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$388
    connect \S $375
    connect \B 2'x
    connect \A $procmux$10155_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10155
    parameter \WIDTH 2
    connect \Y $procmux$10155_Y
    connect \S $380
    connect \B $$root.ternary_pkg.t_min.t_min$379
    connect \A $$root.ternary_pkg.t_min.t_min$386
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10145
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$384
    connect \S $375
    connect \B 2'x
    connect \A $procmux$10143_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10143
    parameter \WIDTH 2
    connect \Y $procmux$10143_Y
    connect \S $380
    connect \B 2'x
    connect \A $procmux$10141_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10141
    parameter \WIDTH 2
    connect \Y $procmux$10141_Y
    connect \S $383y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$379
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10139
    parameter \WIDTH 1
    connect \Y $385
    connect \S $375
    connect \B 1'x
    connect \A $procmux$10137_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10137
    parameter \WIDTH 1
    connect \Y $procmux$10137_Y
    connect \S $380
    connect \B 1'x
    connect \A $procmux$10135_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10135
    parameter \WIDTH 1
    connect \Y $procmux$10135_Y
    connect \S $383y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10133
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$386
    connect \S $375
    connect \B 2'x
    connect \A $procmux$10131_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10131
    parameter \WIDTH 2
    connect \Y $procmux$10131_Y
    connect \S $380
    connect \B 2'x
    connect \A $procmux$10129_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10129
    parameter \WIDTH 2
    connect \Y $procmux$10129_Y
    connect \S $385
    connect \B $$root.ternary_pkg.t_min.t_min$384
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10119
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$396
    connect \S $395y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$10117
    parameter \WIDTH 1
    connect \Y $397
    connect \S $395y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10115
    parameter \WIDTH 2
    connect \Y \max_result [13:12]
    connect \S $397
    connect \B $$root.ternary_pkg.t_max.t_max$396
    connect \A $$root.ternary_pkg.t_max.t_max$410
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10107
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$401
    connect \S $397
    connect \B 2'x
    connect \A $procmux$10105_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10105
    parameter \WIDTH 2
    connect \Y $procmux$10105_Y
    connect \S $400y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$396
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10103
    parameter \WIDTH 1
    connect \Y $402
    connect \S $397
    connect \B 1'x
    connect \A $procmux$10101_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10101
    parameter \WIDTH 1
    connect \Y $procmux$10101_Y
    connect \S $400y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10099
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$410
    connect \S $397
    connect \B 2'x
    connect \A $procmux$10097_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10097
    parameter \WIDTH 2
    connect \Y $procmux$10097_Y
    connect \S $402
    connect \B $$root.ternary_pkg.t_max.t_max$401
    connect \A $$root.ternary_pkg.t_max.t_max$408
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10087
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$406
    connect \S $397
    connect \B 2'x
    connect \A $procmux$10085_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10085
    parameter \WIDTH 2
    connect \Y $procmux$10085_Y
    connect \S $402
    connect \B 2'x
    connect \A $procmux$10083_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10083
    parameter \WIDTH 2
    connect \Y $procmux$10083_Y
    connect \S $405y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$401
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10081
    parameter \WIDTH 1
    connect \Y $407
    connect \S $397
    connect \B 1'x
    connect \A $procmux$10079_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10079
    parameter \WIDTH 1
    connect \Y $procmux$10079_Y
    connect \S $402
    connect \B 1'x
    connect \A $procmux$10077_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10077
    parameter \WIDTH 1
    connect \Y $procmux$10077_Y
    connect \S $405y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$10075
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$408
    connect \S $397
    connect \B 2'x
    connect \A $procmux$10073_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$10073
    parameter \WIDTH 2
    connect \Y $procmux$10073_Y
    connect \S $402
    connect \B 2'x
    connect \A $procmux$10071_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$10071
    parameter \WIDTH 2
    connect \Y $procmux$10071_Y
    connect \S $407
    connect \B $$root.ternary_pkg.t_max.t_max$406
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10062_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10062_CMP
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$10061_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10061_CMP
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$10060_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$10060_CMP
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$10059
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [15:14]
    connect \S { $procmux$10062_CMP $procmux$10061_CMP $procmux$10060_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10052
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$421
    connect \S $420y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$10050
    parameter \WIDTH 1
    connect \Y $422
    connect \S $420y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10048
    parameter \WIDTH 2
    connect \Y \min_result [15:14]
    connect \S $422
    connect \B $$root.ternary_pkg.t_min.t_min$421
    connect \A $$root.ternary_pkg.t_min.t_min$435
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10040
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$426
    connect \S $422
    connect \B 2'x
    connect \A $procmux$10038_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10038
    parameter \WIDTH 2
    connect \Y $procmux$10038_Y
    connect \S $425y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$421
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10036
    parameter \WIDTH 1
    connect \Y $427
    connect \S $422
    connect \B 1'x
    connect \A $procmux$10034_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10034
    parameter \WIDTH 1
    connect \Y $procmux$10034_Y
    connect \S $425y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10032
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$435
    connect \S $422
    connect \B 2'x
    connect \A $procmux$10030_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10030
    parameter \WIDTH 2
    connect \Y $procmux$10030_Y
    connect \S $427
    connect \B $$root.ternary_pkg.t_min.t_min$426
    connect \A $$root.ternary_pkg.t_min.t_min$433
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10020
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$431
    connect \S $422
    connect \B 2'x
    connect \A $procmux$10018_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10018
    parameter \WIDTH 2
    connect \Y $procmux$10018_Y
    connect \S $427
    connect \B 2'x
    connect \A $procmux$10016_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10016
    parameter \WIDTH 2
    connect \Y $procmux$10016_Y
    connect \S $430y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$426
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10014
    parameter \WIDTH 1
    connect \Y $432
    connect \S $422
    connect \B 1'x
    connect \A $procmux$10012_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10012
    parameter \WIDTH 1
    connect \Y $procmux$10012_Y
    connect \S $427
    connect \B 1'x
    connect \A $procmux$10010_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10010
    parameter \WIDTH 1
    connect \Y $procmux$10010_Y
    connect \S $430y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$10008
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$433
    connect \S $422
    connect \B 2'x
    connect \A $procmux$10006_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$10006
    parameter \WIDTH 2
    connect \Y $procmux$10006_Y
    connect \S $427
    connect \B 2'x
    connect \A $procmux$10004_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$10004
    parameter \WIDTH 2
    connect \Y $procmux$10004_Y
    connect \S $432
    connect \B $$root.ternary_pkg.t_min.t_min$431
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $994
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $994y
    connect \B $993y
    connect \A $992y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $993
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $993y
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $992
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $992y
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $99
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $99y
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $989
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $989y
    connect \B $988y
    connect \A $987y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $988
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $988y
    connect \B 2'10
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $987
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $987y
    connect \B 2'10
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $984
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $984y
    connect \B $983y
    connect \A $982y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $983
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $983y
    connect \B 2'11
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $982
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $982y
    connect \B 2'11
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $969
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $969y
    connect \B $968y
    connect \A $967y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $968
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $968y
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $967
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $967y
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $964
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $964y
    connect \B $963y
    connect \A $962y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $963
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $963y
    connect \B 2'01
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $962
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $962y
    connect \B 2'01
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B $95y
    connect \A $94y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $959
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $959y
    connect \B $958y
    connect \A $957y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $958
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $958y
    connect \B 2'11
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $957
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $957y
    connect \B 2'11
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $95
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $95y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $947
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $947y
    connect \B $946y
    connect \A $945y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $946
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $946y
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $945
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $945y
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $942
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $942y
    connect \B $941y
    connect \A $940y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $941
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $941y
    connect \B 2'10
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $940
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $940y
    connect \B 2'10
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $94
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $94y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $937
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $937y
    connect \B $936y
    connect \A $935y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $936
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $936y
    connect \B 2'11
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $935
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $935y
    connect \B 2'11
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $922
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $922y
    connect \B $921y
    connect \A $920y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $921
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $921y
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $920
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $920y
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $917
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $917y
    connect \B $916y
    connect \A $915y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $916
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $916y
    connect \B 2'01
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $915
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $915y
    connect \B 2'01
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $912
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $912y
    connect \B $911y
    connect \A $910y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $911
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $911y
    connect \B 2'11
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $910
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $910y
    connect \B 2'11
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $91y
    connect \B $90y
    connect \A $89y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $900
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $900y
    connect \B $899y
    connect \A $898y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $90y
    connect \B 2'11
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $899
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $899y
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $898
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $898y
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $895
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $895y
    connect \B $894y
    connect \A $893y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $894
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $894y
    connect \B 2'10
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $893
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $893y
    connect \B 2'10
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $890
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $890y
    connect \B $889y
    connect \A $888y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $89y
    connect \B 2'11
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $889
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $889y
    connect \B 2'11
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $888
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $888y
    connect \B 2'11
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $875
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $875y
    connect \B $874y
    connect \A $873y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $874
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $874y
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $873
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $873y
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $870
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $870y
    connect \B $869y
    connect \A $868y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $869
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $869y
    connect \B 2'01
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $868
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $868y
    connect \B 2'01
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $865
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $865y
    connect \B $864y
    connect \A $863y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $864
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $864y
    connect \B 2'11
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $863
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $863y
    connect \B 2'11
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $853
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $853y
    connect \B $852y
    connect \A $851y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $852
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $852y
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $851
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $851y
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $848
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $848y
    connect \B $847y
    connect \A $846y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $847
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $847y
    connect \B 2'10
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $846
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $846y
    connect \B 2'10
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $843
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $843y
    connect \B $842y
    connect \A $841y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $842
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $842y
    connect \B 2'11
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $841
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $841y
    connect \B 2'11
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.12-64.56"
  cell $mux $84
    parameter \WIDTH 54
    connect \Y $84y
    connect \S $83y
    connect \B \b_negated
    connect \A \b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.12-64.40"
  cell $logic_or $83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $83y
    connect \B $82y
    connect \A $81y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $828
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $828y
    connect \B $827y
    connect \A $826y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $827
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $827y
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $826
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $826y
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $823
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $823y
    connect \B $822y
    connect \A $821y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $822
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $822y
    connect \B 2'01
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $821
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $821y
    connect \B 2'01
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.28-64.40"
  cell $eq $82
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $82y
    connect \B 3'111
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $818
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $818y
    connect \B $817y
    connect \A $816y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $817
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $817y
    connect \B 2'11
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $816
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $816y
    connect \B 2'11
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.12-64.24"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 3'001
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $806
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $806y
    connect \B $805y
    connect \A $804y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $805
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $805y
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $804
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $804y
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $801
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $801y
    connect \B $800y
    connect \A $799y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $800
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $800y
    connect \B 2'10
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $799
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $799y
    connect \B 2'10
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $796
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $796y
    connect \B $795y
    connect \A $794y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $795
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $795y
    connect \B 2'11
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $794
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $794y
    connect \B 2'11
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $781
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $781y
    connect \B $780y
    connect \A $779y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $780
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $780y
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $779
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $779y
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $776
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $776y
    connect \B $775y
    connect \A $774y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $775
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $775y
    connect \B 2'01
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $774
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $774y
    connect \B 2'01
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $771
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $771y
    connect \B $770y
    connect \A $769y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $770
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $770y
    connect \B 2'11
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $769
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $769y
    connect \B 2'11
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $759
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $759y
    connect \B $758y
    connect \A $757y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $758
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $758y
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $757
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $757y
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $754
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $754y
    connect \B $753y
    connect \A $752y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $753
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $753y
    connect \B 2'10
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $752
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $752y
    connect \B 2'10
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $749
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $749y
    connect \B $748y
    connect \A $747y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $748
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $748y
    connect \B 2'11
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $747
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $747y
    connect \B 2'11
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $734
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $734y
    connect \B $733y
    connect \A $732y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $733
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $733y
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $732
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $732y
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $729
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $729y
    connect \B $728y
    connect \A $727y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $728
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $728y
    connect \B 2'01
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $727
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $727y
    connect \B 2'01
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $724
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $724y
    connect \B $723y
    connect \A $722y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $723
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $723y
    connect \B 2'11
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $722
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $722y
    connect \B 2'11
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $712
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $712y
    connect \B $711y
    connect \A $710y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $711
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $711y
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $710
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $710y
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $707
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $707y
    connect \B $706y
    connect \A $705y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $706
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $706y
    connect \B 2'10
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $705
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $705y
    connect \B 2'10
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $702
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $702y
    connect \B $701y
    connect \A $700y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $701
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $701y
    connect \B 2'11
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $700
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $700y
    connect \B 2'11
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $687
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $687y
    connect \B $686y
    connect \A $685y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $686
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $686y
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $685
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $685y
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $682
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $682y
    connect \B $681y
    connect \A $680y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $681
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $681y
    connect \B 2'01
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $680
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $680y
    connect \B 2'01
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $677
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $677y
    connect \B $676y
    connect \A $675y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $676
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $676y
    connect \B 2'11
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $675
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $675y
    connect \B 2'11
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $665
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $665y
    connect \B $664y
    connect \A $663y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $664
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $664y
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $663
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $663y
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $660
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $660y
    connect \B $659y
    connect \A $658y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $659
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $659y
    connect \B 2'10
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $658
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $658y
    connect \B 2'10
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $655
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $655y
    connect \B $654y
    connect \A $653y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $654
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $654y
    connect \B 2'11
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $653
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $653y
    connect \B 2'11
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $640
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $640y
    connect \B $639y
    connect \A $638y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $639
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $639y
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $638
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $638y
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $635
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $635y
    connect \B $634y
    connect \A $633y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $634
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $634y
    connect \B 2'01
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $633
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $633y
    connect \B 2'01
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $630
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $630y
    connect \B $629y
    connect \A $628y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $629
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $629y
    connect \B 2'11
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $628
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $628y
    connect \B 2'11
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $618
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $618y
    connect \B $617y
    connect \A $616y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $617
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $617y
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $616
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $616y
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $613
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $613y
    connect \B $612y
    connect \A $611y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $612
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $612y
    connect \B 2'10
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $611
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $611y
    connect \B 2'10
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $608
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $608y
    connect \B $607y
    connect \A $606y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $607
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $607y
    connect \B 2'11
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $606
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $606y
    connect \B 2'11
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $593
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $593y
    connect \B $592y
    connect \A $591y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $592
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $592y
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $591
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $591y
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $588
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $588y
    connect \B $587y
    connect \A $586y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $587
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $587y
    connect \B 2'01
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $586
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $586y
    connect \B 2'01
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $583
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $583y
    connect \B $582y
    connect \A $581y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $582
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $582y
    connect \B 2'11
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $581
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $581y
    connect \B 2'11
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $571
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $571y
    connect \B $570y
    connect \A $569y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $570
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $570y
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $569
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $569y
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $566
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $566y
    connect \B $565y
    connect \A $564y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $565
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $565y
    connect \B 2'10
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $564
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $564y
    connect \B 2'10
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $561
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $561y
    connect \B $560y
    connect \A $559y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $560
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $560y
    connect \B 2'11
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $559
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $559y
    connect \B 2'11
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $546
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $546y
    connect \B $545y
    connect \A $544y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $545
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $545y
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $544
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $544y
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $541
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $541y
    connect \B $540y
    connect \A $539y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $540
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $540y
    connect \B 2'01
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $539
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $539y
    connect \B 2'01
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $536
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $536y
    connect \B $535y
    connect \A $534y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $535
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $535y
    connect \B 2'11
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $534
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $534y
    connect \B 2'11
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $524
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $524y
    connect \B $523y
    connect \A $522y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $523
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $523y
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $522
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $522y
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $519
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $519y
    connect \B $518y
    connect \A $517y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $518
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $518y
    connect \B 2'10
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $517
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $517y
    connect \B 2'10
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $514
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $514y
    connect \B $513y
    connect \A $512y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $513
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $513y
    connect \B 2'11
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $512
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $512y
    connect \B 2'11
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $499
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $499y
    connect \B $498y
    connect \A $497y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $498
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $498y
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $497
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $497y
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $494
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $494y
    connect \B $493y
    connect \A $492y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $493
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $493y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $492
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $492y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $489
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $489y
    connect \B $488y
    connect \A $487y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $488
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $488y
    connect \B 2'11
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $487
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $487y
    connect \B 2'11
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $477
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $477y
    connect \B $476y
    connect \A $475y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $476
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $476y
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $475
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $475y
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $472
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $472y
    connect \B $471y
    connect \A $470y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $471
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $471y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $470
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $470y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $467
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $467y
    connect \B $466y
    connect \A $465y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $466
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $466y
    connect \B 2'11
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $465
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $465y
    connect \B 2'11
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $452
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $452y
    connect \B $451y
    connect \A $450y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $451
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $451y
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $450
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $450y
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $447
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $447y
    connect \B $446y
    connect \A $445y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $446
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $446y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $445
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $445y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $442
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $442y
    connect \B $441y
    connect \A $440y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $441
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $441y
    connect \B 2'11
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $440
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $440y
    connect \B 2'11
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $430
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $430y
    connect \B $429y
    connect \A $428y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $429
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $429y
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $428
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $428y
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $425
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $425y
    connect \B $424y
    connect \A $423y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $424
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $424y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $423
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $423y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $420
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $420y
    connect \B $419y
    connect \A $418y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $419
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $419y
    connect \B 2'11
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $418
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $418y
    connect \B 2'11
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $405
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $405y
    connect \B $404y
    connect \A $403y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $404
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $404y
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $403
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $403y
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $400
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $400y
    connect \B $399y
    connect \A $398y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $399
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $399y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $398
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $398y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $395
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $395y
    connect \B $394y
    connect \A $393y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $394
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $394y
    connect \B 2'11
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $393
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $393y
    connect \B 2'11
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $383
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $383y
    connect \B $382y
    connect \A $381y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $382
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $382y
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $381
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $381y
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $378
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $378y
    connect \B $377y
    connect \A $376y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $377
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $377y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $376
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $376y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $373
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $373y
    connect \B $372y
    connect \A $371y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $372
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $372y
    connect \B 2'11
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $371
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $371y
    connect \B 2'11
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $358
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $358y
    connect \B $357y
    connect \A $356y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $357
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $357y
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $356
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $356y
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B $352y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $351
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $351y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B $347y
    connect \A $346y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $347
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $347y
    connect \B 2'11
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $346
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $346y
    connect \B 2'11
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $336
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $336y
    connect \B $335y
    connect \A $334y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $335
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $335y
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $334
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $334y
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B $330y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $329
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $329y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B $325y
    connect \A $324y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $325
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $325y
    connect \B 2'11
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $324
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $324y
    connect \B 2'11
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $311
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $311y
    connect \B $310y
    connect \A $309y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $310
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $310y
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $309
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $306
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $306y
    connect \B $305y
    connect \A $304y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $301
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $301y
    connect \B $300y
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $300
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $300y
    connect \B 2'11
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $299
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $299y
    connect \B 2'11
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $289
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $289y
    connect \B $288y
    connect \A $287y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $288
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $288y
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $287
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $284
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $284y
    connect \B $283y
    connect \A $282y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $279
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $279y
    connect \B $278y
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $278
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $278y
    connect \B 2'11
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $277
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $277y
    connect \B 2'11
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B $263y
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $263
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $263y
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $262
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $262y
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $259
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $259y
    connect \B $258y
    connect \A $257y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $258
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $258y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $257
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $257y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $254
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $254y
    connect \B $253y
    connect \A $252y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $253
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $253y
    connect \B 2'11
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $252
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $252y
    connect \B 2'11
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $242
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $242y
    connect \B $241y
    connect \A $240y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $241
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $241y
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $240
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $240y
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $237
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $237y
    connect \B $236y
    connect \A $235y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $236
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $236y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $235
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $235y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $232
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $232y
    connect \B $231y
    connect \A $230y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $231
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $231y
    connect \B 2'11
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $230
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $230y
    connect \B 2'11
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $217
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $217y
    connect \B $216y
    connect \A $215y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $216
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $216y
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $215
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $215y
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $212
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $212y
    connect \B $211y
    connect \A $210y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $211
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $211y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $210
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $210y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $207
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $207y
    connect \B $206y
    connect \A $205y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $206
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $206y
    connect \B 2'11
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $205
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $205y
    connect \B 2'11
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $195
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $195y
    connect \B $194y
    connect \A $193y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $194
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $194y
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $193
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $193y
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B $189y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B $184y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B 2'11
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B 2'11
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B $169y
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $169
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $169y
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $168
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B $164y
    connect \A $163y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B $159y
    connect \A $158y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B 2'11
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B 2'11
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B $147y
    connect \A $146y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $147
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $146
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $143
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $143y
    connect \B $142y
    connect \A $141y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $142
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $142y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:116.22-116.50"
  cell $eq $1418
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \neg_flag
    connect \B 2'10
    connect \A \result [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1416
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1416y
    connect \A \result [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1414
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1414y
    connect \A \result [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1412
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1412y
    connect \A \result [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1410
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1410y
    connect \A \result [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $141y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1408
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1408y
    connect \A \result [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1406
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1406y
    connect \A \result [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1404
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1404y
    connect \A \result [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1402
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1402y
    connect \A \result [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1400
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1400y
    connect \A \result [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1398
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1398y
    connect \A \result [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1396
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1396y
    connect \A \result [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1394
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1394y
    connect \A \result [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1392
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1392y
    connect \A \result [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1390
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1390y
    connect \A \result [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1388
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1388y
    connect \A \result [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1386
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1386y
    connect \A \result [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1384
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1384y
    connect \A \result [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1382
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1382y
    connect \A \result [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1380
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1380y
    connect \A \result [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $138y
    connect \B $137y
    connect \A $136y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1378
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1378y
    connect \A \result [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1376
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1376y
    connect \A \result [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1374
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1374y
    connect \A \result [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1372
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1372y
    connect \A \result [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1370
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1370y
    connect \A \result [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $137y
    connect \B 2'11
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1368
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1368y
    connect \A \result [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1366
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1366y
    connect \A \result [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1364
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1364y
    connect \A \result [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.26-103.93"
  cell $mux $1362
    parameter \WIDTH 2
    connect \Y \carry
    connect \S $1361y
    connect \B \add_carry
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.27-103.71"
  cell $logic_or $1361
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1361y
    connect \B $1360y
    connect \A $1359y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.59-103.71"
  cell $eq $1360
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $1360y
    connect \B 3'111
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $136
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $136y
    connect \B 2'11
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.27-103.55"
  cell $logic_or $1359
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1359y
    connect \B $1358y
    connect \A $1357y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.43-103.55"
  cell $eq $1358
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $1358y
    connect \B 3'001
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.27-103.39"
  cell $logic_not $1357
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $1357y
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1345
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1345y
    connect \B $1344y
    connect \A $1343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1344
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1344y
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1343
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1343y
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1340
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1340y
    connect \B $1339y
    connect \A $1338y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1339
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1339y
    connect \B 2'01
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1338y
    connect \B 2'01
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1335
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1335y
    connect \B $1334y
    connect \A $1333y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1334
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1334y
    connect \B 2'11
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1333
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1333y
    connect \B 2'11
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1323
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1323y
    connect \B $1322y
    connect \A $1321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1322
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1322y
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1321
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1321y
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1318
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1318y
    connect \B $1317y
    connect \A $1316y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1317
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1317y
    connect \B 2'10
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1316y
    connect \B 2'10
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1313
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1313y
    connect \B $1312y
    connect \A $1311y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1312
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1312y
    connect \B 2'11
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1311
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1311y
    connect \B 2'11
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1298y
    connect \B $1297y
    connect \A $1296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1297
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1297y
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1296
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1296y
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1293y
    connect \B $1292y
    connect \A $1291y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1292
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1292y
    connect \B 2'01
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1291
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1291y
    connect \B 2'01
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1288
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1288y
    connect \B $1287y
    connect \A $1286y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1287y
    connect \B 2'11
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1286y
    connect \B 2'11
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1276y
    connect \B $1275y
    connect \A $1274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1275
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1275y
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1274
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1274y
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1271y
    connect \B $1270y
    connect \A $1269y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1270
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1270y
    connect \B 2'10
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1269
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1269y
    connect \B 2'10
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1266
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1266y
    connect \B $1265y
    connect \A $1264y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1265y
    connect \B 2'11
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1264y
    connect \B 2'11
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1251
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1251y
    connect \B $1250y
    connect \A $1249y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1250
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1250y
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1249
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1249y
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1246
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1246y
    connect \B $1245y
    connect \A $1244y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1245
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1245y
    connect \B 2'01
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1244
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1244y
    connect \B 2'01
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1241
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1241y
    connect \B $1240y
    connect \A $1239y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1240
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1240y
    connect \B 2'11
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1239
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1239y
    connect \B 2'11
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $123y
    connect \B $122y
    connect \A $121y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1229
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1229y
    connect \B $1228y
    connect \A $1227y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1228
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1228y
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1227
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1227y
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1224
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1224y
    connect \B $1223y
    connect \A $1222y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1223
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1223y
    connect \B 2'10
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1222
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1222y
    connect \B 2'10
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $122
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $122y
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1219
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1219y
    connect \B $1218y
    connect \A $1217y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1218
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1218y
    connect \B 2'11
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1217
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1217y
    connect \B 2'11
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $121
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $121y
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1204
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1204y
    connect \B $1203y
    connect \A $1202y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1203
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1203y
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1202
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1202y
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1199
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1199y
    connect \B $1198y
    connect \A $1197y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1198
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1198y
    connect \B 2'01
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1197
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1197y
    connect \B 2'01
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1194
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1194y
    connect \B $1193y
    connect \A $1192y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1193
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1193y
    connect \B 2'11
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1192
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1192y
    connect \B 2'11
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1182y
    connect \B $1181y
    connect \A $1180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1181
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1181y
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1180
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1180y
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $118
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $118y
    connect \B $117y
    connect \A $116y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1177y
    connect \B $1176y
    connect \A $1175y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1176y
    connect \B 2'10
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1175y
    connect \B 2'10
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1172y
    connect \B $1171y
    connect \A $1170y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1171y
    connect \B 2'11
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1170y
    connect \B 2'11
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1157y
    connect \B $1156y
    connect \A $1155y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1156
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1156y
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1155
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1155y
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1152y
    connect \B $1151y
    connect \A $1150y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1151y
    connect \B 2'01
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1150y
    connect \B 2'01
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1147y
    connect \B $1146y
    connect \A $1145y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1146y
    connect \B 2'11
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1145y
    connect \B 2'11
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1135
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1135y
    connect \B $1134y
    connect \A $1133y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1134
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1134y
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1133
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1133y
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1130
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1130y
    connect \B $1129y
    connect \A $1128y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B $112y
    connect \A $111y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1129y
    connect \B 2'10
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1128y
    connect \B 2'10
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1125y
    connect \B $1124y
    connect \A $1123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1124y
    connect \B 2'11
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1123y
    connect \B 2'11
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'11
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1110
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1110y
    connect \B $1109y
    connect \A $1108y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $111
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $111y
    connect \B 2'11
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1109
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1109y
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1108
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1108y
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1105y
    connect \B $1104y
    connect \A $1103y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1104
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1104y
    connect \B 2'01
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1103
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1103y
    connect \B 2'01
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1100y
    connect \B $1099y
    connect \A $1098y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1099
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1099y
    connect \B 2'11
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1098
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1098y
    connect \B 2'11
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1088
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1088y
    connect \B $1087y
    connect \A $1086y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1087
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1087y
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1086
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1086y
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1083
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1083y
    connect \B $1082y
    connect \A $1081y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1082
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1082y
    connect \B 2'10
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1081
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1081y
    connect \B 2'10
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1078
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1078y
    connect \B $1077y
    connect \A $1076y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1077
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1077y
    connect \B 2'11
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1076
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1076y
    connect \B 2'11
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1063
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1063y
    connect \B $1062y
    connect \A $1061y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1062
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1062y
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1061
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1061y
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1058
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1058y
    connect \B $1057y
    connect \A $1056y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1057
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1057y
    connect \B 2'01
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1056
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1056y
    connect \B 2'01
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1053
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1053y
    connect \B $1052y
    connect \A $1051y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1052
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1052y
    connect \B 2'11
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1051
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1051y
    connect \B 2'11
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1041
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1041y
    connect \B $1040y
    connect \A $1039y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1040
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1040y
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1039
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1039y
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1036
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1036y
    connect \B $1035y
    connect \A $1034y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1035
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1035y
    connect \B 2'10
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1034
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1034y
    connect \B 2'10
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1031
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1031y
    connect \B $1030y
    connect \A $1029y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1030
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1030y
    connect \B 2'11
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1029
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1029y
    connect \B 2'11
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1016
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1016y
    connect \B $1015y
    connect \A $1014y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1015
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1015y
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1014
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1014y
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1011
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1011y
    connect \B $1010y
    connect \A $1009y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1010
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1010y
    connect \B 2'01
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B $100y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1009
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1009y
    connect \B 2'01
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1006
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1006y
    connect \B $1005y
    connect \A $1004y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1005
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1005y
    connect \B 2'11
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1004
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1004y
    connect \B 2'11
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $100
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \A \b [1:0]
  end
  connect \add_result [53:16] 38'00000000000000000000000000000000000000
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:14.8"
module \ternary_alu$ternary_cpu_system.u_cpu.u_alu_a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:24.29"
  wire output 6 \zero_flag
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:22.29"
  wire width 54 output 4 \result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:21.29"
  wire width 3 input 3 \op
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:43.22"
  wire width 54 \neg_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:25.29"
  wire output 7 \neg_flag
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:41.22"
  wire width 54 \min_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:42.22"
  wire width 54 \max_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:23.29"
  wire width 2 output 5 \carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:39.22"
  wire width 54 \b_negated
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:20.29"
  wire width 54 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:40.22"
  wire width 54 \add_result
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:46.22"
  wire width 2 \add_carry
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:19.29"
  wire width 54 input 1 \a
  wire $procmux$14887_CMP
  wire $procmux$14886_CMP
  wire $procmux$14885_CMP
  wire $procmux$14878_CMP
  wire $procmux$14877_CMP
  wire $procmux$14876_CMP
  wire $procmux$14869_CMP
  wire $procmux$14868_CMP
  wire $procmux$14867_CMP
  wire $procmux$14860_CMP
  wire $procmux$14859_CMP
  wire $procmux$14858_CMP
  wire $procmux$14851_CMP
  wire $procmux$14850_CMP
  wire $procmux$14849_CMP
  wire $procmux$14842_CMP
  wire $procmux$14841_CMP
  wire $procmux$14840_CMP
  wire $procmux$14833_CMP
  wire $procmux$14832_CMP
  wire $procmux$14831_CMP
  wire $procmux$14824_CMP
  wire $procmux$14823_CMP
  wire $procmux$14822_CMP
  wire $procmux$14815_CMP
  wire $procmux$14814_CMP
  wire $procmux$14813_CMP
  wire $procmux$14806_CMP
  wire $procmux$14805_CMP
  wire $procmux$14804_CMP
  wire $procmux$14797_CMP
  wire $procmux$14796_CMP
  wire $procmux$14795_CMP
  wire $procmux$14788_CMP
  wire $procmux$14787_CMP
  wire $procmux$14786_CMP
  wire $procmux$14779_CMP
  wire $procmux$14778_CMP
  wire $procmux$14777_CMP
  wire $procmux$14770_CMP
  wire $procmux$14769_CMP
  wire $procmux$14768_CMP
  wire $procmux$14761_CMP
  wire $procmux$14760_CMP
  wire $procmux$14759_CMP
  wire $procmux$14752_CMP
  wire $procmux$14751_CMP
  wire $procmux$14750_CMP
  wire $procmux$14743_CMP
  wire $procmux$14742_CMP
  wire $procmux$14741_CMP
  wire $procmux$14734_CMP
  wire $procmux$14733_CMP
  wire $procmux$14732_CMP
  wire $procmux$14725_CMP
  wire $procmux$14724_CMP
  wire $procmux$14723_CMP
  wire $procmux$14716_CMP
  wire $procmux$14715_CMP
  wire $procmux$14714_CMP
  wire $procmux$14707_CMP
  wire $procmux$14706_CMP
  wire $procmux$14705_CMP
  wire $procmux$14698_CMP
  wire $procmux$14697_CMP
  wire $procmux$14696_CMP
  wire $procmux$14689_CMP
  wire $procmux$14688_CMP
  wire $procmux$14687_CMP
  wire $procmux$14680_CMP
  wire $procmux$14679_CMP
  wire $procmux$14678_CMP
  wire $procmux$14671_CMP
  wire $procmux$14670_CMP
  wire $procmux$14669_CMP
  wire $procmux$14662_CMP
  wire $procmux$14661_CMP
  wire $procmux$14660_CMP
  wire $procmux$14653_CMP
  wire $procmux$14652_CMP
  wire $procmux$14651_CMP
  wire $procmux$14644_CMP
  wire $procmux$14643_CMP
  wire $procmux$14642_CMP
  wire width 2 $procmux$14620_Y
  wire $procmux$14616_Y
  wire width 2 $procmux$14612_Y
  wire width 2 $procmux$14600_Y
  wire width 2 $procmux$14598_Y
  wire $procmux$14594_Y
  wire $procmux$14592_Y
  wire width 2 $procmux$14588_Y
  wire width 2 $procmux$14586_Y
  wire width 2 $procmux$14562_Y
  wire $procmux$14558_Y
  wire width 2 $procmux$14554_Y
  wire width 2 $procmux$14542_Y
  wire width 2 $procmux$14540_Y
  wire $procmux$14536_Y
  wire $procmux$14534_Y
  wire width 2 $procmux$14530_Y
  wire width 2 $procmux$14528_Y
  wire $procmux$14519_CMP
  wire $procmux$14518_CMP
  wire $procmux$14517_CMP
  wire width 2 $procmux$14495_Y
  wire $procmux$14491_Y
  wire width 2 $procmux$14487_Y
  wire width 2 $procmux$14475_Y
  wire width 2 $procmux$14473_Y
  wire $procmux$14469_Y
  wire $procmux$14467_Y
  wire width 2 $procmux$14463_Y
  wire width 2 $procmux$14461_Y
  wire width 2 $procmux$14437_Y
  wire $procmux$14433_Y
  wire width 2 $procmux$14429_Y
  wire width 2 $procmux$14417_Y
  wire width 2 $procmux$14415_Y
  wire $procmux$14411_Y
  wire $procmux$14409_Y
  wire width 2 $procmux$14405_Y
  wire width 2 $procmux$14403_Y
  wire $procmux$14394_CMP
  wire $procmux$14393_CMP
  wire $procmux$14392_CMP
  wire width 2 $procmux$14370_Y
  wire $procmux$14366_Y
  wire width 2 $procmux$14362_Y
  wire width 2 $procmux$14350_Y
  wire width 2 $procmux$14348_Y
  wire $procmux$14344_Y
  wire $procmux$14342_Y
  wire width 2 $procmux$14338_Y
  wire width 2 $procmux$14336_Y
  wire width 2 $procmux$14312_Y
  wire $procmux$14308_Y
  wire width 2 $procmux$14304_Y
  wire width 2 $procmux$14292_Y
  wire width 2 $procmux$14290_Y
  wire $procmux$14286_Y
  wire $procmux$14284_Y
  wire width 2 $procmux$14280_Y
  wire width 2 $procmux$14278_Y
  wire $procmux$14269_CMP
  wire $procmux$14268_CMP
  wire $procmux$14267_CMP
  wire width 2 $procmux$14245_Y
  wire $procmux$14241_Y
  wire width 2 $procmux$14237_Y
  wire width 2 $procmux$14225_Y
  wire width 2 $procmux$14223_Y
  wire $procmux$14219_Y
  wire $procmux$14217_Y
  wire width 2 $procmux$14213_Y
  wire width 2 $procmux$14211_Y
  wire width 2 $procmux$14187_Y
  wire $procmux$14183_Y
  wire width 2 $procmux$14179_Y
  wire width 2 $procmux$14167_Y
  wire width 2 $procmux$14165_Y
  wire $procmux$14161_Y
  wire $procmux$14159_Y
  wire width 2 $procmux$14155_Y
  wire width 2 $procmux$14153_Y
  wire $procmux$14144_CMP
  wire $procmux$14143_CMP
  wire $procmux$14142_CMP
  wire width 2 $procmux$14120_Y
  wire $procmux$14116_Y
  wire width 2 $procmux$14112_Y
  wire width 2 $procmux$14100_Y
  wire width 2 $procmux$14098_Y
  wire $procmux$14094_Y
  wire $procmux$14092_Y
  wire width 2 $procmux$14088_Y
  wire width 2 $procmux$14086_Y
  wire width 2 $procmux$14062_Y
  wire $procmux$14058_Y
  wire width 2 $procmux$14054_Y
  wire width 2 $procmux$14042_Y
  wire width 2 $procmux$14040_Y
  wire $procmux$14036_Y
  wire $procmux$14034_Y
  wire width 2 $procmux$14030_Y
  wire width 2 $procmux$14028_Y
  wire $procmux$14019_CMP
  wire $procmux$14018_CMP
  wire $procmux$14017_CMP
  wire width 2 $procmux$13995_Y
  wire $procmux$13991_Y
  wire width 2 $procmux$13987_Y
  wire width 2 $procmux$13975_Y
  wire width 2 $procmux$13973_Y
  wire $procmux$13969_Y
  wire $procmux$13967_Y
  wire width 2 $procmux$13963_Y
  wire width 2 $procmux$13961_Y
  wire width 2 $procmux$13937_Y
  wire $procmux$13933_Y
  wire width 2 $procmux$13929_Y
  wire width 2 $procmux$13917_Y
  wire width 2 $procmux$13915_Y
  wire $procmux$13911_Y
  wire $procmux$13909_Y
  wire width 2 $procmux$13905_Y
  wire width 2 $procmux$13903_Y
  wire $procmux$13894_CMP
  wire $procmux$13893_CMP
  wire $procmux$13892_CMP
  wire width 2 $procmux$13870_Y
  wire $procmux$13866_Y
  wire width 2 $procmux$13862_Y
  wire width 2 $procmux$13850_Y
  wire width 2 $procmux$13848_Y
  wire $procmux$13844_Y
  wire $procmux$13842_Y
  wire width 2 $procmux$13838_Y
  wire width 2 $procmux$13836_Y
  wire width 2 $procmux$13812_Y
  wire $procmux$13808_Y
  wire width 2 $procmux$13804_Y
  wire width 2 $procmux$13792_Y
  wire width 2 $procmux$13790_Y
  wire $procmux$13786_Y
  wire $procmux$13784_Y
  wire width 2 $procmux$13780_Y
  wire width 2 $procmux$13778_Y
  wire $procmux$13769_CMP
  wire $procmux$13768_CMP
  wire $procmux$13767_CMP
  wire width 2 $procmux$13745_Y
  wire $procmux$13741_Y
  wire width 2 $procmux$13737_Y
  wire width 2 $procmux$13725_Y
  wire width 2 $procmux$13723_Y
  wire $procmux$13719_Y
  wire $procmux$13717_Y
  wire width 2 $procmux$13713_Y
  wire width 2 $procmux$13711_Y
  wire width 2 $procmux$13687_Y
  wire $procmux$13683_Y
  wire width 2 $procmux$13679_Y
  wire width 2 $procmux$13667_Y
  wire width 2 $procmux$13665_Y
  wire $procmux$13661_Y
  wire $procmux$13659_Y
  wire width 2 $procmux$13655_Y
  wire width 2 $procmux$13653_Y
  wire $procmux$13644_CMP
  wire $procmux$13643_CMP
  wire $procmux$13642_CMP
  wire width 2 $procmux$13620_Y
  wire $procmux$13616_Y
  wire width 2 $procmux$13612_Y
  wire width 2 $procmux$13600_Y
  wire width 2 $procmux$13598_Y
  wire $procmux$13594_Y
  wire $procmux$13592_Y
  wire width 2 $procmux$13588_Y
  wire width 2 $procmux$13586_Y
  wire width 2 $procmux$13562_Y
  wire $procmux$13558_Y
  wire width 2 $procmux$13554_Y
  wire width 2 $procmux$13542_Y
  wire width 2 $procmux$13540_Y
  wire $procmux$13536_Y
  wire $procmux$13534_Y
  wire width 2 $procmux$13530_Y
  wire width 2 $procmux$13528_Y
  wire $procmux$13519_CMP
  wire $procmux$13518_CMP
  wire $procmux$13517_CMP
  wire width 2 $procmux$13495_Y
  wire $procmux$13491_Y
  wire width 2 $procmux$13487_Y
  wire width 2 $procmux$13475_Y
  wire width 2 $procmux$13473_Y
  wire $procmux$13469_Y
  wire $procmux$13467_Y
  wire width 2 $procmux$13463_Y
  wire width 2 $procmux$13461_Y
  wire width 2 $procmux$13437_Y
  wire $procmux$13433_Y
  wire width 2 $procmux$13429_Y
  wire width 2 $procmux$13417_Y
  wire width 2 $procmux$13415_Y
  wire $procmux$13411_Y
  wire $procmux$13409_Y
  wire width 2 $procmux$13405_Y
  wire width 2 $procmux$13403_Y
  wire $procmux$13394_CMP
  wire $procmux$13393_CMP
  wire $procmux$13392_CMP
  wire width 2 $procmux$13370_Y
  wire $procmux$13366_Y
  wire width 2 $procmux$13362_Y
  wire width 2 $procmux$13350_Y
  wire width 2 $procmux$13348_Y
  wire $procmux$13344_Y
  wire $procmux$13342_Y
  wire width 2 $procmux$13338_Y
  wire width 2 $procmux$13336_Y
  wire width 2 $procmux$13312_Y
  wire $procmux$13308_Y
  wire width 2 $procmux$13304_Y
  wire width 2 $procmux$13292_Y
  wire width 2 $procmux$13290_Y
  wire $procmux$13286_Y
  wire $procmux$13284_Y
  wire width 2 $procmux$13280_Y
  wire width 2 $procmux$13278_Y
  wire $procmux$13269_CMP
  wire $procmux$13268_CMP
  wire $procmux$13267_CMP
  wire width 2 $procmux$13245_Y
  wire $procmux$13241_Y
  wire width 2 $procmux$13237_Y
  wire width 2 $procmux$13225_Y
  wire width 2 $procmux$13223_Y
  wire $procmux$13219_Y
  wire $procmux$13217_Y
  wire width 2 $procmux$13213_Y
  wire width 2 $procmux$13211_Y
  wire width 2 $procmux$13187_Y
  wire $procmux$13183_Y
  wire width 2 $procmux$13179_Y
  wire width 2 $procmux$13167_Y
  wire width 2 $procmux$13165_Y
  wire $procmux$13161_Y
  wire $procmux$13159_Y
  wire width 2 $procmux$13155_Y
  wire width 2 $procmux$13153_Y
  wire $procmux$13144_CMP
  wire $procmux$13143_CMP
  wire $procmux$13142_CMP
  wire width 2 $procmux$13120_Y
  wire $procmux$13116_Y
  wire width 2 $procmux$13112_Y
  wire width 2 $procmux$13100_Y
  wire width 2 $procmux$13098_Y
  wire $procmux$13094_Y
  wire $procmux$13092_Y
  wire width 2 $procmux$13088_Y
  wire width 2 $procmux$13086_Y
  wire width 2 $procmux$13062_Y
  wire $procmux$13058_Y
  wire width 2 $procmux$13054_Y
  wire width 2 $procmux$13042_Y
  wire width 2 $procmux$13040_Y
  wire $procmux$13036_Y
  wire $procmux$13034_Y
  wire width 2 $procmux$13030_Y
  wire width 2 $procmux$13028_Y
  wire $procmux$13019_CMP
  wire $procmux$13018_CMP
  wire $procmux$13017_CMP
  wire width 2 $procmux$12995_Y
  wire $procmux$12991_Y
  wire width 2 $procmux$12987_Y
  wire width 2 $procmux$12975_Y
  wire width 2 $procmux$12973_Y
  wire $procmux$12969_Y
  wire $procmux$12967_Y
  wire width 2 $procmux$12963_Y
  wire width 2 $procmux$12961_Y
  wire width 2 $procmux$12937_Y
  wire $procmux$12933_Y
  wire width 2 $procmux$12929_Y
  wire width 2 $procmux$12917_Y
  wire width 2 $procmux$12915_Y
  wire $procmux$12911_Y
  wire $procmux$12909_Y
  wire width 2 $procmux$12905_Y
  wire width 2 $procmux$12903_Y
  wire $procmux$12894_CMP
  wire $procmux$12893_CMP
  wire $procmux$12892_CMP
  wire width 2 $procmux$12870_Y
  wire $procmux$12866_Y
  wire width 2 $procmux$12862_Y
  wire width 2 $procmux$12850_Y
  wire width 2 $procmux$12848_Y
  wire $procmux$12844_Y
  wire $procmux$12842_Y
  wire width 2 $procmux$12838_Y
  wire width 2 $procmux$12836_Y
  wire width 2 $procmux$12812_Y
  wire $procmux$12808_Y
  wire width 2 $procmux$12804_Y
  wire width 2 $procmux$12792_Y
  wire width 2 $procmux$12790_Y
  wire $procmux$12786_Y
  wire $procmux$12784_Y
  wire width 2 $procmux$12780_Y
  wire width 2 $procmux$12778_Y
  wire $procmux$12769_CMP
  wire $procmux$12768_CMP
  wire $procmux$12767_CMP
  wire width 2 $procmux$12745_Y
  wire $procmux$12741_Y
  wire width 2 $procmux$12737_Y
  wire width 2 $procmux$12725_Y
  wire width 2 $procmux$12723_Y
  wire $procmux$12719_Y
  wire $procmux$12717_Y
  wire width 2 $procmux$12713_Y
  wire width 2 $procmux$12711_Y
  wire width 2 $procmux$12687_Y
  wire $procmux$12683_Y
  wire width 2 $procmux$12679_Y
  wire width 2 $procmux$12667_Y
  wire width 2 $procmux$12665_Y
  wire $procmux$12661_Y
  wire $procmux$12659_Y
  wire width 2 $procmux$12655_Y
  wire width 2 $procmux$12653_Y
  wire $procmux$12644_CMP
  wire $procmux$12643_CMP
  wire $procmux$12642_CMP
  wire width 2 $procmux$12620_Y
  wire $procmux$12616_Y
  wire width 2 $procmux$12612_Y
  wire width 2 $procmux$12600_Y
  wire width 2 $procmux$12598_Y
  wire $procmux$12594_Y
  wire $procmux$12592_Y
  wire width 2 $procmux$12588_Y
  wire width 2 $procmux$12586_Y
  wire width 2 $procmux$12562_Y
  wire $procmux$12558_Y
  wire width 2 $procmux$12554_Y
  wire width 2 $procmux$12542_Y
  wire width 2 $procmux$12540_Y
  wire $procmux$12536_Y
  wire $procmux$12534_Y
  wire width 2 $procmux$12530_Y
  wire width 2 $procmux$12528_Y
  wire $procmux$12519_CMP
  wire $procmux$12518_CMP
  wire $procmux$12517_CMP
  wire width 2 $procmux$12495_Y
  wire $procmux$12491_Y
  wire width 2 $procmux$12487_Y
  wire width 2 $procmux$12475_Y
  wire width 2 $procmux$12473_Y
  wire $procmux$12469_Y
  wire $procmux$12467_Y
  wire width 2 $procmux$12463_Y
  wire width 2 $procmux$12461_Y
  wire width 2 $procmux$12437_Y
  wire $procmux$12433_Y
  wire width 2 $procmux$12429_Y
  wire width 2 $procmux$12417_Y
  wire width 2 $procmux$12415_Y
  wire $procmux$12411_Y
  wire $procmux$12409_Y
  wire width 2 $procmux$12405_Y
  wire width 2 $procmux$12403_Y
  wire $procmux$12394_CMP
  wire $procmux$12393_CMP
  wire $procmux$12392_CMP
  wire width 2 $procmux$12370_Y
  wire $procmux$12366_Y
  wire width 2 $procmux$12362_Y
  wire width 2 $procmux$12350_Y
  wire width 2 $procmux$12348_Y
  wire $procmux$12344_Y
  wire $procmux$12342_Y
  wire width 2 $procmux$12338_Y
  wire width 2 $procmux$12336_Y
  wire width 2 $procmux$12312_Y
  wire $procmux$12308_Y
  wire width 2 $procmux$12304_Y
  wire width 2 $procmux$12292_Y
  wire width 2 $procmux$12290_Y
  wire $procmux$12286_Y
  wire $procmux$12284_Y
  wire width 2 $procmux$12280_Y
  wire width 2 $procmux$12278_Y
  wire $procmux$12269_CMP
  wire $procmux$12268_CMP
  wire $procmux$12267_CMP
  wire width 2 $procmux$12245_Y
  wire $procmux$12241_Y
  wire width 2 $procmux$12237_Y
  wire width 2 $procmux$12225_Y
  wire width 2 $procmux$12223_Y
  wire $procmux$12219_Y
  wire $procmux$12217_Y
  wire width 2 $procmux$12213_Y
  wire width 2 $procmux$12211_Y
  wire width 2 $procmux$12187_Y
  wire $procmux$12183_Y
  wire width 2 $procmux$12179_Y
  wire width 2 $procmux$12167_Y
  wire width 2 $procmux$12165_Y
  wire $procmux$12161_Y
  wire $procmux$12159_Y
  wire width 2 $procmux$12155_Y
  wire width 2 $procmux$12153_Y
  wire $procmux$12144_CMP
  wire $procmux$12143_CMP
  wire $procmux$12142_CMP
  wire width 2 $procmux$12120_Y
  wire $procmux$12116_Y
  wire width 2 $procmux$12112_Y
  wire width 2 $procmux$12100_Y
  wire width 2 $procmux$12098_Y
  wire $procmux$12094_Y
  wire $procmux$12092_Y
  wire width 2 $procmux$12088_Y
  wire width 2 $procmux$12086_Y
  wire width 2 $procmux$12062_Y
  wire $procmux$12058_Y
  wire width 2 $procmux$12054_Y
  wire width 2 $procmux$12042_Y
  wire width 2 $procmux$12040_Y
  wire $procmux$12036_Y
  wire $procmux$12034_Y
  wire width 2 $procmux$12030_Y
  wire width 2 $procmux$12028_Y
  wire $procmux$12019_CMP
  wire $procmux$12018_CMP
  wire $procmux$12017_CMP
  wire width 2 $procmux$11995_Y
  wire $procmux$11991_Y
  wire width 2 $procmux$11987_Y
  wire width 2 $procmux$11975_Y
  wire width 2 $procmux$11973_Y
  wire $procmux$11969_Y
  wire $procmux$11967_Y
  wire width 2 $procmux$11963_Y
  wire width 2 $procmux$11961_Y
  wire width 2 $procmux$11937_Y
  wire $procmux$11933_Y
  wire width 2 $procmux$11929_Y
  wire width 2 $procmux$11917_Y
  wire width 2 $procmux$11915_Y
  wire $procmux$11911_Y
  wire $procmux$11909_Y
  wire width 2 $procmux$11905_Y
  wire width 2 $procmux$11903_Y
  wire $procmux$11894_CMP
  wire $procmux$11893_CMP
  wire $procmux$11892_CMP
  wire width 2 $procmux$11870_Y
  wire $procmux$11866_Y
  wire width 2 $procmux$11862_Y
  wire width 2 $procmux$11850_Y
  wire width 2 $procmux$11848_Y
  wire $procmux$11844_Y
  wire $procmux$11842_Y
  wire width 2 $procmux$11838_Y
  wire width 2 $procmux$11836_Y
  wire width 2 $procmux$11812_Y
  wire $procmux$11808_Y
  wire width 2 $procmux$11804_Y
  wire width 2 $procmux$11792_Y
  wire width 2 $procmux$11790_Y
  wire $procmux$11786_Y
  wire $procmux$11784_Y
  wire width 2 $procmux$11780_Y
  wire width 2 $procmux$11778_Y
  wire $procmux$11769_CMP
  wire $procmux$11768_CMP
  wire $procmux$11767_CMP
  wire width 2 $procmux$11745_Y
  wire $procmux$11741_Y
  wire width 2 $procmux$11737_Y
  wire width 2 $procmux$11725_Y
  wire width 2 $procmux$11723_Y
  wire $procmux$11719_Y
  wire $procmux$11717_Y
  wire width 2 $procmux$11713_Y
  wire width 2 $procmux$11711_Y
  wire width 2 $procmux$11687_Y
  wire $procmux$11683_Y
  wire width 2 $procmux$11679_Y
  wire width 2 $procmux$11667_Y
  wire width 2 $procmux$11665_Y
  wire $procmux$11661_Y
  wire $procmux$11659_Y
  wire width 2 $procmux$11655_Y
  wire width 2 $procmux$11653_Y
  wire $procmux$11644_CMP
  wire $procmux$11643_CMP
  wire $procmux$11642_CMP
  wire width 2 $procmux$11620_Y
  wire $procmux$11616_Y
  wire width 2 $procmux$11612_Y
  wire width 2 $procmux$11600_Y
  wire width 2 $procmux$11598_Y
  wire $procmux$11594_Y
  wire $procmux$11592_Y
  wire width 2 $procmux$11588_Y
  wire width 2 $procmux$11586_Y
  wire width 2 $procmux$11562_Y
  wire $procmux$11558_Y
  wire width 2 $procmux$11554_Y
  wire width 2 $procmux$11542_Y
  wire width 2 $procmux$11540_Y
  wire $procmux$11536_Y
  wire $procmux$11534_Y
  wire width 2 $procmux$11530_Y
  wire width 2 $procmux$11528_Y
  wire $procmux$11519_CMP
  wire $procmux$11518_CMP
  wire $procmux$11517_CMP
  wire width 2 $procmux$11495_Y
  wire $procmux$11491_Y
  wire width 2 $procmux$11487_Y
  wire width 2 $procmux$11475_Y
  wire width 2 $procmux$11473_Y
  wire $procmux$11469_Y
  wire $procmux$11467_Y
  wire width 2 $procmux$11463_Y
  wire width 2 $procmux$11461_Y
  wire width 2 $procmux$11437_Y
  wire $procmux$11433_Y
  wire width 2 $procmux$11429_Y
  wire width 2 $procmux$11417_Y
  wire width 2 $procmux$11415_Y
  wire $procmux$11411_Y
  wire $procmux$11409_Y
  wire width 2 $procmux$11405_Y
  wire width 2 $procmux$11403_Y
  wire $procmux$11394_CMP
  wire $procmux$11393_CMP
  wire $procmux$11392_CMP
  wire width 2 $procmux$11370_Y
  wire $procmux$11366_Y
  wire width 2 $procmux$11362_Y
  wire width 2 $procmux$11350_Y
  wire width 2 $procmux$11348_Y
  wire $procmux$11344_Y
  wire $procmux$11342_Y
  wire width 2 $procmux$11338_Y
  wire width 2 $procmux$11336_Y
  wire width 2 $procmux$11312_Y
  wire $procmux$11308_Y
  wire width 2 $procmux$11304_Y
  wire width 2 $procmux$11292_Y
  wire width 2 $procmux$11290_Y
  wire $procmux$11286_Y
  wire $procmux$11284_Y
  wire width 2 $procmux$11280_Y
  wire width 2 $procmux$11278_Y
  wire $procmux$11269_CMP
  wire $procmux$11268_CMP
  wire $procmux$11267_CMP
  wire $procmux$11266_CMP
  wire $procmux$11265_CMP
  wire $procmux$11264_CMP
  wire $procmux$11263_CMP
  wire $procmux$11262_CMP
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1415
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1413
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1411
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1409
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1407
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1405
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1403
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1401
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1399
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1397
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1395
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1393
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1391
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1389
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1387
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1385
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1383
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1381
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1379
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1377
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1375
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1373
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1371
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1369
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1367
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  wire $all_zero$1365
  wire $99y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $996
  wire $994y
  wire $993y
  wire $992y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $991
  wire $989y
  wire $988y
  wire $987y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $986
  wire $984y
  wire $983y
  wire $982y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $98
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $971
  wire $96y
  wire $969y
  wire $968y
  wire $967y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $966
  wire $964y
  wire $963y
  wire $962y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $961
  wire $95y
  wire $959y
  wire $958y
  wire $957y
  wire $94y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $949
  wire $947y
  wire $946y
  wire $945y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $944
  wire $942y
  wire $941y
  wire $940y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $939
  wire $937y
  wire $936y
  wire $935y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $93
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $924
  wire $922y
  wire $921y
  wire $920y
  wire $91y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $919
  wire $917y
  wire $916y
  wire $915y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $914
  wire $912y
  wire $911y
  wire $910y
  wire $90y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $902
  wire $900y
  wire $89y
  wire $899y
  wire $898y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $897
  wire $895y
  wire $894y
  wire $893y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $892
  wire $890y
  wire $889y
  wire $888y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $877
  wire $875y
  wire $874y
  wire $873y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $872
  wire $870y
  wire $869y
  wire $868y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $867
  wire $865y
  wire $864y
  wire $863y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $855
  wire $853y
  wire $852y
  wire $851y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $850
  attribute \unused_bits "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53"
  wire width 54 $84y
  wire $848y
  wire $847y
  wire $846y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $845
  wire $843y
  wire $842y
  wire $841y
  wire $83y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $830
  wire $82y
  wire $828y
  wire $827y
  wire $826y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $825
  wire $823y
  wire $822y
  wire $821y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $820
  wire $81y
  wire $818y
  wire $817y
  wire $816y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $808
  wire $806y
  wire $805y
  wire $804y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $803
  wire $801y
  wire $800y
  wire $799y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $798
  wire $796y
  wire $795y
  wire $794y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $783
  wire $781y
  wire $780y
  wire $779y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $778
  wire $776y
  wire $775y
  wire $774y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $773
  wire $771y
  wire $770y
  wire $769y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $761
  wire $759y
  wire $758y
  wire $757y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $756
  wire $754y
  wire $753y
  wire $752y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $751
  wire $749y
  wire $748y
  wire $747y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $736
  wire $734y
  wire $733y
  wire $732y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $731
  wire $729y
  wire $728y
  wire $727y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $726
  wire $724y
  wire $723y
  wire $722y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $714
  wire $712y
  wire $711y
  wire $710y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $709
  wire $707y
  wire $706y
  wire $705y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $704
  wire $702y
  wire $701y
  wire $700y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $689
  wire $687y
  wire $686y
  wire $685y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $684
  wire $682y
  wire $681y
  wire $680y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $679
  wire $677y
  wire $676y
  wire $675y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $667
  wire $665y
  wire $664y
  wire $663y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $662
  wire $660y
  wire $659y
  wire $658y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $657
  wire $655y
  wire $654y
  wire $653y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $642
  wire $640y
  wire $639y
  wire $638y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $637
  wire $635y
  wire $634y
  wire $633y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $632
  wire $630y
  wire $629y
  wire $628y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $620
  wire $618y
  wire $617y
  wire $616y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $615
  wire $613y
  wire $612y
  wire $611y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $610
  wire $608y
  wire $607y
  wire $606y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $595
  wire $593y
  wire $592y
  wire $591y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $590
  wire $588y
  wire $587y
  wire $586y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $585
  wire $583y
  wire $582y
  wire $581y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $573
  wire $571y
  wire $570y
  wire $569y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $568
  wire $566y
  wire $565y
  wire $564y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $563
  wire $561y
  wire $560y
  wire $559y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $548
  wire $546y
  wire $545y
  wire $544y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $543
  wire $541y
  wire $540y
  wire $539y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $538
  wire $536y
  wire $535y
  wire $534y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $526
  wire $524y
  wire $523y
  wire $522y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $521
  wire $519y
  wire $518y
  wire $517y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $516
  wire $514y
  wire $513y
  wire $512y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $501
  wire $499y
  wire $498y
  wire $497y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $496
  wire $494y
  wire $493y
  wire $492y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $491
  wire $489y
  wire $488y
  wire $487y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $479
  wire $477y
  wire $476y
  wire $475y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $474
  wire $472y
  wire $471y
  wire $470y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $469
  wire $467y
  wire $466y
  wire $465y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $454
  wire $452y
  wire $451y
  wire $450y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $449
  wire $447y
  wire $446y
  wire $445y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $444
  wire $442y
  wire $441y
  wire $440y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $432
  wire $430y
  wire $429y
  wire $428y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $427
  wire $425y
  wire $424y
  wire $423y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $422
  wire $420y
  wire $419y
  wire $418y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $407
  wire $405y
  wire $404y
  wire $403y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $402
  wire $400y
  wire $399y
  wire $398y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $397
  wire $395y
  wire $394y
  wire $393y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $385
  wire $383y
  wire $382y
  wire $381y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $380
  wire $378y
  wire $377y
  wire $376y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $375
  wire $373y
  wire $372y
  wire $371y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $360
  wire $358y
  wire $357y
  wire $356y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $355
  wire $353y
  wire $352y
  wire $351y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $350
  wire $348y
  wire $347y
  wire $346y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $338
  wire $336y
  wire $335y
  wire $334y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $333
  wire $331y
  wire $330y
  wire $329y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $328
  wire $326y
  wire $325y
  wire $324y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $313
  wire $311y
  wire $310y
  wire $309y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $308
  wire $306y
  wire $305y
  wire $304y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $303
  wire $301y
  wire $300y
  wire $299y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $291
  wire $289y
  wire $288y
  wire $287y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $286
  wire $284y
  wire $283y
  wire $282y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $281
  wire $279y
  wire $278y
  wire $277y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $266
  wire $264y
  wire $263y
  wire $262y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $261
  wire $259y
  wire $258y
  wire $257y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $256
  wire $254y
  wire $253y
  wire $252y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $244
  wire $242y
  wire $241y
  wire $240y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $239
  wire $237y
  wire $236y
  wire $235y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $234
  wire $232y
  wire $231y
  wire $230y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $219
  wire $217y
  wire $216y
  wire $215y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $214
  wire $212y
  wire $211y
  wire $210y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $209
  wire $207y
  wire $206y
  wire $205y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $197
  wire $195y
  wire $194y
  wire $193y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $192
  wire $190y
  wire $189y
  wire $188y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $187
  wire $185y
  wire $184y
  wire $183y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $172
  wire $170y
  wire $169y
  wire $168y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $167
  wire $165y
  wire $164y
  wire $163y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $162
  wire $160y
  wire $159y
  wire $158y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $150
  wire $148y
  wire $147y
  wire $146y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $145
  wire $143y
  wire $142y
  wire $141y
  wire $1416y
  wire $1414y
  wire $1412y
  wire $1410y
  wire $1408y
  wire $1406y
  wire $1404y
  wire $1402y
  wire $1400y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $140
  wire $1398y
  wire $1396y
  wire $1394y
  wire $1392y
  wire $1390y
  wire $138y
  wire $1388y
  wire $1386y
  wire $1384y
  wire $1382y
  wire $1380y
  wire $137y
  wire $1378y
  wire $1376y
  wire $1374y
  wire $1372y
  wire $1370y
  wire $136y
  wire $1368y
  wire $1366y
  wire $1364y
  wire $1361y
  wire $1360y
  wire $1359y
  wire $1358y
  wire $1357y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1347
  wire $1345y
  wire $1344y
  wire $1343y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1342
  wire $1340y
  wire $1339y
  wire $1338y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1337
  wire $1335y
  wire $1334y
  wire $1333y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1325
  wire $1323y
  wire $1322y
  wire $1321y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1320
  wire $1318y
  wire $1317y
  wire $1316y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1315
  wire $1313y
  wire $1312y
  wire $1311y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1300
  wire $1298y
  wire $1297y
  wire $1296y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1295
  wire $1293y
  wire $1292y
  wire $1291y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1290
  wire $1288y
  wire $1287y
  wire $1286y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1278
  wire $1276y
  wire $1275y
  wire $1274y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1273
  wire $1271y
  wire $1270y
  wire $1269y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1268
  wire $1266y
  wire $1265y
  wire $1264y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1253
  wire $1251y
  wire $1250y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $125
  wire $1249y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1248
  wire $1246y
  wire $1245y
  wire $1244y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1243
  wire $1241y
  wire $1240y
  wire $123y
  wire $1239y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1231
  wire $122y
  wire $1229y
  wire $1228y
  wire $1227y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1226
  wire $1224y
  wire $1223y
  wire $1222y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1221
  wire $121y
  wire $1219y
  wire $1218y
  wire $1217y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1206
  wire $1204y
  wire $1203y
  wire $1202y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1201
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $120
  wire $1199y
  wire $1198y
  wire $1197y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1196
  wire $1194y
  wire $1193y
  wire $1192y
  wire $118y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1184
  wire $1182y
  wire $1181y
  wire $1180y
  wire $117y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1179
  wire $1177y
  wire $1176y
  wire $1175y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1174
  wire $1172y
  wire $1171y
  wire $1170y
  wire $116y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1159
  wire $1157y
  wire $1156y
  wire $1155y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1154
  wire $1152y
  wire $1151y
  wire $1150y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $115
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1149
  wire $1147y
  wire $1146y
  wire $1145y
  wire $113y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1137
  wire $1135y
  wire $1134y
  wire $1133y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1132
  wire $1130y
  wire $112y
  wire $1129y
  wire $1128y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1127
  wire $1125y
  wire $1124y
  wire $1123y
  wire $111y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1112
  wire $1110y
  wire $1109y
  wire $1108y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1107
  wire $1105y
  wire $1104y
  wire $1103y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1102
  wire $1100y
  wire $1099y
  wire $1098y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1090
  wire $1088y
  wire $1087y
  wire $1086y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1085
  wire $1083y
  wire $1082y
  wire $1081y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1080
  wire $1078y
  wire $1077y
  wire $1076y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1065
  wire $1063y
  wire $1062y
  wire $1061y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1060
  wire $1058y
  wire $1057y
  wire $1056y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1055
  wire $1053y
  wire $1052y
  wire $1051y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $1043
  wire $1041y
  wire $1040y
  wire $1039y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire $1038
  wire $1036y
  wire $1035y
  wire $1034y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire $1033
  wire $1031y
  wire $1030y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire $103
  wire $1029y
  wire $101y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire $1018
  wire $1016y
  wire $1015y
  wire $1014y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire $1013
  wire $1011y
  wire $1010y
  wire $100y
  wire $1009y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire $1008
  wire $1006y
  wire $1005y
  wire $1004y
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$999
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$997
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$995
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$990
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$985
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$97
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$952
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$950
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$948
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$943
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$938
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$92
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$905
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$903
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$901
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$896
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$891
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$858
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$856
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$854
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$849
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$844
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$811
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$809
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$807
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$802
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$797
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$764
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$762
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$760
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$755
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$750
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$717
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$715
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$713
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$708
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$703
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$670
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$668
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$666
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$661
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$656
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$623
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$621
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$619
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$614
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$609
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$576
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$574
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$572
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$567
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$562
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$529
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$527
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$525
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$520
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$515
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$482
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$480
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$478
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$473
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$468
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$435
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$433
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$431
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$426
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$421
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$388
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$386
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$384
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$379
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$374
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$341
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$339
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$337
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$332
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$327
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$294
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$292
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$290
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$285
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$280
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$245
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$243
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$238
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$233
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$200
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$198
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$196
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$191
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$186
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$153
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$151
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$149
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$144
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$139
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1328
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1326
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1324
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1319
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1314
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1281
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1279
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1277
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1272
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1267
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1234
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1232
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1230
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1225
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1220
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1187
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1185
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1183
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1178
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1173
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1140
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1138
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1136
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1131
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1126
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1093
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1091
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1089
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1084
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1079
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$106
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1046
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1044
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1042
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  wire width 2 $$root.ternary_pkg.t_min.t_min$104
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1037
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  wire width 2 $$root.ternary_pkg.t_min.t_min$1032
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  wire width 2 $$root.ternary_pkg.t_min.t_min$102
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$974
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$972
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$970
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$965
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$960
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$927
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$925
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$923
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$918
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$913
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$880
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$878
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$876
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$871
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$866
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$833
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$831
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$829
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$824
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$819
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$786
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$784
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$782
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$777
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$772
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$739
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$737
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$735
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$730
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$725
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$692
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$690
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$688
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$683
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$678
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$645
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$643
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$641
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$636
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$631
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$598
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$596
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$594
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$589
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$584
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$551
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$549
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$547
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$542
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$537
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$504
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$502
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$500
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$495
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$490
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$457
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$455
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$453
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$448
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$443
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$410
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$408
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$406
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$401
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$396
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$363
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$361
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$359
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$354
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$349
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$316
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$314
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$312
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$307
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$302
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$269
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$267
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$265
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$260
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$255
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$222
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$220
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$218
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$213
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$208
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$175
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$173
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$171
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$166
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$161
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1350
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1348
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1346
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1341
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1336
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1303
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1301
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1299
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1294
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1289
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$128
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$126
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1256
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1254
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1252
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1247
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1242
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$124
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1209
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1207
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1205
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1200
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1195
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$119
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1162
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1160
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1158
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1153
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1148
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$114
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1115
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1113
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1111
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1106
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1101
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1068
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1066
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1064
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1059
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1054
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1021
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1019
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1017
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1012
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  wire width 2 $$root.ternary_pkg.t_max.t_max$1007
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:62.27"
  cell \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.u_alu_a.u_adder \u_adder
    connect \sum \add_result [15:0]
    connect \cout \add_carry
    connect \cin 2'00
    connect \b $84y [15:0]
    connect \a \a [15:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14887_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14887_CMP
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14886_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14886_CMP
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14885_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14885_CMP
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14884
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [1:0]
    connect \S { $procmux$14887_CMP $procmux$14886_CMP $procmux$14885_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14878_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14878_CMP
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14877_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14877_CMP
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14876_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14876_CMP
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14875
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [3:2]
    connect \S { $procmux$14878_CMP $procmux$14877_CMP $procmux$14876_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14869_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14869_CMP
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14868_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14868_CMP
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14867_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14867_CMP
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14866
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [5:4]
    connect \S { $procmux$14869_CMP $procmux$14868_CMP $procmux$14867_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14860_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14860_CMP
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14859_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14859_CMP
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14858_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14858_CMP
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14857
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [7:6]
    connect \S { $procmux$14860_CMP $procmux$14859_CMP $procmux$14858_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14851_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14851_CMP
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14850_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14850_CMP
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14849_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14849_CMP
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14848
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [9:8]
    connect \S { $procmux$14851_CMP $procmux$14850_CMP $procmux$14849_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14842_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14842_CMP
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14841_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14841_CMP
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14840_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14840_CMP
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14839
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [11:10]
    connect \S { $procmux$14842_CMP $procmux$14841_CMP $procmux$14840_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14833_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14833_CMP
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14832_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14832_CMP
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14831_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14831_CMP
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14830
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [13:12]
    connect \S { $procmux$14833_CMP $procmux$14832_CMP $procmux$14831_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14824_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14824_CMP
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14823_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14823_CMP
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14822_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14822_CMP
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14821
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [15:14]
    connect \S { $procmux$14824_CMP $procmux$14823_CMP $procmux$14822_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14815_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14815_CMP
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14814_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14814_CMP
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14813_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14813_CMP
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14812
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [17:16]
    connect \S { $procmux$14815_CMP $procmux$14814_CMP $procmux$14813_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14806_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14806_CMP
    connect \B 2'10
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14805_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14805_CMP
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14804_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14804_CMP
    connect \B 2'01
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14803
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [19:18]
    connect \S { $procmux$14806_CMP $procmux$14805_CMP $procmux$14804_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14797_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14797_CMP
    connect \B 2'10
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14796_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14796_CMP
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14795_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14795_CMP
    connect \B 2'01
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14794
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [21:20]
    connect \S { $procmux$14797_CMP $procmux$14796_CMP $procmux$14795_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14788_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14788_CMP
    connect \B 2'10
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14787_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14787_CMP
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14786_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14786_CMP
    connect \B 2'01
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14785
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [23:22]
    connect \S { $procmux$14788_CMP $procmux$14787_CMP $procmux$14786_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14779_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14779_CMP
    connect \B 2'10
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14778_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14778_CMP
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14777_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14777_CMP
    connect \B 2'01
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14776
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [25:24]
    connect \S { $procmux$14779_CMP $procmux$14778_CMP $procmux$14777_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14770_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14770_CMP
    connect \B 2'10
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14769_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14769_CMP
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14768_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14768_CMP
    connect \B 2'01
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14767
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [27:26]
    connect \S { $procmux$14770_CMP $procmux$14769_CMP $procmux$14768_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14761_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14761_CMP
    connect \B 2'10
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14760_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14760_CMP
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14759_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14759_CMP
    connect \B 2'01
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14758
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [29:28]
    connect \S { $procmux$14761_CMP $procmux$14760_CMP $procmux$14759_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14752_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14752_CMP
    connect \B 2'10
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14751_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14751_CMP
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14750_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14750_CMP
    connect \B 2'01
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14749
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [31:30]
    connect \S { $procmux$14752_CMP $procmux$14751_CMP $procmux$14750_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14743_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14743_CMP
    connect \B 2'10
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14742_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14742_CMP
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14741_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14741_CMP
    connect \B 2'01
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14740
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [33:32]
    connect \S { $procmux$14743_CMP $procmux$14742_CMP $procmux$14741_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14734_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14734_CMP
    connect \B 2'10
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14733_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14733_CMP
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14732_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14732_CMP
    connect \B 2'01
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14731
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [35:34]
    connect \S { $procmux$14734_CMP $procmux$14733_CMP $procmux$14732_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14725_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14725_CMP
    connect \B 2'10
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14724_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14724_CMP
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14723_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14723_CMP
    connect \B 2'01
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14722
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [37:36]
    connect \S { $procmux$14725_CMP $procmux$14724_CMP $procmux$14723_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14716_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14716_CMP
    connect \B 2'10
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14715_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14715_CMP
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14714_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14714_CMP
    connect \B 2'01
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14713
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [39:38]
    connect \S { $procmux$14716_CMP $procmux$14715_CMP $procmux$14714_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14707_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14707_CMP
    connect \B 2'10
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14706_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14706_CMP
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14705_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14705_CMP
    connect \B 2'01
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14704
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [41:40]
    connect \S { $procmux$14707_CMP $procmux$14706_CMP $procmux$14705_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14698_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14698_CMP
    connect \B 2'10
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14697_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14697_CMP
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14696_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14696_CMP
    connect \B 2'01
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14695
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [43:42]
    connect \S { $procmux$14698_CMP $procmux$14697_CMP $procmux$14696_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14689_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14689_CMP
    connect \B 2'10
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14688_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14688_CMP
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14687_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14687_CMP
    connect \B 2'01
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14686
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [45:44]
    connect \S { $procmux$14689_CMP $procmux$14688_CMP $procmux$14687_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14680_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14680_CMP
    connect \B 2'10
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14679_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14679_CMP
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14678_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14678_CMP
    connect \B 2'01
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14677
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [47:46]
    connect \S { $procmux$14680_CMP $procmux$14679_CMP $procmux$14678_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14671_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14671_CMP
    connect \B 2'10
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14670_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14670_CMP
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14669_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14669_CMP
    connect \B 2'01
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14668
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [49:48]
    connect \S { $procmux$14671_CMP $procmux$14670_CMP $procmux$14669_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14662_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14662_CMP
    connect \B 2'10
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14661_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14661_CMP
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14660_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14660_CMP
    connect \B 2'01
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14659
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [51:50]
    connect \S { $procmux$14662_CMP $procmux$14661_CMP $procmux$14660_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14653_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14653_CMP
    connect \B 2'10
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14652_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14652_CMP
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14651_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14651_CMP
    connect \B 2'01
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14650
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \b_negated [53:52]
    connect \S { $procmux$14653_CMP $procmux$14652_CMP $procmux$14651_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14644_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14644_CMP
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14643_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14643_CMP
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14642_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14642_CMP
    connect \B 2'01
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14641
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [1:0]
    connect \S { $procmux$14644_CMP $procmux$14643_CMP $procmux$14642_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14634
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$92
    connect \S $91y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14632
    parameter \WIDTH 1
    connect \Y $93
    connect \S $91y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14630
    parameter \WIDTH 2
    connect \Y \min_result [1:0]
    connect \S $93
    connect \B $$root.ternary_pkg.t_min.t_min$92
    connect \A $$root.ternary_pkg.t_min.t_min$106
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14622
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$97
    connect \S $93
    connect \B 2'x
    connect \A $procmux$14620_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14620
    parameter \WIDTH 2
    connect \Y $procmux$14620_Y
    connect \S $96y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$92
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14618
    parameter \WIDTH 1
    connect \Y $98
    connect \S $93
    connect \B 1'x
    connect \A $procmux$14616_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14616
    parameter \WIDTH 1
    connect \Y $procmux$14616_Y
    connect \S $96y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14614
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$106
    connect \S $93
    connect \B 2'x
    connect \A $procmux$14612_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14612
    parameter \WIDTH 2
    connect \Y $procmux$14612_Y
    connect \S $98
    connect \B $$root.ternary_pkg.t_min.t_min$97
    connect \A $$root.ternary_pkg.t_min.t_min$104
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14602
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$102
    connect \S $93
    connect \B 2'x
    connect \A $procmux$14600_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14600
    parameter \WIDTH 2
    connect \Y $procmux$14600_Y
    connect \S $98
    connect \B 2'x
    connect \A $procmux$14598_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14598
    parameter \WIDTH 2
    connect \Y $procmux$14598_Y
    connect \S $101y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$97
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14596
    parameter \WIDTH 1
    connect \Y $103
    connect \S $93
    connect \B 1'x
    connect \A $procmux$14594_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14594
    parameter \WIDTH 1
    connect \Y $procmux$14594_Y
    connect \S $98
    connect \B 1'x
    connect \A $procmux$14592_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14592
    parameter \WIDTH 1
    connect \Y $procmux$14592_Y
    connect \S $101y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14590
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$104
    connect \S $93
    connect \B 2'x
    connect \A $procmux$14588_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14588
    parameter \WIDTH 2
    connect \Y $procmux$14588_Y
    connect \S $98
    connect \B 2'x
    connect \A $procmux$14586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$14586
    parameter \WIDTH 2
    connect \Y $procmux$14586_Y
    connect \S $103
    connect \B $$root.ternary_pkg.t_min.t_min$102
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14576
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$114
    connect \S $113y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14574
    parameter \WIDTH 1
    connect \Y $115
    connect \S $113y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14572
    parameter \WIDTH 2
    connect \Y \max_result [1:0]
    connect \S $115
    connect \B $$root.ternary_pkg.t_max.t_max$114
    connect \A $$root.ternary_pkg.t_max.t_max$128
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14564
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$119
    connect \S $115
    connect \B 2'x
    connect \A $procmux$14562_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14562
    parameter \WIDTH 2
    connect \Y $procmux$14562_Y
    connect \S $118y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$114
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14560
    parameter \WIDTH 1
    connect \Y $120
    connect \S $115
    connect \B 1'x
    connect \A $procmux$14558_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14558
    parameter \WIDTH 1
    connect \Y $procmux$14558_Y
    connect \S $118y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14556
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$128
    connect \S $115
    connect \B 2'x
    connect \A $procmux$14554_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14554
    parameter \WIDTH 2
    connect \Y $procmux$14554_Y
    connect \S $120
    connect \B $$root.ternary_pkg.t_max.t_max$119
    connect \A $$root.ternary_pkg.t_max.t_max$126
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14544
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$124
    connect \S $115
    connect \B 2'x
    connect \A $procmux$14542_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14542
    parameter \WIDTH 2
    connect \Y $procmux$14542_Y
    connect \S $120
    connect \B 2'x
    connect \A $procmux$14540_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14540
    parameter \WIDTH 2
    connect \Y $procmux$14540_Y
    connect \S $123y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$119
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14538
    parameter \WIDTH 1
    connect \Y $125
    connect \S $115
    connect \B 1'x
    connect \A $procmux$14536_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14536
    parameter \WIDTH 1
    connect \Y $procmux$14536_Y
    connect \S $120
    connect \B 1'x
    connect \A $procmux$14534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14534
    parameter \WIDTH 1
    connect \Y $procmux$14534_Y
    connect \S $123y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14532
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$126
    connect \S $115
    connect \B 2'x
    connect \A $procmux$14530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14530
    parameter \WIDTH 2
    connect \Y $procmux$14530_Y
    connect \S $120
    connect \B 2'x
    connect \A $procmux$14528_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$14528
    parameter \WIDTH 2
    connect \Y $procmux$14528_Y
    connect \S $125
    connect \B $$root.ternary_pkg.t_max.t_max$124
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14519_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14519_CMP
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14518_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14518_CMP
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14517_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14517_CMP
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14516
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [3:2]
    connect \S { $procmux$14519_CMP $procmux$14518_CMP $procmux$14517_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14509
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$139
    connect \S $138y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14507
    parameter \WIDTH 1
    connect \Y $140
    connect \S $138y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14505
    parameter \WIDTH 2
    connect \Y \min_result [3:2]
    connect \S $140
    connect \B $$root.ternary_pkg.t_min.t_min$139
    connect \A $$root.ternary_pkg.t_min.t_min$153
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14497
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$144
    connect \S $140
    connect \B 2'x
    connect \A $procmux$14495_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14495
    parameter \WIDTH 2
    connect \Y $procmux$14495_Y
    connect \S $143y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$139
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14493
    parameter \WIDTH 1
    connect \Y $145
    connect \S $140
    connect \B 1'x
    connect \A $procmux$14491_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14491
    parameter \WIDTH 1
    connect \Y $procmux$14491_Y
    connect \S $143y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14489
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$153
    connect \S $140
    connect \B 2'x
    connect \A $procmux$14487_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14487
    parameter \WIDTH 2
    connect \Y $procmux$14487_Y
    connect \S $145
    connect \B $$root.ternary_pkg.t_min.t_min$144
    connect \A $$root.ternary_pkg.t_min.t_min$151
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14477
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$149
    connect \S $140
    connect \B 2'x
    connect \A $procmux$14475_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14475
    parameter \WIDTH 2
    connect \Y $procmux$14475_Y
    connect \S $145
    connect \B 2'x
    connect \A $procmux$14473_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14473
    parameter \WIDTH 2
    connect \Y $procmux$14473_Y
    connect \S $148y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$144
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14471
    parameter \WIDTH 1
    connect \Y $150
    connect \S $140
    connect \B 1'x
    connect \A $procmux$14469_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14469
    parameter \WIDTH 1
    connect \Y $procmux$14469_Y
    connect \S $145
    connect \B 1'x
    connect \A $procmux$14467_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14467
    parameter \WIDTH 1
    connect \Y $procmux$14467_Y
    connect \S $148y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14465
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$151
    connect \S $140
    connect \B 2'x
    connect \A $procmux$14463_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14463
    parameter \WIDTH 2
    connect \Y $procmux$14463_Y
    connect \S $145
    connect \B 2'x
    connect \A $procmux$14461_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$14461
    parameter \WIDTH 2
    connect \Y $procmux$14461_Y
    connect \S $150
    connect \B $$root.ternary_pkg.t_min.t_min$149
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14451
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$161
    connect \S $160y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14449
    parameter \WIDTH 1
    connect \Y $162
    connect \S $160y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14447
    parameter \WIDTH 2
    connect \Y \max_result [3:2]
    connect \S $162
    connect \B $$root.ternary_pkg.t_max.t_max$161
    connect \A $$root.ternary_pkg.t_max.t_max$175
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14439
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$166
    connect \S $162
    connect \B 2'x
    connect \A $procmux$14437_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14437
    parameter \WIDTH 2
    connect \Y $procmux$14437_Y
    connect \S $165y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$161
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14435
    parameter \WIDTH 1
    connect \Y $167
    connect \S $162
    connect \B 1'x
    connect \A $procmux$14433_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14433
    parameter \WIDTH 1
    connect \Y $procmux$14433_Y
    connect \S $165y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14431
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$175
    connect \S $162
    connect \B 2'x
    connect \A $procmux$14429_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14429
    parameter \WIDTH 2
    connect \Y $procmux$14429_Y
    connect \S $167
    connect \B $$root.ternary_pkg.t_max.t_max$166
    connect \A $$root.ternary_pkg.t_max.t_max$173
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14419
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$171
    connect \S $162
    connect \B 2'x
    connect \A $procmux$14417_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14417
    parameter \WIDTH 2
    connect \Y $procmux$14417_Y
    connect \S $167
    connect \B 2'x
    connect \A $procmux$14415_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14415
    parameter \WIDTH 2
    connect \Y $procmux$14415_Y
    connect \S $170y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$166
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14413
    parameter \WIDTH 1
    connect \Y $172
    connect \S $162
    connect \B 1'x
    connect \A $procmux$14411_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14411
    parameter \WIDTH 1
    connect \Y $procmux$14411_Y
    connect \S $167
    connect \B 1'x
    connect \A $procmux$14409_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14409
    parameter \WIDTH 1
    connect \Y $procmux$14409_Y
    connect \S $170y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14407
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$173
    connect \S $162
    connect \B 2'x
    connect \A $procmux$14405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14405
    parameter \WIDTH 2
    connect \Y $procmux$14405_Y
    connect \S $167
    connect \B 2'x
    connect \A $procmux$14403_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$14403
    parameter \WIDTH 2
    connect \Y $procmux$14403_Y
    connect \S $172
    connect \B $$root.ternary_pkg.t_max.t_max$171
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14394_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14394_CMP
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14393_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14393_CMP
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14392_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14392_CMP
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14391
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [5:4]
    connect \S { $procmux$14394_CMP $procmux$14393_CMP $procmux$14392_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14384
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$186
    connect \S $185y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14382
    parameter \WIDTH 1
    connect \Y $187
    connect \S $185y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14380
    parameter \WIDTH 2
    connect \Y \min_result [5:4]
    connect \S $187
    connect \B $$root.ternary_pkg.t_min.t_min$186
    connect \A $$root.ternary_pkg.t_min.t_min$200
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14372
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$191
    connect \S $187
    connect \B 2'x
    connect \A $procmux$14370_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14370
    parameter \WIDTH 2
    connect \Y $procmux$14370_Y
    connect \S $190y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$186
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14368
    parameter \WIDTH 1
    connect \Y $192
    connect \S $187
    connect \B 1'x
    connect \A $procmux$14366_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14366
    parameter \WIDTH 1
    connect \Y $procmux$14366_Y
    connect \S $190y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14364
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$200
    connect \S $187
    connect \B 2'x
    connect \A $procmux$14362_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14362
    parameter \WIDTH 2
    connect \Y $procmux$14362_Y
    connect \S $192
    connect \B $$root.ternary_pkg.t_min.t_min$191
    connect \A $$root.ternary_pkg.t_min.t_min$198
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14352
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$196
    connect \S $187
    connect \B 2'x
    connect \A $procmux$14350_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14350
    parameter \WIDTH 2
    connect \Y $procmux$14350_Y
    connect \S $192
    connect \B 2'x
    connect \A $procmux$14348_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14348
    parameter \WIDTH 2
    connect \Y $procmux$14348_Y
    connect \S $195y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$191
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14346
    parameter \WIDTH 1
    connect \Y $197
    connect \S $187
    connect \B 1'x
    connect \A $procmux$14344_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14344
    parameter \WIDTH 1
    connect \Y $procmux$14344_Y
    connect \S $192
    connect \B 1'x
    connect \A $procmux$14342_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14342
    parameter \WIDTH 1
    connect \Y $procmux$14342_Y
    connect \S $195y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14340
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$198
    connect \S $187
    connect \B 2'x
    connect \A $procmux$14338_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14338
    parameter \WIDTH 2
    connect \Y $procmux$14338_Y
    connect \S $192
    connect \B 2'x
    connect \A $procmux$14336_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$14336
    parameter \WIDTH 2
    connect \Y $procmux$14336_Y
    connect \S $197
    connect \B $$root.ternary_pkg.t_min.t_min$196
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14326
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$208
    connect \S $207y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14324
    parameter \WIDTH 1
    connect \Y $209
    connect \S $207y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14322
    parameter \WIDTH 2
    connect \Y \max_result [5:4]
    connect \S $209
    connect \B $$root.ternary_pkg.t_max.t_max$208
    connect \A $$root.ternary_pkg.t_max.t_max$222
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14314
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$213
    connect \S $209
    connect \B 2'x
    connect \A $procmux$14312_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14312
    parameter \WIDTH 2
    connect \Y $procmux$14312_Y
    connect \S $212y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$208
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14310
    parameter \WIDTH 1
    connect \Y $214
    connect \S $209
    connect \B 1'x
    connect \A $procmux$14308_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14308
    parameter \WIDTH 1
    connect \Y $procmux$14308_Y
    connect \S $212y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14306
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$222
    connect \S $209
    connect \B 2'x
    connect \A $procmux$14304_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14304
    parameter \WIDTH 2
    connect \Y $procmux$14304_Y
    connect \S $214
    connect \B $$root.ternary_pkg.t_max.t_max$213
    connect \A $$root.ternary_pkg.t_max.t_max$220
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14294
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$218
    connect \S $209
    connect \B 2'x
    connect \A $procmux$14292_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14292
    parameter \WIDTH 2
    connect \Y $procmux$14292_Y
    connect \S $214
    connect \B 2'x
    connect \A $procmux$14290_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14290
    parameter \WIDTH 2
    connect \Y $procmux$14290_Y
    connect \S $217y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$213
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14288
    parameter \WIDTH 1
    connect \Y $219
    connect \S $209
    connect \B 1'x
    connect \A $procmux$14286_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14286
    parameter \WIDTH 1
    connect \Y $procmux$14286_Y
    connect \S $214
    connect \B 1'x
    connect \A $procmux$14284_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14284
    parameter \WIDTH 1
    connect \Y $procmux$14284_Y
    connect \S $217y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14282
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$220
    connect \S $209
    connect \B 2'x
    connect \A $procmux$14280_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14280
    parameter \WIDTH 2
    connect \Y $procmux$14280_Y
    connect \S $214
    connect \B 2'x
    connect \A $procmux$14278_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$14278
    parameter \WIDTH 2
    connect \Y $procmux$14278_Y
    connect \S $219
    connect \B $$root.ternary_pkg.t_max.t_max$218
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14269_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14269_CMP
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14268_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14268_CMP
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14267_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14267_CMP
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14266
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [7:6]
    connect \S { $procmux$14269_CMP $procmux$14268_CMP $procmux$14267_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14259
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$233
    connect \S $232y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14257
    parameter \WIDTH 1
    connect \Y $234
    connect \S $232y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14255
    parameter \WIDTH 2
    connect \Y \min_result [7:6]
    connect \S $234
    connect \B $$root.ternary_pkg.t_min.t_min$233
    connect \A $$root.ternary_pkg.t_min.t_min$247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14247
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$238
    connect \S $234
    connect \B 2'x
    connect \A $procmux$14245_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14245
    parameter \WIDTH 2
    connect \Y $procmux$14245_Y
    connect \S $237y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$233
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14243
    parameter \WIDTH 1
    connect \Y $239
    connect \S $234
    connect \B 1'x
    connect \A $procmux$14241_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14241
    parameter \WIDTH 1
    connect \Y $procmux$14241_Y
    connect \S $237y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14239
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$247
    connect \S $234
    connect \B 2'x
    connect \A $procmux$14237_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14237
    parameter \WIDTH 2
    connect \Y $procmux$14237_Y
    connect \S $239
    connect \B $$root.ternary_pkg.t_min.t_min$238
    connect \A $$root.ternary_pkg.t_min.t_min$245
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14227
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$243
    connect \S $234
    connect \B 2'x
    connect \A $procmux$14225_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14225
    parameter \WIDTH 2
    connect \Y $procmux$14225_Y
    connect \S $239
    connect \B 2'x
    connect \A $procmux$14223_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14223
    parameter \WIDTH 2
    connect \Y $procmux$14223_Y
    connect \S $242y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$238
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14221
    parameter \WIDTH 1
    connect \Y $244
    connect \S $234
    connect \B 1'x
    connect \A $procmux$14219_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14219
    parameter \WIDTH 1
    connect \Y $procmux$14219_Y
    connect \S $239
    connect \B 1'x
    connect \A $procmux$14217_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14217
    parameter \WIDTH 1
    connect \Y $procmux$14217_Y
    connect \S $242y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14215
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$245
    connect \S $234
    connect \B 2'x
    connect \A $procmux$14213_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14213
    parameter \WIDTH 2
    connect \Y $procmux$14213_Y
    connect \S $239
    connect \B 2'x
    connect \A $procmux$14211_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$14211
    parameter \WIDTH 2
    connect \Y $procmux$14211_Y
    connect \S $244
    connect \B $$root.ternary_pkg.t_min.t_min$243
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14201
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$255
    connect \S $254y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14199
    parameter \WIDTH 1
    connect \Y $256
    connect \S $254y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14197
    parameter \WIDTH 2
    connect \Y \max_result [7:6]
    connect \S $256
    connect \B $$root.ternary_pkg.t_max.t_max$255
    connect \A $$root.ternary_pkg.t_max.t_max$269
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14189
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$260
    connect \S $256
    connect \B 2'x
    connect \A $procmux$14187_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14187
    parameter \WIDTH 2
    connect \Y $procmux$14187_Y
    connect \S $259y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$255
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14185
    parameter \WIDTH 1
    connect \Y $261
    connect \S $256
    connect \B 1'x
    connect \A $procmux$14183_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14183
    parameter \WIDTH 1
    connect \Y $procmux$14183_Y
    connect \S $259y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14181
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$269
    connect \S $256
    connect \B 2'x
    connect \A $procmux$14179_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14179
    parameter \WIDTH 2
    connect \Y $procmux$14179_Y
    connect \S $261
    connect \B $$root.ternary_pkg.t_max.t_max$260
    connect \A $$root.ternary_pkg.t_max.t_max$267
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14169
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$265
    connect \S $256
    connect \B 2'x
    connect \A $procmux$14167_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14167
    parameter \WIDTH 2
    connect \Y $procmux$14167_Y
    connect \S $261
    connect \B 2'x
    connect \A $procmux$14165_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14165
    parameter \WIDTH 2
    connect \Y $procmux$14165_Y
    connect \S $264y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$260
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14163
    parameter \WIDTH 1
    connect \Y $266
    connect \S $256
    connect \B 1'x
    connect \A $procmux$14161_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14161
    parameter \WIDTH 1
    connect \Y $procmux$14161_Y
    connect \S $261
    connect \B 1'x
    connect \A $procmux$14159_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14159
    parameter \WIDTH 1
    connect \Y $procmux$14159_Y
    connect \S $264y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14157
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$267
    connect \S $256
    connect \B 2'x
    connect \A $procmux$14155_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14155
    parameter \WIDTH 2
    connect \Y $procmux$14155_Y
    connect \S $261
    connect \B 2'x
    connect \A $procmux$14153_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$14153
    parameter \WIDTH 2
    connect \Y $procmux$14153_Y
    connect \S $266
    connect \B $$root.ternary_pkg.t_max.t_max$265
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14144_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14144_CMP
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14143_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14143_CMP
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14142_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14142_CMP
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14141
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [9:8]
    connect \S { $procmux$14144_CMP $procmux$14143_CMP $procmux$14142_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14134
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$280
    connect \S $279y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14132
    parameter \WIDTH 1
    connect \Y $281
    connect \S $279y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14130
    parameter \WIDTH 2
    connect \Y \min_result [9:8]
    connect \S $281
    connect \B $$root.ternary_pkg.t_min.t_min$280
    connect \A $$root.ternary_pkg.t_min.t_min$294
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14122
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$285
    connect \S $281
    connect \B 2'x
    connect \A $procmux$14120_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14120
    parameter \WIDTH 2
    connect \Y $procmux$14120_Y
    connect \S $284y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$280
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14118
    parameter \WIDTH 1
    connect \Y $286
    connect \S $281
    connect \B 1'x
    connect \A $procmux$14116_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14116
    parameter \WIDTH 1
    connect \Y $procmux$14116_Y
    connect \S $284y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14114
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$294
    connect \S $281
    connect \B 2'x
    connect \A $procmux$14112_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14112
    parameter \WIDTH 2
    connect \Y $procmux$14112_Y
    connect \S $286
    connect \B $$root.ternary_pkg.t_min.t_min$285
    connect \A $$root.ternary_pkg.t_min.t_min$292
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14102
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$290
    connect \S $281
    connect \B 2'x
    connect \A $procmux$14100_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14100
    parameter \WIDTH 2
    connect \Y $procmux$14100_Y
    connect \S $286
    connect \B 2'x
    connect \A $procmux$14098_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14098
    parameter \WIDTH 2
    connect \Y $procmux$14098_Y
    connect \S $289y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$285
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14096
    parameter \WIDTH 1
    connect \Y $291
    connect \S $281
    connect \B 1'x
    connect \A $procmux$14094_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14094
    parameter \WIDTH 1
    connect \Y $procmux$14094_Y
    connect \S $286
    connect \B 1'x
    connect \A $procmux$14092_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14092
    parameter \WIDTH 1
    connect \Y $procmux$14092_Y
    connect \S $289y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14090
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$292
    connect \S $281
    connect \B 2'x
    connect \A $procmux$14088_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$14088
    parameter \WIDTH 2
    connect \Y $procmux$14088_Y
    connect \S $286
    connect \B 2'x
    connect \A $procmux$14086_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$14086
    parameter \WIDTH 2
    connect \Y $procmux$14086_Y
    connect \S $291
    connect \B $$root.ternary_pkg.t_min.t_min$290
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14076
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$302
    connect \S $301y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$14074
    parameter \WIDTH 1
    connect \Y $303
    connect \S $301y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14072
    parameter \WIDTH 2
    connect \Y \max_result [9:8]
    connect \S $303
    connect \B $$root.ternary_pkg.t_max.t_max$302
    connect \A $$root.ternary_pkg.t_max.t_max$316
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14064
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$307
    connect \S $303
    connect \B 2'x
    connect \A $procmux$14062_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14062
    parameter \WIDTH 2
    connect \Y $procmux$14062_Y
    connect \S $306y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$302
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14060
    parameter \WIDTH 1
    connect \Y $308
    connect \S $303
    connect \B 1'x
    connect \A $procmux$14058_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14058
    parameter \WIDTH 1
    connect \Y $procmux$14058_Y
    connect \S $306y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14056
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$316
    connect \S $303
    connect \B 2'x
    connect \A $procmux$14054_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14054
    parameter \WIDTH 2
    connect \Y $procmux$14054_Y
    connect \S $308
    connect \B $$root.ternary_pkg.t_max.t_max$307
    connect \A $$root.ternary_pkg.t_max.t_max$314
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14044
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$312
    connect \S $303
    connect \B 2'x
    connect \A $procmux$14042_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14042
    parameter \WIDTH 2
    connect \Y $procmux$14042_Y
    connect \S $308
    connect \B 2'x
    connect \A $procmux$14040_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14040
    parameter \WIDTH 2
    connect \Y $procmux$14040_Y
    connect \S $311y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$307
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14038
    parameter \WIDTH 1
    connect \Y $313
    connect \S $303
    connect \B 1'x
    connect \A $procmux$14036_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14036
    parameter \WIDTH 1
    connect \Y $procmux$14036_Y
    connect \S $308
    connect \B 1'x
    connect \A $procmux$14034_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14034
    parameter \WIDTH 1
    connect \Y $procmux$14034_Y
    connect \S $311y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$14032
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$314
    connect \S $303
    connect \B 2'x
    connect \A $procmux$14030_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$14030
    parameter \WIDTH 2
    connect \Y $procmux$14030_Y
    connect \S $308
    connect \B 2'x
    connect \A $procmux$14028_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$14028
    parameter \WIDTH 2
    connect \Y $procmux$14028_Y
    connect \S $313
    connect \B $$root.ternary_pkg.t_max.t_max$312
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14019_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14019_CMP
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$14018_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14018_CMP
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$14017_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$14017_CMP
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$14016
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [11:10]
    connect \S { $procmux$14019_CMP $procmux$14018_CMP $procmux$14017_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14009
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$327
    connect \S $326y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$14007
    parameter \WIDTH 1
    connect \Y $328
    connect \S $326y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$14005
    parameter \WIDTH 2
    connect \Y \min_result [11:10]
    connect \S $328
    connect \B $$root.ternary_pkg.t_min.t_min$327
    connect \A $$root.ternary_pkg.t_min.t_min$341
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13997
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$332
    connect \S $328
    connect \B 2'x
    connect \A $procmux$13995_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13995
    parameter \WIDTH 2
    connect \Y $procmux$13995_Y
    connect \S $331y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$327
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13993
    parameter \WIDTH 1
    connect \Y $333
    connect \S $328
    connect \B 1'x
    connect \A $procmux$13991_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13991
    parameter \WIDTH 1
    connect \Y $procmux$13991_Y
    connect \S $331y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13989
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$341
    connect \S $328
    connect \B 2'x
    connect \A $procmux$13987_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13987
    parameter \WIDTH 2
    connect \Y $procmux$13987_Y
    connect \S $333
    connect \B $$root.ternary_pkg.t_min.t_min$332
    connect \A $$root.ternary_pkg.t_min.t_min$339
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13977
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$337
    connect \S $328
    connect \B 2'x
    connect \A $procmux$13975_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13975
    parameter \WIDTH 2
    connect \Y $procmux$13975_Y
    connect \S $333
    connect \B 2'x
    connect \A $procmux$13973_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13973
    parameter \WIDTH 2
    connect \Y $procmux$13973_Y
    connect \S $336y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$332
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13971
    parameter \WIDTH 1
    connect \Y $338
    connect \S $328
    connect \B 1'x
    connect \A $procmux$13969_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13969
    parameter \WIDTH 1
    connect \Y $procmux$13969_Y
    connect \S $333
    connect \B 1'x
    connect \A $procmux$13967_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13967
    parameter \WIDTH 1
    connect \Y $procmux$13967_Y
    connect \S $336y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13965
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$339
    connect \S $328
    connect \B 2'x
    connect \A $procmux$13963_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13963
    parameter \WIDTH 2
    connect \Y $procmux$13963_Y
    connect \S $333
    connect \B 2'x
    connect \A $procmux$13961_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13961
    parameter \WIDTH 2
    connect \Y $procmux$13961_Y
    connect \S $338
    connect \B $$root.ternary_pkg.t_min.t_min$337
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13951
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$349
    connect \S $348y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13949
    parameter \WIDTH 1
    connect \Y $350
    connect \S $348y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13947
    parameter \WIDTH 2
    connect \Y \max_result [11:10]
    connect \S $350
    connect \B $$root.ternary_pkg.t_max.t_max$349
    connect \A $$root.ternary_pkg.t_max.t_max$363
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13939
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$354
    connect \S $350
    connect \B 2'x
    connect \A $procmux$13937_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13937
    parameter \WIDTH 2
    connect \Y $procmux$13937_Y
    connect \S $353y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$349
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13935
    parameter \WIDTH 1
    connect \Y $355
    connect \S $350
    connect \B 1'x
    connect \A $procmux$13933_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13933
    parameter \WIDTH 1
    connect \Y $procmux$13933_Y
    connect \S $353y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13931
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$363
    connect \S $350
    connect \B 2'x
    connect \A $procmux$13929_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13929
    parameter \WIDTH 2
    connect \Y $procmux$13929_Y
    connect \S $355
    connect \B $$root.ternary_pkg.t_max.t_max$354
    connect \A $$root.ternary_pkg.t_max.t_max$361
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13919
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$359
    connect \S $350
    connect \B 2'x
    connect \A $procmux$13917_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13917
    parameter \WIDTH 2
    connect \Y $procmux$13917_Y
    connect \S $355
    connect \B 2'x
    connect \A $procmux$13915_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13915
    parameter \WIDTH 2
    connect \Y $procmux$13915_Y
    connect \S $358y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$354
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13913
    parameter \WIDTH 1
    connect \Y $360
    connect \S $350
    connect \B 1'x
    connect \A $procmux$13911_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13911
    parameter \WIDTH 1
    connect \Y $procmux$13911_Y
    connect \S $355
    connect \B 1'x
    connect \A $procmux$13909_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13909
    parameter \WIDTH 1
    connect \Y $procmux$13909_Y
    connect \S $358y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13907
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$361
    connect \S $350
    connect \B 2'x
    connect \A $procmux$13905_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13905
    parameter \WIDTH 2
    connect \Y $procmux$13905_Y
    connect \S $355
    connect \B 2'x
    connect \A $procmux$13903_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13903
    parameter \WIDTH 2
    connect \Y $procmux$13903_Y
    connect \S $360
    connect \B $$root.ternary_pkg.t_max.t_max$359
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13894_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13894_CMP
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13893_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13893_CMP
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13892_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13892_CMP
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13891
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [13:12]
    connect \S { $procmux$13894_CMP $procmux$13893_CMP $procmux$13892_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13884
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$374
    connect \S $373y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13882
    parameter \WIDTH 1
    connect \Y $375
    connect \S $373y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13880
    parameter \WIDTH 2
    connect \Y \min_result [13:12]
    connect \S $375
    connect \B $$root.ternary_pkg.t_min.t_min$374
    connect \A $$root.ternary_pkg.t_min.t_min$388
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13872
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$379
    connect \S $375
    connect \B 2'x
    connect \A $procmux$13870_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13870
    parameter \WIDTH 2
    connect \Y $procmux$13870_Y
    connect \S $378y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$374
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13868
    parameter \WIDTH 1
    connect \Y $380
    connect \S $375
    connect \B 1'x
    connect \A $procmux$13866_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13866
    parameter \WIDTH 1
    connect \Y $procmux$13866_Y
    connect \S $378y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13864
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$388
    connect \S $375
    connect \B 2'x
    connect \A $procmux$13862_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13862
    parameter \WIDTH 2
    connect \Y $procmux$13862_Y
    connect \S $380
    connect \B $$root.ternary_pkg.t_min.t_min$379
    connect \A $$root.ternary_pkg.t_min.t_min$386
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13852
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$384
    connect \S $375
    connect \B 2'x
    connect \A $procmux$13850_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13850
    parameter \WIDTH 2
    connect \Y $procmux$13850_Y
    connect \S $380
    connect \B 2'x
    connect \A $procmux$13848_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13848
    parameter \WIDTH 2
    connect \Y $procmux$13848_Y
    connect \S $383y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$379
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13846
    parameter \WIDTH 1
    connect \Y $385
    connect \S $375
    connect \B 1'x
    connect \A $procmux$13844_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13844
    parameter \WIDTH 1
    connect \Y $procmux$13844_Y
    connect \S $380
    connect \B 1'x
    connect \A $procmux$13842_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13842
    parameter \WIDTH 1
    connect \Y $procmux$13842_Y
    connect \S $383y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13840
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$386
    connect \S $375
    connect \B 2'x
    connect \A $procmux$13838_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13838
    parameter \WIDTH 2
    connect \Y $procmux$13838_Y
    connect \S $380
    connect \B 2'x
    connect \A $procmux$13836_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13836
    parameter \WIDTH 2
    connect \Y $procmux$13836_Y
    connect \S $385
    connect \B $$root.ternary_pkg.t_min.t_min$384
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13826
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$396
    connect \S $395y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13824
    parameter \WIDTH 1
    connect \Y $397
    connect \S $395y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13822
    parameter \WIDTH 2
    connect \Y \max_result [13:12]
    connect \S $397
    connect \B $$root.ternary_pkg.t_max.t_max$396
    connect \A $$root.ternary_pkg.t_max.t_max$410
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13814
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$401
    connect \S $397
    connect \B 2'x
    connect \A $procmux$13812_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13812
    parameter \WIDTH 2
    connect \Y $procmux$13812_Y
    connect \S $400y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$396
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13810
    parameter \WIDTH 1
    connect \Y $402
    connect \S $397
    connect \B 1'x
    connect \A $procmux$13808_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13808
    parameter \WIDTH 1
    connect \Y $procmux$13808_Y
    connect \S $400y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13806
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$410
    connect \S $397
    connect \B 2'x
    connect \A $procmux$13804_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13804
    parameter \WIDTH 2
    connect \Y $procmux$13804_Y
    connect \S $402
    connect \B $$root.ternary_pkg.t_max.t_max$401
    connect \A $$root.ternary_pkg.t_max.t_max$408
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13794
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$406
    connect \S $397
    connect \B 2'x
    connect \A $procmux$13792_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13792
    parameter \WIDTH 2
    connect \Y $procmux$13792_Y
    connect \S $402
    connect \B 2'x
    connect \A $procmux$13790_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13790
    parameter \WIDTH 2
    connect \Y $procmux$13790_Y
    connect \S $405y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$401
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13788
    parameter \WIDTH 1
    connect \Y $407
    connect \S $397
    connect \B 1'x
    connect \A $procmux$13786_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13786
    parameter \WIDTH 1
    connect \Y $procmux$13786_Y
    connect \S $402
    connect \B 1'x
    connect \A $procmux$13784_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13784
    parameter \WIDTH 1
    connect \Y $procmux$13784_Y
    connect \S $405y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13782
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$408
    connect \S $397
    connect \B 2'x
    connect \A $procmux$13780_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13780
    parameter \WIDTH 2
    connect \Y $procmux$13780_Y
    connect \S $402
    connect \B 2'x
    connect \A $procmux$13778_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13778
    parameter \WIDTH 2
    connect \Y $procmux$13778_Y
    connect \S $407
    connect \B $$root.ternary_pkg.t_max.t_max$406
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13769_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13769_CMP
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13768_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13768_CMP
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13767_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13767_CMP
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13766
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [15:14]
    connect \S { $procmux$13769_CMP $procmux$13768_CMP $procmux$13767_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13759
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$421
    connect \S $420y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13757
    parameter \WIDTH 1
    connect \Y $422
    connect \S $420y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13755
    parameter \WIDTH 2
    connect \Y \min_result [15:14]
    connect \S $422
    connect \B $$root.ternary_pkg.t_min.t_min$421
    connect \A $$root.ternary_pkg.t_min.t_min$435
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13747
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$426
    connect \S $422
    connect \B 2'x
    connect \A $procmux$13745_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13745
    parameter \WIDTH 2
    connect \Y $procmux$13745_Y
    connect \S $425y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$421
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13743
    parameter \WIDTH 1
    connect \Y $427
    connect \S $422
    connect \B 1'x
    connect \A $procmux$13741_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13741
    parameter \WIDTH 1
    connect \Y $procmux$13741_Y
    connect \S $425y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13739
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$435
    connect \S $422
    connect \B 2'x
    connect \A $procmux$13737_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13737
    parameter \WIDTH 2
    connect \Y $procmux$13737_Y
    connect \S $427
    connect \B $$root.ternary_pkg.t_min.t_min$426
    connect \A $$root.ternary_pkg.t_min.t_min$433
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13727
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$431
    connect \S $422
    connect \B 2'x
    connect \A $procmux$13725_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13725
    parameter \WIDTH 2
    connect \Y $procmux$13725_Y
    connect \S $427
    connect \B 2'x
    connect \A $procmux$13723_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13723
    parameter \WIDTH 2
    connect \Y $procmux$13723_Y
    connect \S $430y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$426
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13721
    parameter \WIDTH 1
    connect \Y $432
    connect \S $422
    connect \B 1'x
    connect \A $procmux$13719_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13719
    parameter \WIDTH 1
    connect \Y $procmux$13719_Y
    connect \S $427
    connect \B 1'x
    connect \A $procmux$13717_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13717
    parameter \WIDTH 1
    connect \Y $procmux$13717_Y
    connect \S $430y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13715
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$433
    connect \S $422
    connect \B 2'x
    connect \A $procmux$13713_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13713
    parameter \WIDTH 2
    connect \Y $procmux$13713_Y
    connect \S $427
    connect \B 2'x
    connect \A $procmux$13711_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13711
    parameter \WIDTH 2
    connect \Y $procmux$13711_Y
    connect \S $432
    connect \B $$root.ternary_pkg.t_min.t_min$431
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13701
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$443
    connect \S $442y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13699
    parameter \WIDTH 1
    connect \Y $444
    connect \S $442y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13697
    parameter \WIDTH 2
    connect \Y \max_result [15:14]
    connect \S $444
    connect \B $$root.ternary_pkg.t_max.t_max$443
    connect \A $$root.ternary_pkg.t_max.t_max$457
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13689
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$448
    connect \S $444
    connect \B 2'x
    connect \A $procmux$13687_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13687
    parameter \WIDTH 2
    connect \Y $procmux$13687_Y
    connect \S $447y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$443
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13685
    parameter \WIDTH 1
    connect \Y $449
    connect \S $444
    connect \B 1'x
    connect \A $procmux$13683_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13683
    parameter \WIDTH 1
    connect \Y $procmux$13683_Y
    connect \S $447y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13681
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$457
    connect \S $444
    connect \B 2'x
    connect \A $procmux$13679_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13679
    parameter \WIDTH 2
    connect \Y $procmux$13679_Y
    connect \S $449
    connect \B $$root.ternary_pkg.t_max.t_max$448
    connect \A $$root.ternary_pkg.t_max.t_max$455
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13669
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$453
    connect \S $444
    connect \B 2'x
    connect \A $procmux$13667_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13667
    parameter \WIDTH 2
    connect \Y $procmux$13667_Y
    connect \S $449
    connect \B 2'x
    connect \A $procmux$13665_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13665
    parameter \WIDTH 2
    connect \Y $procmux$13665_Y
    connect \S $452y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$448
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13663
    parameter \WIDTH 1
    connect \Y $454
    connect \S $444
    connect \B 1'x
    connect \A $procmux$13661_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13661
    parameter \WIDTH 1
    connect \Y $procmux$13661_Y
    connect \S $449
    connect \B 1'x
    connect \A $procmux$13659_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13659
    parameter \WIDTH 1
    connect \Y $procmux$13659_Y
    connect \S $452y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13657
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$455
    connect \S $444
    connect \B 2'x
    connect \A $procmux$13655_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13655
    parameter \WIDTH 2
    connect \Y $procmux$13655_Y
    connect \S $449
    connect \B 2'x
    connect \A $procmux$13653_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13653
    parameter \WIDTH 2
    connect \Y $procmux$13653_Y
    connect \S $454
    connect \B $$root.ternary_pkg.t_max.t_max$453
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13644_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13644_CMP
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13643_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13643_CMP
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13642_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13642_CMP
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13641
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [17:16]
    connect \S { $procmux$13644_CMP $procmux$13643_CMP $procmux$13642_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13634
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$468
    connect \S $467y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13632
    parameter \WIDTH 1
    connect \Y $469
    connect \S $467y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13630
    parameter \WIDTH 2
    connect \Y \min_result [17:16]
    connect \S $469
    connect \B $$root.ternary_pkg.t_min.t_min$468
    connect \A $$root.ternary_pkg.t_min.t_min$482
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13622
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$473
    connect \S $469
    connect \B 2'x
    connect \A $procmux$13620_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13620
    parameter \WIDTH 2
    connect \Y $procmux$13620_Y
    connect \S $472y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$468
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13618
    parameter \WIDTH 1
    connect \Y $474
    connect \S $469
    connect \B 1'x
    connect \A $procmux$13616_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13616
    parameter \WIDTH 1
    connect \Y $procmux$13616_Y
    connect \S $472y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13614
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$482
    connect \S $469
    connect \B 2'x
    connect \A $procmux$13612_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13612
    parameter \WIDTH 2
    connect \Y $procmux$13612_Y
    connect \S $474
    connect \B $$root.ternary_pkg.t_min.t_min$473
    connect \A $$root.ternary_pkg.t_min.t_min$480
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13602
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$478
    connect \S $469
    connect \B 2'x
    connect \A $procmux$13600_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13600
    parameter \WIDTH 2
    connect \Y $procmux$13600_Y
    connect \S $474
    connect \B 2'x
    connect \A $procmux$13598_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13598
    parameter \WIDTH 2
    connect \Y $procmux$13598_Y
    connect \S $477y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$473
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13596
    parameter \WIDTH 1
    connect \Y $479
    connect \S $469
    connect \B 1'x
    connect \A $procmux$13594_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13594
    parameter \WIDTH 1
    connect \Y $procmux$13594_Y
    connect \S $474
    connect \B 1'x
    connect \A $procmux$13592_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13592
    parameter \WIDTH 1
    connect \Y $procmux$13592_Y
    connect \S $477y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13590
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$480
    connect \S $469
    connect \B 2'x
    connect \A $procmux$13588_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13588
    parameter \WIDTH 2
    connect \Y $procmux$13588_Y
    connect \S $474
    connect \B 2'x
    connect \A $procmux$13586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13586
    parameter \WIDTH 2
    connect \Y $procmux$13586_Y
    connect \S $479
    connect \B $$root.ternary_pkg.t_min.t_min$478
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13576
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$490
    connect \S $489y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13574
    parameter \WIDTH 1
    connect \Y $491
    connect \S $489y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13572
    parameter \WIDTH 2
    connect \Y \max_result [17:16]
    connect \S $491
    connect \B $$root.ternary_pkg.t_max.t_max$490
    connect \A $$root.ternary_pkg.t_max.t_max$504
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13564
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$495
    connect \S $491
    connect \B 2'x
    connect \A $procmux$13562_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13562
    parameter \WIDTH 2
    connect \Y $procmux$13562_Y
    connect \S $494y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$490
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13560
    parameter \WIDTH 1
    connect \Y $496
    connect \S $491
    connect \B 1'x
    connect \A $procmux$13558_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13558
    parameter \WIDTH 1
    connect \Y $procmux$13558_Y
    connect \S $494y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13556
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$504
    connect \S $491
    connect \B 2'x
    connect \A $procmux$13554_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13554
    parameter \WIDTH 2
    connect \Y $procmux$13554_Y
    connect \S $496
    connect \B $$root.ternary_pkg.t_max.t_max$495
    connect \A $$root.ternary_pkg.t_max.t_max$502
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13544
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$500
    connect \S $491
    connect \B 2'x
    connect \A $procmux$13542_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13542
    parameter \WIDTH 2
    connect \Y $procmux$13542_Y
    connect \S $496
    connect \B 2'x
    connect \A $procmux$13540_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13540
    parameter \WIDTH 2
    connect \Y $procmux$13540_Y
    connect \S $499y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$495
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13538
    parameter \WIDTH 1
    connect \Y $501
    connect \S $491
    connect \B 1'x
    connect \A $procmux$13536_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13536
    parameter \WIDTH 1
    connect \Y $procmux$13536_Y
    connect \S $496
    connect \B 1'x
    connect \A $procmux$13534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13534
    parameter \WIDTH 1
    connect \Y $procmux$13534_Y
    connect \S $499y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13532
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$502
    connect \S $491
    connect \B 2'x
    connect \A $procmux$13530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13530
    parameter \WIDTH 2
    connect \Y $procmux$13530_Y
    connect \S $496
    connect \B 2'x
    connect \A $procmux$13528_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13528
    parameter \WIDTH 2
    connect \Y $procmux$13528_Y
    connect \S $501
    connect \B $$root.ternary_pkg.t_max.t_max$500
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13519_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13519_CMP
    connect \B 2'10
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13518_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13518_CMP
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13517_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13517_CMP
    connect \B 2'01
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13516
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [19:18]
    connect \S { $procmux$13519_CMP $procmux$13518_CMP $procmux$13517_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13509
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$515
    connect \S $514y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13507
    parameter \WIDTH 1
    connect \Y $516
    connect \S $514y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13505
    parameter \WIDTH 2
    connect \Y \min_result [19:18]
    connect \S $516
    connect \B $$root.ternary_pkg.t_min.t_min$515
    connect \A $$root.ternary_pkg.t_min.t_min$529
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13497
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$520
    connect \S $516
    connect \B 2'x
    connect \A $procmux$13495_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13495
    parameter \WIDTH 2
    connect \Y $procmux$13495_Y
    connect \S $519y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$515
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13493
    parameter \WIDTH 1
    connect \Y $521
    connect \S $516
    connect \B 1'x
    connect \A $procmux$13491_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13491
    parameter \WIDTH 1
    connect \Y $procmux$13491_Y
    connect \S $519y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13489
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$529
    connect \S $516
    connect \B 2'x
    connect \A $procmux$13487_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13487
    parameter \WIDTH 2
    connect \Y $procmux$13487_Y
    connect \S $521
    connect \B $$root.ternary_pkg.t_min.t_min$520
    connect \A $$root.ternary_pkg.t_min.t_min$527
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13477
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$525
    connect \S $516
    connect \B 2'x
    connect \A $procmux$13475_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13475
    parameter \WIDTH 2
    connect \Y $procmux$13475_Y
    connect \S $521
    connect \B 2'x
    connect \A $procmux$13473_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13473
    parameter \WIDTH 2
    connect \Y $procmux$13473_Y
    connect \S $524y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$520
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13471
    parameter \WIDTH 1
    connect \Y $526
    connect \S $516
    connect \B 1'x
    connect \A $procmux$13469_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13469
    parameter \WIDTH 1
    connect \Y $procmux$13469_Y
    connect \S $521
    connect \B 1'x
    connect \A $procmux$13467_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13467
    parameter \WIDTH 1
    connect \Y $procmux$13467_Y
    connect \S $524y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13465
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$527
    connect \S $516
    connect \B 2'x
    connect \A $procmux$13463_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13463
    parameter \WIDTH 2
    connect \Y $procmux$13463_Y
    connect \S $521
    connect \B 2'x
    connect \A $procmux$13461_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13461
    parameter \WIDTH 2
    connect \Y $procmux$13461_Y
    connect \S $526
    connect \B $$root.ternary_pkg.t_min.t_min$525
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13451
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$537
    connect \S $536y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13449
    parameter \WIDTH 1
    connect \Y $538
    connect \S $536y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13447
    parameter \WIDTH 2
    connect \Y \max_result [19:18]
    connect \S $538
    connect \B $$root.ternary_pkg.t_max.t_max$537
    connect \A $$root.ternary_pkg.t_max.t_max$551
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13439
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$542
    connect \S $538
    connect \B 2'x
    connect \A $procmux$13437_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13437
    parameter \WIDTH 2
    connect \Y $procmux$13437_Y
    connect \S $541y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$537
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13435
    parameter \WIDTH 1
    connect \Y $543
    connect \S $538
    connect \B 1'x
    connect \A $procmux$13433_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13433
    parameter \WIDTH 1
    connect \Y $procmux$13433_Y
    connect \S $541y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13431
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$551
    connect \S $538
    connect \B 2'x
    connect \A $procmux$13429_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13429
    parameter \WIDTH 2
    connect \Y $procmux$13429_Y
    connect \S $543
    connect \B $$root.ternary_pkg.t_max.t_max$542
    connect \A $$root.ternary_pkg.t_max.t_max$549
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13419
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$547
    connect \S $538
    connect \B 2'x
    connect \A $procmux$13417_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13417
    parameter \WIDTH 2
    connect \Y $procmux$13417_Y
    connect \S $543
    connect \B 2'x
    connect \A $procmux$13415_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13415
    parameter \WIDTH 2
    connect \Y $procmux$13415_Y
    connect \S $546y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$542
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13413
    parameter \WIDTH 1
    connect \Y $548
    connect \S $538
    connect \B 1'x
    connect \A $procmux$13411_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13411
    parameter \WIDTH 1
    connect \Y $procmux$13411_Y
    connect \S $543
    connect \B 1'x
    connect \A $procmux$13409_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13409
    parameter \WIDTH 1
    connect \Y $procmux$13409_Y
    connect \S $546y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13407
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$549
    connect \S $538
    connect \B 2'x
    connect \A $procmux$13405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13405
    parameter \WIDTH 2
    connect \Y $procmux$13405_Y
    connect \S $543
    connect \B 2'x
    connect \A $procmux$13403_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13403
    parameter \WIDTH 2
    connect \Y $procmux$13403_Y
    connect \S $548
    connect \B $$root.ternary_pkg.t_max.t_max$547
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13394_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13394_CMP
    connect \B 2'10
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13393_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13393_CMP
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13392_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13392_CMP
    connect \B 2'01
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13391
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [21:20]
    connect \S { $procmux$13394_CMP $procmux$13393_CMP $procmux$13392_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13384
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$562
    connect \S $561y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13382
    parameter \WIDTH 1
    connect \Y $563
    connect \S $561y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13380
    parameter \WIDTH 2
    connect \Y \min_result [21:20]
    connect \S $563
    connect \B $$root.ternary_pkg.t_min.t_min$562
    connect \A $$root.ternary_pkg.t_min.t_min$576
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13372
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$567
    connect \S $563
    connect \B 2'x
    connect \A $procmux$13370_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13370
    parameter \WIDTH 2
    connect \Y $procmux$13370_Y
    connect \S $566y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$562
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13368
    parameter \WIDTH 1
    connect \Y $568
    connect \S $563
    connect \B 1'x
    connect \A $procmux$13366_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13366
    parameter \WIDTH 1
    connect \Y $procmux$13366_Y
    connect \S $566y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13364
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$576
    connect \S $563
    connect \B 2'x
    connect \A $procmux$13362_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13362
    parameter \WIDTH 2
    connect \Y $procmux$13362_Y
    connect \S $568
    connect \B $$root.ternary_pkg.t_min.t_min$567
    connect \A $$root.ternary_pkg.t_min.t_min$574
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13352
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$572
    connect \S $563
    connect \B 2'x
    connect \A $procmux$13350_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13350
    parameter \WIDTH 2
    connect \Y $procmux$13350_Y
    connect \S $568
    connect \B 2'x
    connect \A $procmux$13348_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13348
    parameter \WIDTH 2
    connect \Y $procmux$13348_Y
    connect \S $571y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$567
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13346
    parameter \WIDTH 1
    connect \Y $573
    connect \S $563
    connect \B 1'x
    connect \A $procmux$13344_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13344
    parameter \WIDTH 1
    connect \Y $procmux$13344_Y
    connect \S $568
    connect \B 1'x
    connect \A $procmux$13342_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13342
    parameter \WIDTH 1
    connect \Y $procmux$13342_Y
    connect \S $571y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13340
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$574
    connect \S $563
    connect \B 2'x
    connect \A $procmux$13338_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13338
    parameter \WIDTH 2
    connect \Y $procmux$13338_Y
    connect \S $568
    connect \B 2'x
    connect \A $procmux$13336_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13336
    parameter \WIDTH 2
    connect \Y $procmux$13336_Y
    connect \S $573
    connect \B $$root.ternary_pkg.t_min.t_min$572
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13326
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$584
    connect \S $583y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13324
    parameter \WIDTH 1
    connect \Y $585
    connect \S $583y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13322
    parameter \WIDTH 2
    connect \Y \max_result [21:20]
    connect \S $585
    connect \B $$root.ternary_pkg.t_max.t_max$584
    connect \A $$root.ternary_pkg.t_max.t_max$598
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13314
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$589
    connect \S $585
    connect \B 2'x
    connect \A $procmux$13312_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13312
    parameter \WIDTH 2
    connect \Y $procmux$13312_Y
    connect \S $588y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$584
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13310
    parameter \WIDTH 1
    connect \Y $590
    connect \S $585
    connect \B 1'x
    connect \A $procmux$13308_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13308
    parameter \WIDTH 1
    connect \Y $procmux$13308_Y
    connect \S $588y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13306
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$598
    connect \S $585
    connect \B 2'x
    connect \A $procmux$13304_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13304
    parameter \WIDTH 2
    connect \Y $procmux$13304_Y
    connect \S $590
    connect \B $$root.ternary_pkg.t_max.t_max$589
    connect \A $$root.ternary_pkg.t_max.t_max$596
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13294
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$594
    connect \S $585
    connect \B 2'x
    connect \A $procmux$13292_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13292
    parameter \WIDTH 2
    connect \Y $procmux$13292_Y
    connect \S $590
    connect \B 2'x
    connect \A $procmux$13290_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13290
    parameter \WIDTH 2
    connect \Y $procmux$13290_Y
    connect \S $593y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$589
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13288
    parameter \WIDTH 1
    connect \Y $595
    connect \S $585
    connect \B 1'x
    connect \A $procmux$13286_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13286
    parameter \WIDTH 1
    connect \Y $procmux$13286_Y
    connect \S $590
    connect \B 1'x
    connect \A $procmux$13284_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13284
    parameter \WIDTH 1
    connect \Y $procmux$13284_Y
    connect \S $593y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13282
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$596
    connect \S $585
    connect \B 2'x
    connect \A $procmux$13280_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13280
    parameter \WIDTH 2
    connect \Y $procmux$13280_Y
    connect \S $590
    connect \B 2'x
    connect \A $procmux$13278_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13278
    parameter \WIDTH 2
    connect \Y $procmux$13278_Y
    connect \S $595
    connect \B $$root.ternary_pkg.t_max.t_max$594
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13269_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13269_CMP
    connect \B 2'10
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13268_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13268_CMP
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13267_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13267_CMP
    connect \B 2'01
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13266
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [23:22]
    connect \S { $procmux$13269_CMP $procmux$13268_CMP $procmux$13267_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13259
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$609
    connect \S $608y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13257
    parameter \WIDTH 1
    connect \Y $610
    connect \S $608y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13255
    parameter \WIDTH 2
    connect \Y \min_result [23:22]
    connect \S $610
    connect \B $$root.ternary_pkg.t_min.t_min$609
    connect \A $$root.ternary_pkg.t_min.t_min$623
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13247
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$614
    connect \S $610
    connect \B 2'x
    connect \A $procmux$13245_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13245
    parameter \WIDTH 2
    connect \Y $procmux$13245_Y
    connect \S $613y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$609
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13243
    parameter \WIDTH 1
    connect \Y $615
    connect \S $610
    connect \B 1'x
    connect \A $procmux$13241_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13241
    parameter \WIDTH 1
    connect \Y $procmux$13241_Y
    connect \S $613y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13239
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$623
    connect \S $610
    connect \B 2'x
    connect \A $procmux$13237_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13237
    parameter \WIDTH 2
    connect \Y $procmux$13237_Y
    connect \S $615
    connect \B $$root.ternary_pkg.t_min.t_min$614
    connect \A $$root.ternary_pkg.t_min.t_min$621
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13227
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$619
    connect \S $610
    connect \B 2'x
    connect \A $procmux$13225_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13225
    parameter \WIDTH 2
    connect \Y $procmux$13225_Y
    connect \S $615
    connect \B 2'x
    connect \A $procmux$13223_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13223
    parameter \WIDTH 2
    connect \Y $procmux$13223_Y
    connect \S $618y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$614
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13221
    parameter \WIDTH 1
    connect \Y $620
    connect \S $610
    connect \B 1'x
    connect \A $procmux$13219_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13219
    parameter \WIDTH 1
    connect \Y $procmux$13219_Y
    connect \S $615
    connect \B 1'x
    connect \A $procmux$13217_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13217
    parameter \WIDTH 1
    connect \Y $procmux$13217_Y
    connect \S $618y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13215
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$621
    connect \S $610
    connect \B 2'x
    connect \A $procmux$13213_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13213
    parameter \WIDTH 2
    connect \Y $procmux$13213_Y
    connect \S $615
    connect \B 2'x
    connect \A $procmux$13211_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13211
    parameter \WIDTH 2
    connect \Y $procmux$13211_Y
    connect \S $620
    connect \B $$root.ternary_pkg.t_min.t_min$619
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13201
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$631
    connect \S $630y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13199
    parameter \WIDTH 1
    connect \Y $632
    connect \S $630y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13197
    parameter \WIDTH 2
    connect \Y \max_result [23:22]
    connect \S $632
    connect \B $$root.ternary_pkg.t_max.t_max$631
    connect \A $$root.ternary_pkg.t_max.t_max$645
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13189
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$636
    connect \S $632
    connect \B 2'x
    connect \A $procmux$13187_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13187
    parameter \WIDTH 2
    connect \Y $procmux$13187_Y
    connect \S $635y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$631
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13185
    parameter \WIDTH 1
    connect \Y $637
    connect \S $632
    connect \B 1'x
    connect \A $procmux$13183_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13183
    parameter \WIDTH 1
    connect \Y $procmux$13183_Y
    connect \S $635y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13181
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$645
    connect \S $632
    connect \B 2'x
    connect \A $procmux$13179_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13179
    parameter \WIDTH 2
    connect \Y $procmux$13179_Y
    connect \S $637
    connect \B $$root.ternary_pkg.t_max.t_max$636
    connect \A $$root.ternary_pkg.t_max.t_max$643
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13169
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$641
    connect \S $632
    connect \B 2'x
    connect \A $procmux$13167_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13167
    parameter \WIDTH 2
    connect \Y $procmux$13167_Y
    connect \S $637
    connect \B 2'x
    connect \A $procmux$13165_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13165
    parameter \WIDTH 2
    connect \Y $procmux$13165_Y
    connect \S $640y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$636
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13163
    parameter \WIDTH 1
    connect \Y $642
    connect \S $632
    connect \B 1'x
    connect \A $procmux$13161_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13161
    parameter \WIDTH 1
    connect \Y $procmux$13161_Y
    connect \S $637
    connect \B 1'x
    connect \A $procmux$13159_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13159
    parameter \WIDTH 1
    connect \Y $procmux$13159_Y
    connect \S $640y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13157
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$643
    connect \S $632
    connect \B 2'x
    connect \A $procmux$13155_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13155
    parameter \WIDTH 2
    connect \Y $procmux$13155_Y
    connect \S $637
    connect \B 2'x
    connect \A $procmux$13153_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13153
    parameter \WIDTH 2
    connect \Y $procmux$13153_Y
    connect \S $642
    connect \B $$root.ternary_pkg.t_max.t_max$641
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13144_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13144_CMP
    connect \B 2'10
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13143_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13143_CMP
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13142_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13142_CMP
    connect \B 2'01
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13141
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [25:24]
    connect \S { $procmux$13144_CMP $procmux$13143_CMP $procmux$13142_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13134
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$656
    connect \S $655y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13132
    parameter \WIDTH 1
    connect \Y $657
    connect \S $655y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13130
    parameter \WIDTH 2
    connect \Y \min_result [25:24]
    connect \S $657
    connect \B $$root.ternary_pkg.t_min.t_min$656
    connect \A $$root.ternary_pkg.t_min.t_min$670
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13122
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$661
    connect \S $657
    connect \B 2'x
    connect \A $procmux$13120_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13120
    parameter \WIDTH 2
    connect \Y $procmux$13120_Y
    connect \S $660y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$656
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13118
    parameter \WIDTH 1
    connect \Y $662
    connect \S $657
    connect \B 1'x
    connect \A $procmux$13116_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13116
    parameter \WIDTH 1
    connect \Y $procmux$13116_Y
    connect \S $660y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13114
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$670
    connect \S $657
    connect \B 2'x
    connect \A $procmux$13112_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13112
    parameter \WIDTH 2
    connect \Y $procmux$13112_Y
    connect \S $662
    connect \B $$root.ternary_pkg.t_min.t_min$661
    connect \A $$root.ternary_pkg.t_min.t_min$668
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13102
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$666
    connect \S $657
    connect \B 2'x
    connect \A $procmux$13100_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13100
    parameter \WIDTH 2
    connect \Y $procmux$13100_Y
    connect \S $662
    connect \B 2'x
    connect \A $procmux$13098_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13098
    parameter \WIDTH 2
    connect \Y $procmux$13098_Y
    connect \S $665y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$661
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13096
    parameter \WIDTH 1
    connect \Y $667
    connect \S $657
    connect \B 1'x
    connect \A $procmux$13094_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13094
    parameter \WIDTH 1
    connect \Y $procmux$13094_Y
    connect \S $662
    connect \B 1'x
    connect \A $procmux$13092_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13092
    parameter \WIDTH 1
    connect \Y $procmux$13092_Y
    connect \S $665y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13090
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$668
    connect \S $657
    connect \B 2'x
    connect \A $procmux$13088_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$13088
    parameter \WIDTH 2
    connect \Y $procmux$13088_Y
    connect \S $662
    connect \B 2'x
    connect \A $procmux$13086_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$13086
    parameter \WIDTH 2
    connect \Y $procmux$13086_Y
    connect \S $667
    connect \B $$root.ternary_pkg.t_min.t_min$666
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13076
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$678
    connect \S $677y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$13074
    parameter \WIDTH 1
    connect \Y $679
    connect \S $677y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13072
    parameter \WIDTH 2
    connect \Y \max_result [25:24]
    connect \S $679
    connect \B $$root.ternary_pkg.t_max.t_max$678
    connect \A $$root.ternary_pkg.t_max.t_max$692
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13064
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$683
    connect \S $679
    connect \B 2'x
    connect \A $procmux$13062_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13062
    parameter \WIDTH 2
    connect \Y $procmux$13062_Y
    connect \S $682y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$678
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13060
    parameter \WIDTH 1
    connect \Y $684
    connect \S $679
    connect \B 1'x
    connect \A $procmux$13058_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13058
    parameter \WIDTH 1
    connect \Y $procmux$13058_Y
    connect \S $682y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13056
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$692
    connect \S $679
    connect \B 2'x
    connect \A $procmux$13054_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13054
    parameter \WIDTH 2
    connect \Y $procmux$13054_Y
    connect \S $684
    connect \B $$root.ternary_pkg.t_max.t_max$683
    connect \A $$root.ternary_pkg.t_max.t_max$690
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13044
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$688
    connect \S $679
    connect \B 2'x
    connect \A $procmux$13042_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13042
    parameter \WIDTH 2
    connect \Y $procmux$13042_Y
    connect \S $684
    connect \B 2'x
    connect \A $procmux$13040_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13040
    parameter \WIDTH 2
    connect \Y $procmux$13040_Y
    connect \S $687y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$683
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13038
    parameter \WIDTH 1
    connect \Y $689
    connect \S $679
    connect \B 1'x
    connect \A $procmux$13036_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13036
    parameter \WIDTH 1
    connect \Y $procmux$13036_Y
    connect \S $684
    connect \B 1'x
    connect \A $procmux$13034_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13034
    parameter \WIDTH 1
    connect \Y $procmux$13034_Y
    connect \S $687y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$13032
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$690
    connect \S $679
    connect \B 2'x
    connect \A $procmux$13030_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$13030
    parameter \WIDTH 2
    connect \Y $procmux$13030_Y
    connect \S $684
    connect \B 2'x
    connect \A $procmux$13028_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$13028
    parameter \WIDTH 2
    connect \Y $procmux$13028_Y
    connect \S $689
    connect \B $$root.ternary_pkg.t_max.t_max$688
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13019_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13019_CMP
    connect \B 2'10
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$13018_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13018_CMP
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$13017_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$13017_CMP
    connect \B 2'01
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$13016
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [27:26]
    connect \S { $procmux$13019_CMP $procmux$13018_CMP $procmux$13017_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13009
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$703
    connect \S $702y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$13007
    parameter \WIDTH 1
    connect \Y $704
    connect \S $702y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$13005
    parameter \WIDTH 2
    connect \Y \min_result [27:26]
    connect \S $704
    connect \B $$root.ternary_pkg.t_min.t_min$703
    connect \A $$root.ternary_pkg.t_min.t_min$717
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12997
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$708
    connect \S $704
    connect \B 2'x
    connect \A $procmux$12995_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12995
    parameter \WIDTH 2
    connect \Y $procmux$12995_Y
    connect \S $707y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$703
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12993
    parameter \WIDTH 1
    connect \Y $709
    connect \S $704
    connect \B 1'x
    connect \A $procmux$12991_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12991
    parameter \WIDTH 1
    connect \Y $procmux$12991_Y
    connect \S $707y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12989
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$717
    connect \S $704
    connect \B 2'x
    connect \A $procmux$12987_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12987
    parameter \WIDTH 2
    connect \Y $procmux$12987_Y
    connect \S $709
    connect \B $$root.ternary_pkg.t_min.t_min$708
    connect \A $$root.ternary_pkg.t_min.t_min$715
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12977
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$713
    connect \S $704
    connect \B 2'x
    connect \A $procmux$12975_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12975
    parameter \WIDTH 2
    connect \Y $procmux$12975_Y
    connect \S $709
    connect \B 2'x
    connect \A $procmux$12973_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12973
    parameter \WIDTH 2
    connect \Y $procmux$12973_Y
    connect \S $712y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$708
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12971
    parameter \WIDTH 1
    connect \Y $714
    connect \S $704
    connect \B 1'x
    connect \A $procmux$12969_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12969
    parameter \WIDTH 1
    connect \Y $procmux$12969_Y
    connect \S $709
    connect \B 1'x
    connect \A $procmux$12967_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12967
    parameter \WIDTH 1
    connect \Y $procmux$12967_Y
    connect \S $712y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12965
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$715
    connect \S $704
    connect \B 2'x
    connect \A $procmux$12963_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12963
    parameter \WIDTH 2
    connect \Y $procmux$12963_Y
    connect \S $709
    connect \B 2'x
    connect \A $procmux$12961_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12961
    parameter \WIDTH 2
    connect \Y $procmux$12961_Y
    connect \S $714
    connect \B $$root.ternary_pkg.t_min.t_min$713
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12951
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$725
    connect \S $724y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12949
    parameter \WIDTH 1
    connect \Y $726
    connect \S $724y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12947
    parameter \WIDTH 2
    connect \Y \max_result [27:26]
    connect \S $726
    connect \B $$root.ternary_pkg.t_max.t_max$725
    connect \A $$root.ternary_pkg.t_max.t_max$739
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12939
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$730
    connect \S $726
    connect \B 2'x
    connect \A $procmux$12937_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12937
    parameter \WIDTH 2
    connect \Y $procmux$12937_Y
    connect \S $729y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$725
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12935
    parameter \WIDTH 1
    connect \Y $731
    connect \S $726
    connect \B 1'x
    connect \A $procmux$12933_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12933
    parameter \WIDTH 1
    connect \Y $procmux$12933_Y
    connect \S $729y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12931
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$739
    connect \S $726
    connect \B 2'x
    connect \A $procmux$12929_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12929
    parameter \WIDTH 2
    connect \Y $procmux$12929_Y
    connect \S $731
    connect \B $$root.ternary_pkg.t_max.t_max$730
    connect \A $$root.ternary_pkg.t_max.t_max$737
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12919
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$735
    connect \S $726
    connect \B 2'x
    connect \A $procmux$12917_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12917
    parameter \WIDTH 2
    connect \Y $procmux$12917_Y
    connect \S $731
    connect \B 2'x
    connect \A $procmux$12915_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12915
    parameter \WIDTH 2
    connect \Y $procmux$12915_Y
    connect \S $734y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$730
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12913
    parameter \WIDTH 1
    connect \Y $736
    connect \S $726
    connect \B 1'x
    connect \A $procmux$12911_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12911
    parameter \WIDTH 1
    connect \Y $procmux$12911_Y
    connect \S $731
    connect \B 1'x
    connect \A $procmux$12909_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12909
    parameter \WIDTH 1
    connect \Y $procmux$12909_Y
    connect \S $734y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12907
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$737
    connect \S $726
    connect \B 2'x
    connect \A $procmux$12905_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12905
    parameter \WIDTH 2
    connect \Y $procmux$12905_Y
    connect \S $731
    connect \B 2'x
    connect \A $procmux$12903_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12903
    parameter \WIDTH 2
    connect \Y $procmux$12903_Y
    connect \S $736
    connect \B $$root.ternary_pkg.t_max.t_max$735
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12894_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12894_CMP
    connect \B 2'10
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12893_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12893_CMP
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12892_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12892_CMP
    connect \B 2'01
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12891
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [29:28]
    connect \S { $procmux$12894_CMP $procmux$12893_CMP $procmux$12892_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12884
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$750
    connect \S $749y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12882
    parameter \WIDTH 1
    connect \Y $751
    connect \S $749y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12880
    parameter \WIDTH 2
    connect \Y \min_result [29:28]
    connect \S $751
    connect \B $$root.ternary_pkg.t_min.t_min$750
    connect \A $$root.ternary_pkg.t_min.t_min$764
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12872
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$755
    connect \S $751
    connect \B 2'x
    connect \A $procmux$12870_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12870
    parameter \WIDTH 2
    connect \Y $procmux$12870_Y
    connect \S $754y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$750
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12868
    parameter \WIDTH 1
    connect \Y $756
    connect \S $751
    connect \B 1'x
    connect \A $procmux$12866_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12866
    parameter \WIDTH 1
    connect \Y $procmux$12866_Y
    connect \S $754y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12864
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$764
    connect \S $751
    connect \B 2'x
    connect \A $procmux$12862_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12862
    parameter \WIDTH 2
    connect \Y $procmux$12862_Y
    connect \S $756
    connect \B $$root.ternary_pkg.t_min.t_min$755
    connect \A $$root.ternary_pkg.t_min.t_min$762
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12852
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$760
    connect \S $751
    connect \B 2'x
    connect \A $procmux$12850_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12850
    parameter \WIDTH 2
    connect \Y $procmux$12850_Y
    connect \S $756
    connect \B 2'x
    connect \A $procmux$12848_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12848
    parameter \WIDTH 2
    connect \Y $procmux$12848_Y
    connect \S $759y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$755
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12846
    parameter \WIDTH 1
    connect \Y $761
    connect \S $751
    connect \B 1'x
    connect \A $procmux$12844_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12844
    parameter \WIDTH 1
    connect \Y $procmux$12844_Y
    connect \S $756
    connect \B 1'x
    connect \A $procmux$12842_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12842
    parameter \WIDTH 1
    connect \Y $procmux$12842_Y
    connect \S $759y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12840
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$762
    connect \S $751
    connect \B 2'x
    connect \A $procmux$12838_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12838
    parameter \WIDTH 2
    connect \Y $procmux$12838_Y
    connect \S $756
    connect \B 2'x
    connect \A $procmux$12836_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12836
    parameter \WIDTH 2
    connect \Y $procmux$12836_Y
    connect \S $761
    connect \B $$root.ternary_pkg.t_min.t_min$760
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12826
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$772
    connect \S $771y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12824
    parameter \WIDTH 1
    connect \Y $773
    connect \S $771y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12822
    parameter \WIDTH 2
    connect \Y \max_result [29:28]
    connect \S $773
    connect \B $$root.ternary_pkg.t_max.t_max$772
    connect \A $$root.ternary_pkg.t_max.t_max$786
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12814
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$777
    connect \S $773
    connect \B 2'x
    connect \A $procmux$12812_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12812
    parameter \WIDTH 2
    connect \Y $procmux$12812_Y
    connect \S $776y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$772
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12810
    parameter \WIDTH 1
    connect \Y $778
    connect \S $773
    connect \B 1'x
    connect \A $procmux$12808_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12808
    parameter \WIDTH 1
    connect \Y $procmux$12808_Y
    connect \S $776y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12806
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$786
    connect \S $773
    connect \B 2'x
    connect \A $procmux$12804_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12804
    parameter \WIDTH 2
    connect \Y $procmux$12804_Y
    connect \S $778
    connect \B $$root.ternary_pkg.t_max.t_max$777
    connect \A $$root.ternary_pkg.t_max.t_max$784
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12794
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$782
    connect \S $773
    connect \B 2'x
    connect \A $procmux$12792_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12792
    parameter \WIDTH 2
    connect \Y $procmux$12792_Y
    connect \S $778
    connect \B 2'x
    connect \A $procmux$12790_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12790
    parameter \WIDTH 2
    connect \Y $procmux$12790_Y
    connect \S $781y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$777
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12788
    parameter \WIDTH 1
    connect \Y $783
    connect \S $773
    connect \B 1'x
    connect \A $procmux$12786_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12786
    parameter \WIDTH 1
    connect \Y $procmux$12786_Y
    connect \S $778
    connect \B 1'x
    connect \A $procmux$12784_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12784
    parameter \WIDTH 1
    connect \Y $procmux$12784_Y
    connect \S $781y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12782
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$784
    connect \S $773
    connect \B 2'x
    connect \A $procmux$12780_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12780
    parameter \WIDTH 2
    connect \Y $procmux$12780_Y
    connect \S $778
    connect \B 2'x
    connect \A $procmux$12778_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12778
    parameter \WIDTH 2
    connect \Y $procmux$12778_Y
    connect \S $783
    connect \B $$root.ternary_pkg.t_max.t_max$782
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12769_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12769_CMP
    connect \B 2'10
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12768_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12768_CMP
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12767_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12767_CMP
    connect \B 2'01
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12766
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [31:30]
    connect \S { $procmux$12769_CMP $procmux$12768_CMP $procmux$12767_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12759
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$797
    connect \S $796y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12757
    parameter \WIDTH 1
    connect \Y $798
    connect \S $796y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12755
    parameter \WIDTH 2
    connect \Y \min_result [31:30]
    connect \S $798
    connect \B $$root.ternary_pkg.t_min.t_min$797
    connect \A $$root.ternary_pkg.t_min.t_min$811
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12747
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$802
    connect \S $798
    connect \B 2'x
    connect \A $procmux$12745_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12745
    parameter \WIDTH 2
    connect \Y $procmux$12745_Y
    connect \S $801y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$797
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12743
    parameter \WIDTH 1
    connect \Y $803
    connect \S $798
    connect \B 1'x
    connect \A $procmux$12741_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12741
    parameter \WIDTH 1
    connect \Y $procmux$12741_Y
    connect \S $801y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12739
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$811
    connect \S $798
    connect \B 2'x
    connect \A $procmux$12737_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12737
    parameter \WIDTH 2
    connect \Y $procmux$12737_Y
    connect \S $803
    connect \B $$root.ternary_pkg.t_min.t_min$802
    connect \A $$root.ternary_pkg.t_min.t_min$809
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12727
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$807
    connect \S $798
    connect \B 2'x
    connect \A $procmux$12725_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12725
    parameter \WIDTH 2
    connect \Y $procmux$12725_Y
    connect \S $803
    connect \B 2'x
    connect \A $procmux$12723_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12723
    parameter \WIDTH 2
    connect \Y $procmux$12723_Y
    connect \S $806y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$802
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12721
    parameter \WIDTH 1
    connect \Y $808
    connect \S $798
    connect \B 1'x
    connect \A $procmux$12719_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12719
    parameter \WIDTH 1
    connect \Y $procmux$12719_Y
    connect \S $803
    connect \B 1'x
    connect \A $procmux$12717_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12717
    parameter \WIDTH 1
    connect \Y $procmux$12717_Y
    connect \S $806y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12715
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$809
    connect \S $798
    connect \B 2'x
    connect \A $procmux$12713_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12713
    parameter \WIDTH 2
    connect \Y $procmux$12713_Y
    connect \S $803
    connect \B 2'x
    connect \A $procmux$12711_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12711
    parameter \WIDTH 2
    connect \Y $procmux$12711_Y
    connect \S $808
    connect \B $$root.ternary_pkg.t_min.t_min$807
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12701
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$819
    connect \S $818y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12699
    parameter \WIDTH 1
    connect \Y $820
    connect \S $818y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12697
    parameter \WIDTH 2
    connect \Y \max_result [31:30]
    connect \S $820
    connect \B $$root.ternary_pkg.t_max.t_max$819
    connect \A $$root.ternary_pkg.t_max.t_max$833
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12689
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$824
    connect \S $820
    connect \B 2'x
    connect \A $procmux$12687_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12687
    parameter \WIDTH 2
    connect \Y $procmux$12687_Y
    connect \S $823y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$819
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12685
    parameter \WIDTH 1
    connect \Y $825
    connect \S $820
    connect \B 1'x
    connect \A $procmux$12683_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12683
    parameter \WIDTH 1
    connect \Y $procmux$12683_Y
    connect \S $823y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12681
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$833
    connect \S $820
    connect \B 2'x
    connect \A $procmux$12679_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12679
    parameter \WIDTH 2
    connect \Y $procmux$12679_Y
    connect \S $825
    connect \B $$root.ternary_pkg.t_max.t_max$824
    connect \A $$root.ternary_pkg.t_max.t_max$831
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12669
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$829
    connect \S $820
    connect \B 2'x
    connect \A $procmux$12667_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12667
    parameter \WIDTH 2
    connect \Y $procmux$12667_Y
    connect \S $825
    connect \B 2'x
    connect \A $procmux$12665_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12665
    parameter \WIDTH 2
    connect \Y $procmux$12665_Y
    connect \S $828y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$824
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12663
    parameter \WIDTH 1
    connect \Y $830
    connect \S $820
    connect \B 1'x
    connect \A $procmux$12661_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12661
    parameter \WIDTH 1
    connect \Y $procmux$12661_Y
    connect \S $825
    connect \B 1'x
    connect \A $procmux$12659_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12659
    parameter \WIDTH 1
    connect \Y $procmux$12659_Y
    connect \S $828y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12657
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$831
    connect \S $820
    connect \B 2'x
    connect \A $procmux$12655_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12655
    parameter \WIDTH 2
    connect \Y $procmux$12655_Y
    connect \S $825
    connect \B 2'x
    connect \A $procmux$12653_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12653
    parameter \WIDTH 2
    connect \Y $procmux$12653_Y
    connect \S $830
    connect \B $$root.ternary_pkg.t_max.t_max$829
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12644_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12644_CMP
    connect \B 2'10
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12643_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12643_CMP
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12642_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12642_CMP
    connect \B 2'01
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12641
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [33:32]
    connect \S { $procmux$12644_CMP $procmux$12643_CMP $procmux$12642_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12634
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$844
    connect \S $843y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12632
    parameter \WIDTH 1
    connect \Y $845
    connect \S $843y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12630
    parameter \WIDTH 2
    connect \Y \min_result [33:32]
    connect \S $845
    connect \B $$root.ternary_pkg.t_min.t_min$844
    connect \A $$root.ternary_pkg.t_min.t_min$858
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12622
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$849
    connect \S $845
    connect \B 2'x
    connect \A $procmux$12620_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12620
    parameter \WIDTH 2
    connect \Y $procmux$12620_Y
    connect \S $848y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$844
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12618
    parameter \WIDTH 1
    connect \Y $850
    connect \S $845
    connect \B 1'x
    connect \A $procmux$12616_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12616
    parameter \WIDTH 1
    connect \Y $procmux$12616_Y
    connect \S $848y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12614
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$858
    connect \S $845
    connect \B 2'x
    connect \A $procmux$12612_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12612
    parameter \WIDTH 2
    connect \Y $procmux$12612_Y
    connect \S $850
    connect \B $$root.ternary_pkg.t_min.t_min$849
    connect \A $$root.ternary_pkg.t_min.t_min$856
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12602
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$854
    connect \S $845
    connect \B 2'x
    connect \A $procmux$12600_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12600
    parameter \WIDTH 2
    connect \Y $procmux$12600_Y
    connect \S $850
    connect \B 2'x
    connect \A $procmux$12598_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12598
    parameter \WIDTH 2
    connect \Y $procmux$12598_Y
    connect \S $853y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$849
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12596
    parameter \WIDTH 1
    connect \Y $855
    connect \S $845
    connect \B 1'x
    connect \A $procmux$12594_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12594
    parameter \WIDTH 1
    connect \Y $procmux$12594_Y
    connect \S $850
    connect \B 1'x
    connect \A $procmux$12592_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12592
    parameter \WIDTH 1
    connect \Y $procmux$12592_Y
    connect \S $853y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12590
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$856
    connect \S $845
    connect \B 2'x
    connect \A $procmux$12588_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12588
    parameter \WIDTH 2
    connect \Y $procmux$12588_Y
    connect \S $850
    connect \B 2'x
    connect \A $procmux$12586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12586
    parameter \WIDTH 2
    connect \Y $procmux$12586_Y
    connect \S $855
    connect \B $$root.ternary_pkg.t_min.t_min$854
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12576
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$866
    connect \S $865y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12574
    parameter \WIDTH 1
    connect \Y $867
    connect \S $865y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12572
    parameter \WIDTH 2
    connect \Y \max_result [33:32]
    connect \S $867
    connect \B $$root.ternary_pkg.t_max.t_max$866
    connect \A $$root.ternary_pkg.t_max.t_max$880
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12564
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$871
    connect \S $867
    connect \B 2'x
    connect \A $procmux$12562_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12562
    parameter \WIDTH 2
    connect \Y $procmux$12562_Y
    connect \S $870y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$866
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12560
    parameter \WIDTH 1
    connect \Y $872
    connect \S $867
    connect \B 1'x
    connect \A $procmux$12558_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12558
    parameter \WIDTH 1
    connect \Y $procmux$12558_Y
    connect \S $870y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12556
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$880
    connect \S $867
    connect \B 2'x
    connect \A $procmux$12554_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12554
    parameter \WIDTH 2
    connect \Y $procmux$12554_Y
    connect \S $872
    connect \B $$root.ternary_pkg.t_max.t_max$871
    connect \A $$root.ternary_pkg.t_max.t_max$878
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12544
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$876
    connect \S $867
    connect \B 2'x
    connect \A $procmux$12542_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12542
    parameter \WIDTH 2
    connect \Y $procmux$12542_Y
    connect \S $872
    connect \B 2'x
    connect \A $procmux$12540_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12540
    parameter \WIDTH 2
    connect \Y $procmux$12540_Y
    connect \S $875y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$871
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12538
    parameter \WIDTH 1
    connect \Y $877
    connect \S $867
    connect \B 1'x
    connect \A $procmux$12536_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12536
    parameter \WIDTH 1
    connect \Y $procmux$12536_Y
    connect \S $872
    connect \B 1'x
    connect \A $procmux$12534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12534
    parameter \WIDTH 1
    connect \Y $procmux$12534_Y
    connect \S $875y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12532
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$878
    connect \S $867
    connect \B 2'x
    connect \A $procmux$12530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12530
    parameter \WIDTH 2
    connect \Y $procmux$12530_Y
    connect \S $872
    connect \B 2'x
    connect \A $procmux$12528_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12528
    parameter \WIDTH 2
    connect \Y $procmux$12528_Y
    connect \S $877
    connect \B $$root.ternary_pkg.t_max.t_max$876
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12519_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12519_CMP
    connect \B 2'10
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12518_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12518_CMP
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12517_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12517_CMP
    connect \B 2'01
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12516
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [35:34]
    connect \S { $procmux$12519_CMP $procmux$12518_CMP $procmux$12517_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12509
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$891
    connect \S $890y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12507
    parameter \WIDTH 1
    connect \Y $892
    connect \S $890y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12505
    parameter \WIDTH 2
    connect \Y \min_result [35:34]
    connect \S $892
    connect \B $$root.ternary_pkg.t_min.t_min$891
    connect \A $$root.ternary_pkg.t_min.t_min$905
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12497
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$896
    connect \S $892
    connect \B 2'x
    connect \A $procmux$12495_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12495
    parameter \WIDTH 2
    connect \Y $procmux$12495_Y
    connect \S $895y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$891
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12493
    parameter \WIDTH 1
    connect \Y $897
    connect \S $892
    connect \B 1'x
    connect \A $procmux$12491_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12491
    parameter \WIDTH 1
    connect \Y $procmux$12491_Y
    connect \S $895y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12489
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$905
    connect \S $892
    connect \B 2'x
    connect \A $procmux$12487_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12487
    parameter \WIDTH 2
    connect \Y $procmux$12487_Y
    connect \S $897
    connect \B $$root.ternary_pkg.t_min.t_min$896
    connect \A $$root.ternary_pkg.t_min.t_min$903
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12477
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$901
    connect \S $892
    connect \B 2'x
    connect \A $procmux$12475_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12475
    parameter \WIDTH 2
    connect \Y $procmux$12475_Y
    connect \S $897
    connect \B 2'x
    connect \A $procmux$12473_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12473
    parameter \WIDTH 2
    connect \Y $procmux$12473_Y
    connect \S $900y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$896
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12471
    parameter \WIDTH 1
    connect \Y $902
    connect \S $892
    connect \B 1'x
    connect \A $procmux$12469_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12469
    parameter \WIDTH 1
    connect \Y $procmux$12469_Y
    connect \S $897
    connect \B 1'x
    connect \A $procmux$12467_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12467
    parameter \WIDTH 1
    connect \Y $procmux$12467_Y
    connect \S $900y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12465
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$903
    connect \S $892
    connect \B 2'x
    connect \A $procmux$12463_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12463
    parameter \WIDTH 2
    connect \Y $procmux$12463_Y
    connect \S $897
    connect \B 2'x
    connect \A $procmux$12461_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12461
    parameter \WIDTH 2
    connect \Y $procmux$12461_Y
    connect \S $902
    connect \B $$root.ternary_pkg.t_min.t_min$901
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12451
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$913
    connect \S $912y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12449
    parameter \WIDTH 1
    connect \Y $914
    connect \S $912y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12447
    parameter \WIDTH 2
    connect \Y \max_result [35:34]
    connect \S $914
    connect \B $$root.ternary_pkg.t_max.t_max$913
    connect \A $$root.ternary_pkg.t_max.t_max$927
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12439
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$918
    connect \S $914
    connect \B 2'x
    connect \A $procmux$12437_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12437
    parameter \WIDTH 2
    connect \Y $procmux$12437_Y
    connect \S $917y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$913
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12435
    parameter \WIDTH 1
    connect \Y $919
    connect \S $914
    connect \B 1'x
    connect \A $procmux$12433_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12433
    parameter \WIDTH 1
    connect \Y $procmux$12433_Y
    connect \S $917y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12431
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$927
    connect \S $914
    connect \B 2'x
    connect \A $procmux$12429_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12429
    parameter \WIDTH 2
    connect \Y $procmux$12429_Y
    connect \S $919
    connect \B $$root.ternary_pkg.t_max.t_max$918
    connect \A $$root.ternary_pkg.t_max.t_max$925
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12419
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$923
    connect \S $914
    connect \B 2'x
    connect \A $procmux$12417_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12417
    parameter \WIDTH 2
    connect \Y $procmux$12417_Y
    connect \S $919
    connect \B 2'x
    connect \A $procmux$12415_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12415
    parameter \WIDTH 2
    connect \Y $procmux$12415_Y
    connect \S $922y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$918
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12413
    parameter \WIDTH 1
    connect \Y $924
    connect \S $914
    connect \B 1'x
    connect \A $procmux$12411_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12411
    parameter \WIDTH 1
    connect \Y $procmux$12411_Y
    connect \S $919
    connect \B 1'x
    connect \A $procmux$12409_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12409
    parameter \WIDTH 1
    connect \Y $procmux$12409_Y
    connect \S $922y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12407
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$925
    connect \S $914
    connect \B 2'x
    connect \A $procmux$12405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12405
    parameter \WIDTH 2
    connect \Y $procmux$12405_Y
    connect \S $919
    connect \B 2'x
    connect \A $procmux$12403_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12403
    parameter \WIDTH 2
    connect \Y $procmux$12403_Y
    connect \S $924
    connect \B $$root.ternary_pkg.t_max.t_max$923
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12394_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12394_CMP
    connect \B 2'10
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12393_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12393_CMP
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12392_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12392_CMP
    connect \B 2'01
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12391
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [37:36]
    connect \S { $procmux$12394_CMP $procmux$12393_CMP $procmux$12392_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12384
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$938
    connect \S $937y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12382
    parameter \WIDTH 1
    connect \Y $939
    connect \S $937y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12380
    parameter \WIDTH 2
    connect \Y \min_result [37:36]
    connect \S $939
    connect \B $$root.ternary_pkg.t_min.t_min$938
    connect \A $$root.ternary_pkg.t_min.t_min$952
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12372
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$943
    connect \S $939
    connect \B 2'x
    connect \A $procmux$12370_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12370
    parameter \WIDTH 2
    connect \Y $procmux$12370_Y
    connect \S $942y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$938
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12368
    parameter \WIDTH 1
    connect \Y $944
    connect \S $939
    connect \B 1'x
    connect \A $procmux$12366_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12366
    parameter \WIDTH 1
    connect \Y $procmux$12366_Y
    connect \S $942y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12364
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$952
    connect \S $939
    connect \B 2'x
    connect \A $procmux$12362_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12362
    parameter \WIDTH 2
    connect \Y $procmux$12362_Y
    connect \S $944
    connect \B $$root.ternary_pkg.t_min.t_min$943
    connect \A $$root.ternary_pkg.t_min.t_min$950
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12352
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$948
    connect \S $939
    connect \B 2'x
    connect \A $procmux$12350_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12350
    parameter \WIDTH 2
    connect \Y $procmux$12350_Y
    connect \S $944
    connect \B 2'x
    connect \A $procmux$12348_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12348
    parameter \WIDTH 2
    connect \Y $procmux$12348_Y
    connect \S $947y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$943
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12346
    parameter \WIDTH 1
    connect \Y $949
    connect \S $939
    connect \B 1'x
    connect \A $procmux$12344_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12344
    parameter \WIDTH 1
    connect \Y $procmux$12344_Y
    connect \S $944
    connect \B 1'x
    connect \A $procmux$12342_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12342
    parameter \WIDTH 1
    connect \Y $procmux$12342_Y
    connect \S $947y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12340
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$950
    connect \S $939
    connect \B 2'x
    connect \A $procmux$12338_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12338
    parameter \WIDTH 2
    connect \Y $procmux$12338_Y
    connect \S $944
    connect \B 2'x
    connect \A $procmux$12336_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12336
    parameter \WIDTH 2
    connect \Y $procmux$12336_Y
    connect \S $949
    connect \B $$root.ternary_pkg.t_min.t_min$948
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12326
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$960
    connect \S $959y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12324
    parameter \WIDTH 1
    connect \Y $961
    connect \S $959y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12322
    parameter \WIDTH 2
    connect \Y \max_result [37:36]
    connect \S $961
    connect \B $$root.ternary_pkg.t_max.t_max$960
    connect \A $$root.ternary_pkg.t_max.t_max$974
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12314
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$965
    connect \S $961
    connect \B 2'x
    connect \A $procmux$12312_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12312
    parameter \WIDTH 2
    connect \Y $procmux$12312_Y
    connect \S $964y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$960
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12310
    parameter \WIDTH 1
    connect \Y $966
    connect \S $961
    connect \B 1'x
    connect \A $procmux$12308_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12308
    parameter \WIDTH 1
    connect \Y $procmux$12308_Y
    connect \S $964y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12306
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$974
    connect \S $961
    connect \B 2'x
    connect \A $procmux$12304_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12304
    parameter \WIDTH 2
    connect \Y $procmux$12304_Y
    connect \S $966
    connect \B $$root.ternary_pkg.t_max.t_max$965
    connect \A $$root.ternary_pkg.t_max.t_max$972
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12294
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$970
    connect \S $961
    connect \B 2'x
    connect \A $procmux$12292_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12292
    parameter \WIDTH 2
    connect \Y $procmux$12292_Y
    connect \S $966
    connect \B 2'x
    connect \A $procmux$12290_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12290
    parameter \WIDTH 2
    connect \Y $procmux$12290_Y
    connect \S $969y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$965
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12288
    parameter \WIDTH 1
    connect \Y $971
    connect \S $961
    connect \B 1'x
    connect \A $procmux$12286_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12286
    parameter \WIDTH 1
    connect \Y $procmux$12286_Y
    connect \S $966
    connect \B 1'x
    connect \A $procmux$12284_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12284
    parameter \WIDTH 1
    connect \Y $procmux$12284_Y
    connect \S $969y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12282
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$972
    connect \S $961
    connect \B 2'x
    connect \A $procmux$12280_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12280
    parameter \WIDTH 2
    connect \Y $procmux$12280_Y
    connect \S $966
    connect \B 2'x
    connect \A $procmux$12278_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12278
    parameter \WIDTH 2
    connect \Y $procmux$12278_Y
    connect \S $971
    connect \B $$root.ternary_pkg.t_max.t_max$970
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12269_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12269_CMP
    connect \B 2'10
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12268_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12268_CMP
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12267_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12267_CMP
    connect \B 2'01
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12266
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [39:38]
    connect \S { $procmux$12269_CMP $procmux$12268_CMP $procmux$12267_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12259
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$985
    connect \S $984y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12257
    parameter \WIDTH 1
    connect \Y $986
    connect \S $984y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12255
    parameter \WIDTH 2
    connect \Y \min_result [39:38]
    connect \S $986
    connect \B $$root.ternary_pkg.t_min.t_min$985
    connect \A $$root.ternary_pkg.t_min.t_min$999
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12247
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$990
    connect \S $986
    connect \B 2'x
    connect \A $procmux$12245_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12245
    parameter \WIDTH 2
    connect \Y $procmux$12245_Y
    connect \S $989y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$985
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12243
    parameter \WIDTH 1
    connect \Y $991
    connect \S $986
    connect \B 1'x
    connect \A $procmux$12241_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12241
    parameter \WIDTH 1
    connect \Y $procmux$12241_Y
    connect \S $989y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12239
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$999
    connect \S $986
    connect \B 2'x
    connect \A $procmux$12237_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12237
    parameter \WIDTH 2
    connect \Y $procmux$12237_Y
    connect \S $991
    connect \B $$root.ternary_pkg.t_min.t_min$990
    connect \A $$root.ternary_pkg.t_min.t_min$997
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12227
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$995
    connect \S $986
    connect \B 2'x
    connect \A $procmux$12225_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12225
    parameter \WIDTH 2
    connect \Y $procmux$12225_Y
    connect \S $991
    connect \B 2'x
    connect \A $procmux$12223_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12223
    parameter \WIDTH 2
    connect \Y $procmux$12223_Y
    connect \S $994y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$990
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12221
    parameter \WIDTH 1
    connect \Y $996
    connect \S $986
    connect \B 1'x
    connect \A $procmux$12219_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12219
    parameter \WIDTH 1
    connect \Y $procmux$12219_Y
    connect \S $991
    connect \B 1'x
    connect \A $procmux$12217_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12217
    parameter \WIDTH 1
    connect \Y $procmux$12217_Y
    connect \S $994y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12215
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$997
    connect \S $986
    connect \B 2'x
    connect \A $procmux$12213_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12213
    parameter \WIDTH 2
    connect \Y $procmux$12213_Y
    connect \S $991
    connect \B 2'x
    connect \A $procmux$12211_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12211
    parameter \WIDTH 2
    connect \Y $procmux$12211_Y
    connect \S $996
    connect \B $$root.ternary_pkg.t_min.t_min$995
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12201
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1007
    connect \S $1006y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12199
    parameter \WIDTH 1
    connect \Y $1008
    connect \S $1006y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12197
    parameter \WIDTH 2
    connect \Y \max_result [39:38]
    connect \S $1008
    connect \B $$root.ternary_pkg.t_max.t_max$1007
    connect \A $$root.ternary_pkg.t_max.t_max$1021
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12189
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1012
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$12187_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12187
    parameter \WIDTH 2
    connect \Y $procmux$12187_Y
    connect \S $1011y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1007
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12185
    parameter \WIDTH 1
    connect \Y $1013
    connect \S $1008
    connect \B 1'x
    connect \A $procmux$12183_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12183
    parameter \WIDTH 1
    connect \Y $procmux$12183_Y
    connect \S $1011y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12181
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1021
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$12179_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12179
    parameter \WIDTH 2
    connect \Y $procmux$12179_Y
    connect \S $1013
    connect \B $$root.ternary_pkg.t_max.t_max$1012
    connect \A $$root.ternary_pkg.t_max.t_max$1019
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12169
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1017
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$12167_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12167
    parameter \WIDTH 2
    connect \Y $procmux$12167_Y
    connect \S $1013
    connect \B 2'x
    connect \A $procmux$12165_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12165
    parameter \WIDTH 2
    connect \Y $procmux$12165_Y
    connect \S $1016y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1012
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12163
    parameter \WIDTH 1
    connect \Y $1018
    connect \S $1008
    connect \B 1'x
    connect \A $procmux$12161_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12161
    parameter \WIDTH 1
    connect \Y $procmux$12161_Y
    connect \S $1013
    connect \B 1'x
    connect \A $procmux$12159_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12159
    parameter \WIDTH 1
    connect \Y $procmux$12159_Y
    connect \S $1016y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12157
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1019
    connect \S $1008
    connect \B 2'x
    connect \A $procmux$12155_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12155
    parameter \WIDTH 2
    connect \Y $procmux$12155_Y
    connect \S $1013
    connect \B 2'x
    connect \A $procmux$12153_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12153
    parameter \WIDTH 2
    connect \Y $procmux$12153_Y
    connect \S $1018
    connect \B $$root.ternary_pkg.t_max.t_max$1017
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12144_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12144_CMP
    connect \B 2'10
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12143_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12143_CMP
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12142_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12142_CMP
    connect \B 2'01
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12141
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [41:40]
    connect \S { $procmux$12144_CMP $procmux$12143_CMP $procmux$12142_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12134
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1032
    connect \S $1031y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12132
    parameter \WIDTH 1
    connect \Y $1033
    connect \S $1031y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12130
    parameter \WIDTH 2
    connect \Y \min_result [41:40]
    connect \S $1033
    connect \B $$root.ternary_pkg.t_min.t_min$1032
    connect \A $$root.ternary_pkg.t_min.t_min$1046
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12122
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1037
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$12120_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12120
    parameter \WIDTH 2
    connect \Y $procmux$12120_Y
    connect \S $1036y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1032
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12118
    parameter \WIDTH 1
    connect \Y $1038
    connect \S $1033
    connect \B 1'x
    connect \A $procmux$12116_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12116
    parameter \WIDTH 1
    connect \Y $procmux$12116_Y
    connect \S $1036y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12114
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1046
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$12112_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12112
    parameter \WIDTH 2
    connect \Y $procmux$12112_Y
    connect \S $1038
    connect \B $$root.ternary_pkg.t_min.t_min$1037
    connect \A $$root.ternary_pkg.t_min.t_min$1044
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12102
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1042
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$12100_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12100
    parameter \WIDTH 2
    connect \Y $procmux$12100_Y
    connect \S $1038
    connect \B 2'x
    connect \A $procmux$12098_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12098
    parameter \WIDTH 2
    connect \Y $procmux$12098_Y
    connect \S $1041y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1037
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12096
    parameter \WIDTH 1
    connect \Y $1043
    connect \S $1033
    connect \B 1'x
    connect \A $procmux$12094_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12094
    parameter \WIDTH 1
    connect \Y $procmux$12094_Y
    connect \S $1038
    connect \B 1'x
    connect \A $procmux$12092_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12092
    parameter \WIDTH 1
    connect \Y $procmux$12092_Y
    connect \S $1041y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12090
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1044
    connect \S $1033
    connect \B 2'x
    connect \A $procmux$12088_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$12088
    parameter \WIDTH 2
    connect \Y $procmux$12088_Y
    connect \S $1038
    connect \B 2'x
    connect \A $procmux$12086_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$12086
    parameter \WIDTH 2
    connect \Y $procmux$12086_Y
    connect \S $1043
    connect \B $$root.ternary_pkg.t_min.t_min$1042
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12076
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1054
    connect \S $1053y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$12074
    parameter \WIDTH 1
    connect \Y $1055
    connect \S $1053y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12072
    parameter \WIDTH 2
    connect \Y \max_result [41:40]
    connect \S $1055
    connect \B $$root.ternary_pkg.t_max.t_max$1054
    connect \A $$root.ternary_pkg.t_max.t_max$1068
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12064
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1059
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$12062_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12062
    parameter \WIDTH 2
    connect \Y $procmux$12062_Y
    connect \S $1058y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1054
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12060
    parameter \WIDTH 1
    connect \Y $1060
    connect \S $1055
    connect \B 1'x
    connect \A $procmux$12058_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12058
    parameter \WIDTH 1
    connect \Y $procmux$12058_Y
    connect \S $1058y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12056
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1068
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$12054_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12054
    parameter \WIDTH 2
    connect \Y $procmux$12054_Y
    connect \S $1060
    connect \B $$root.ternary_pkg.t_max.t_max$1059
    connect \A $$root.ternary_pkg.t_max.t_max$1066
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12044
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1064
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$12042_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12042
    parameter \WIDTH 2
    connect \Y $procmux$12042_Y
    connect \S $1060
    connect \B 2'x
    connect \A $procmux$12040_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12040
    parameter \WIDTH 2
    connect \Y $procmux$12040_Y
    connect \S $1063y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1059
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12038
    parameter \WIDTH 1
    connect \Y $1065
    connect \S $1055
    connect \B 1'x
    connect \A $procmux$12036_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12036
    parameter \WIDTH 1
    connect \Y $procmux$12036_Y
    connect \S $1060
    connect \B 1'x
    connect \A $procmux$12034_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12034
    parameter \WIDTH 1
    connect \Y $procmux$12034_Y
    connect \S $1063y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$12032
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1066
    connect \S $1055
    connect \B 2'x
    connect \A $procmux$12030_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$12030
    parameter \WIDTH 2
    connect \Y $procmux$12030_Y
    connect \S $1060
    connect \B 2'x
    connect \A $procmux$12028_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$12028
    parameter \WIDTH 2
    connect \Y $procmux$12028_Y
    connect \S $1065
    connect \B $$root.ternary_pkg.t_max.t_max$1064
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12019_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12019_CMP
    connect \B 2'10
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$12018_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12018_CMP
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$12017_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$12017_CMP
    connect \B 2'01
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$12016
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [43:42]
    connect \S { $procmux$12019_CMP $procmux$12018_CMP $procmux$12017_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12009
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1079
    connect \S $1078y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$12007
    parameter \WIDTH 1
    connect \Y $1080
    connect \S $1078y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$12005
    parameter \WIDTH 2
    connect \Y \min_result [43:42]
    connect \S $1080
    connect \B $$root.ternary_pkg.t_min.t_min$1079
    connect \A $$root.ternary_pkg.t_min.t_min$1093
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11997
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1084
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$11995_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11995
    parameter \WIDTH 2
    connect \Y $procmux$11995_Y
    connect \S $1083y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1079
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11993
    parameter \WIDTH 1
    connect \Y $1085
    connect \S $1080
    connect \B 1'x
    connect \A $procmux$11991_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11991
    parameter \WIDTH 1
    connect \Y $procmux$11991_Y
    connect \S $1083y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11989
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1093
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$11987_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11987
    parameter \WIDTH 2
    connect \Y $procmux$11987_Y
    connect \S $1085
    connect \B $$root.ternary_pkg.t_min.t_min$1084
    connect \A $$root.ternary_pkg.t_min.t_min$1091
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11977
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1089
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$11975_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11975
    parameter \WIDTH 2
    connect \Y $procmux$11975_Y
    connect \S $1085
    connect \B 2'x
    connect \A $procmux$11973_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11973
    parameter \WIDTH 2
    connect \Y $procmux$11973_Y
    connect \S $1088y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1084
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11971
    parameter \WIDTH 1
    connect \Y $1090
    connect \S $1080
    connect \B 1'x
    connect \A $procmux$11969_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11969
    parameter \WIDTH 1
    connect \Y $procmux$11969_Y
    connect \S $1085
    connect \B 1'x
    connect \A $procmux$11967_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11967
    parameter \WIDTH 1
    connect \Y $procmux$11967_Y
    connect \S $1088y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11965
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1091
    connect \S $1080
    connect \B 2'x
    connect \A $procmux$11963_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11963
    parameter \WIDTH 2
    connect \Y $procmux$11963_Y
    connect \S $1085
    connect \B 2'x
    connect \A $procmux$11961_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$11961
    parameter \WIDTH 2
    connect \Y $procmux$11961_Y
    connect \S $1090
    connect \B $$root.ternary_pkg.t_min.t_min$1089
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11951
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1101
    connect \S $1100y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11949
    parameter \WIDTH 1
    connect \Y $1102
    connect \S $1100y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11947
    parameter \WIDTH 2
    connect \Y \max_result [43:42]
    connect \S $1102
    connect \B $$root.ternary_pkg.t_max.t_max$1101
    connect \A $$root.ternary_pkg.t_max.t_max$1115
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11939
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1106
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$11937_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11937
    parameter \WIDTH 2
    connect \Y $procmux$11937_Y
    connect \S $1105y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1101
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11935
    parameter \WIDTH 1
    connect \Y $1107
    connect \S $1102
    connect \B 1'x
    connect \A $procmux$11933_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11933
    parameter \WIDTH 1
    connect \Y $procmux$11933_Y
    connect \S $1105y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11931
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1115
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$11929_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11929
    parameter \WIDTH 2
    connect \Y $procmux$11929_Y
    connect \S $1107
    connect \B $$root.ternary_pkg.t_max.t_max$1106
    connect \A $$root.ternary_pkg.t_max.t_max$1113
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11919
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1111
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$11917_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11917
    parameter \WIDTH 2
    connect \Y $procmux$11917_Y
    connect \S $1107
    connect \B 2'x
    connect \A $procmux$11915_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11915
    parameter \WIDTH 2
    connect \Y $procmux$11915_Y
    connect \S $1110y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1106
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11913
    parameter \WIDTH 1
    connect \Y $1112
    connect \S $1102
    connect \B 1'x
    connect \A $procmux$11911_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11911
    parameter \WIDTH 1
    connect \Y $procmux$11911_Y
    connect \S $1107
    connect \B 1'x
    connect \A $procmux$11909_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11909
    parameter \WIDTH 1
    connect \Y $procmux$11909_Y
    connect \S $1110y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11907
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1113
    connect \S $1102
    connect \B 2'x
    connect \A $procmux$11905_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11905
    parameter \WIDTH 2
    connect \Y $procmux$11905_Y
    connect \S $1107
    connect \B 2'x
    connect \A $procmux$11903_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$11903
    parameter \WIDTH 2
    connect \Y $procmux$11903_Y
    connect \S $1112
    connect \B $$root.ternary_pkg.t_max.t_max$1111
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11894_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11894_CMP
    connect \B 2'10
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11893_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11893_CMP
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11892_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11892_CMP
    connect \B 2'01
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11891
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [45:44]
    connect \S { $procmux$11894_CMP $procmux$11893_CMP $procmux$11892_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11884
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1126
    connect \S $1125y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11882
    parameter \WIDTH 1
    connect \Y $1127
    connect \S $1125y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11880
    parameter \WIDTH 2
    connect \Y \min_result [45:44]
    connect \S $1127
    connect \B $$root.ternary_pkg.t_min.t_min$1126
    connect \A $$root.ternary_pkg.t_min.t_min$1140
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11872
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1131
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$11870_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11870
    parameter \WIDTH 2
    connect \Y $procmux$11870_Y
    connect \S $1130y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1126
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11868
    parameter \WIDTH 1
    connect \Y $1132
    connect \S $1127
    connect \B 1'x
    connect \A $procmux$11866_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11866
    parameter \WIDTH 1
    connect \Y $procmux$11866_Y
    connect \S $1130y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11864
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1140
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$11862_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11862
    parameter \WIDTH 2
    connect \Y $procmux$11862_Y
    connect \S $1132
    connect \B $$root.ternary_pkg.t_min.t_min$1131
    connect \A $$root.ternary_pkg.t_min.t_min$1138
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11852
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1136
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$11850_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11850
    parameter \WIDTH 2
    connect \Y $procmux$11850_Y
    connect \S $1132
    connect \B 2'x
    connect \A $procmux$11848_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11848
    parameter \WIDTH 2
    connect \Y $procmux$11848_Y
    connect \S $1135y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1131
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11846
    parameter \WIDTH 1
    connect \Y $1137
    connect \S $1127
    connect \B 1'x
    connect \A $procmux$11844_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11844
    parameter \WIDTH 1
    connect \Y $procmux$11844_Y
    connect \S $1132
    connect \B 1'x
    connect \A $procmux$11842_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11842
    parameter \WIDTH 1
    connect \Y $procmux$11842_Y
    connect \S $1135y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11840
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1138
    connect \S $1127
    connect \B 2'x
    connect \A $procmux$11838_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11838
    parameter \WIDTH 2
    connect \Y $procmux$11838_Y
    connect \S $1132
    connect \B 2'x
    connect \A $procmux$11836_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$11836
    parameter \WIDTH 2
    connect \Y $procmux$11836_Y
    connect \S $1137
    connect \B $$root.ternary_pkg.t_min.t_min$1136
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11826
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1148
    connect \S $1147y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11824
    parameter \WIDTH 1
    connect \Y $1149
    connect \S $1147y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11822
    parameter \WIDTH 2
    connect \Y \max_result [45:44]
    connect \S $1149
    connect \B $$root.ternary_pkg.t_max.t_max$1148
    connect \A $$root.ternary_pkg.t_max.t_max$1162
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11814
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1153
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$11812_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11812
    parameter \WIDTH 2
    connect \Y $procmux$11812_Y
    connect \S $1152y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1148
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11810
    parameter \WIDTH 1
    connect \Y $1154
    connect \S $1149
    connect \B 1'x
    connect \A $procmux$11808_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11808
    parameter \WIDTH 1
    connect \Y $procmux$11808_Y
    connect \S $1152y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11806
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1162
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$11804_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11804
    parameter \WIDTH 2
    connect \Y $procmux$11804_Y
    connect \S $1154
    connect \B $$root.ternary_pkg.t_max.t_max$1153
    connect \A $$root.ternary_pkg.t_max.t_max$1160
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11794
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1158
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$11792_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11792
    parameter \WIDTH 2
    connect \Y $procmux$11792_Y
    connect \S $1154
    connect \B 2'x
    connect \A $procmux$11790_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11790
    parameter \WIDTH 2
    connect \Y $procmux$11790_Y
    connect \S $1157y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1153
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11788
    parameter \WIDTH 1
    connect \Y $1159
    connect \S $1149
    connect \B 1'x
    connect \A $procmux$11786_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11786
    parameter \WIDTH 1
    connect \Y $procmux$11786_Y
    connect \S $1154
    connect \B 1'x
    connect \A $procmux$11784_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11784
    parameter \WIDTH 1
    connect \Y $procmux$11784_Y
    connect \S $1157y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11782
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1160
    connect \S $1149
    connect \B 2'x
    connect \A $procmux$11780_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11780
    parameter \WIDTH 2
    connect \Y $procmux$11780_Y
    connect \S $1154
    connect \B 2'x
    connect \A $procmux$11778_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$11778
    parameter \WIDTH 2
    connect \Y $procmux$11778_Y
    connect \S $1159
    connect \B $$root.ternary_pkg.t_max.t_max$1158
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11769_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11769_CMP
    connect \B 2'10
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11768_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11768_CMP
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11767_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11767_CMP
    connect \B 2'01
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11766
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [47:46]
    connect \S { $procmux$11769_CMP $procmux$11768_CMP $procmux$11767_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11759
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1173
    connect \S $1172y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11757
    parameter \WIDTH 1
    connect \Y $1174
    connect \S $1172y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11755
    parameter \WIDTH 2
    connect \Y \min_result [47:46]
    connect \S $1174
    connect \B $$root.ternary_pkg.t_min.t_min$1173
    connect \A $$root.ternary_pkg.t_min.t_min$1187
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11747
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1178
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$11745_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11745
    parameter \WIDTH 2
    connect \Y $procmux$11745_Y
    connect \S $1177y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1173
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11743
    parameter \WIDTH 1
    connect \Y $1179
    connect \S $1174
    connect \B 1'x
    connect \A $procmux$11741_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11741
    parameter \WIDTH 1
    connect \Y $procmux$11741_Y
    connect \S $1177y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11739
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1187
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$11737_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11737
    parameter \WIDTH 2
    connect \Y $procmux$11737_Y
    connect \S $1179
    connect \B $$root.ternary_pkg.t_min.t_min$1178
    connect \A $$root.ternary_pkg.t_min.t_min$1185
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11727
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1183
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$11725_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11725
    parameter \WIDTH 2
    connect \Y $procmux$11725_Y
    connect \S $1179
    connect \B 2'x
    connect \A $procmux$11723_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11723
    parameter \WIDTH 2
    connect \Y $procmux$11723_Y
    connect \S $1182y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1178
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11721
    parameter \WIDTH 1
    connect \Y $1184
    connect \S $1174
    connect \B 1'x
    connect \A $procmux$11719_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11719
    parameter \WIDTH 1
    connect \Y $procmux$11719_Y
    connect \S $1179
    connect \B 1'x
    connect \A $procmux$11717_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11717
    parameter \WIDTH 1
    connect \Y $procmux$11717_Y
    connect \S $1182y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11715
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1185
    connect \S $1174
    connect \B 2'x
    connect \A $procmux$11713_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11713
    parameter \WIDTH 2
    connect \Y $procmux$11713_Y
    connect \S $1179
    connect \B 2'x
    connect \A $procmux$11711_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$11711
    parameter \WIDTH 2
    connect \Y $procmux$11711_Y
    connect \S $1184
    connect \B $$root.ternary_pkg.t_min.t_min$1183
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11701
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1195
    connect \S $1194y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11699
    parameter \WIDTH 1
    connect \Y $1196
    connect \S $1194y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11697
    parameter \WIDTH 2
    connect \Y \max_result [47:46]
    connect \S $1196
    connect \B $$root.ternary_pkg.t_max.t_max$1195
    connect \A $$root.ternary_pkg.t_max.t_max$1209
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11689
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1200
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$11687_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11687
    parameter \WIDTH 2
    connect \Y $procmux$11687_Y
    connect \S $1199y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1195
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11685
    parameter \WIDTH 1
    connect \Y $1201
    connect \S $1196
    connect \B 1'x
    connect \A $procmux$11683_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11683
    parameter \WIDTH 1
    connect \Y $procmux$11683_Y
    connect \S $1199y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11681
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1209
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$11679_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11679
    parameter \WIDTH 2
    connect \Y $procmux$11679_Y
    connect \S $1201
    connect \B $$root.ternary_pkg.t_max.t_max$1200
    connect \A $$root.ternary_pkg.t_max.t_max$1207
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11669
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1205
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$11667_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11667
    parameter \WIDTH 2
    connect \Y $procmux$11667_Y
    connect \S $1201
    connect \B 2'x
    connect \A $procmux$11665_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11665
    parameter \WIDTH 2
    connect \Y $procmux$11665_Y
    connect \S $1204y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1200
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11663
    parameter \WIDTH 1
    connect \Y $1206
    connect \S $1196
    connect \B 1'x
    connect \A $procmux$11661_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11661
    parameter \WIDTH 1
    connect \Y $procmux$11661_Y
    connect \S $1201
    connect \B 1'x
    connect \A $procmux$11659_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11659
    parameter \WIDTH 1
    connect \Y $procmux$11659_Y
    connect \S $1204y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11657
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1207
    connect \S $1196
    connect \B 2'x
    connect \A $procmux$11655_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11655
    parameter \WIDTH 2
    connect \Y $procmux$11655_Y
    connect \S $1201
    connect \B 2'x
    connect \A $procmux$11653_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$11653
    parameter \WIDTH 2
    connect \Y $procmux$11653_Y
    connect \S $1206
    connect \B $$root.ternary_pkg.t_max.t_max$1205
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11644_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11644_CMP
    connect \B 2'10
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11643_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11643_CMP
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11642_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11642_CMP
    connect \B 2'01
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11641
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [49:48]
    connect \S { $procmux$11644_CMP $procmux$11643_CMP $procmux$11642_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11634
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1220
    connect \S $1219y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11632
    parameter \WIDTH 1
    connect \Y $1221
    connect \S $1219y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11630
    parameter \WIDTH 2
    connect \Y \min_result [49:48]
    connect \S $1221
    connect \B $$root.ternary_pkg.t_min.t_min$1220
    connect \A $$root.ternary_pkg.t_min.t_min$1234
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11622
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1225
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$11620_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11620
    parameter \WIDTH 2
    connect \Y $procmux$11620_Y
    connect \S $1224y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1220
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11618
    parameter \WIDTH 1
    connect \Y $1226
    connect \S $1221
    connect \B 1'x
    connect \A $procmux$11616_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11616
    parameter \WIDTH 1
    connect \Y $procmux$11616_Y
    connect \S $1224y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11614
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1234
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$11612_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11612
    parameter \WIDTH 2
    connect \Y $procmux$11612_Y
    connect \S $1226
    connect \B $$root.ternary_pkg.t_min.t_min$1225
    connect \A $$root.ternary_pkg.t_min.t_min$1232
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11602
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1230
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$11600_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11600
    parameter \WIDTH 2
    connect \Y $procmux$11600_Y
    connect \S $1226
    connect \B 2'x
    connect \A $procmux$11598_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11598
    parameter \WIDTH 2
    connect \Y $procmux$11598_Y
    connect \S $1229y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1225
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11596
    parameter \WIDTH 1
    connect \Y $1231
    connect \S $1221
    connect \B 1'x
    connect \A $procmux$11594_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11594
    parameter \WIDTH 1
    connect \Y $procmux$11594_Y
    connect \S $1226
    connect \B 1'x
    connect \A $procmux$11592_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11592
    parameter \WIDTH 1
    connect \Y $procmux$11592_Y
    connect \S $1229y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11590
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1232
    connect \S $1221
    connect \B 2'x
    connect \A $procmux$11588_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11588
    parameter \WIDTH 2
    connect \Y $procmux$11588_Y
    connect \S $1226
    connect \B 2'x
    connect \A $procmux$11586_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$11586
    parameter \WIDTH 2
    connect \Y $procmux$11586_Y
    connect \S $1231
    connect \B $$root.ternary_pkg.t_min.t_min$1230
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11576
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1242
    connect \S $1241y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11574
    parameter \WIDTH 1
    connect \Y $1243
    connect \S $1241y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11572
    parameter \WIDTH 2
    connect \Y \max_result [49:48]
    connect \S $1243
    connect \B $$root.ternary_pkg.t_max.t_max$1242
    connect \A $$root.ternary_pkg.t_max.t_max$1256
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11564
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1247
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$11562_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11562
    parameter \WIDTH 2
    connect \Y $procmux$11562_Y
    connect \S $1246y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1242
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11560
    parameter \WIDTH 1
    connect \Y $1248
    connect \S $1243
    connect \B 1'x
    connect \A $procmux$11558_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11558
    parameter \WIDTH 1
    connect \Y $procmux$11558_Y
    connect \S $1246y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11556
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1256
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$11554_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11554
    parameter \WIDTH 2
    connect \Y $procmux$11554_Y
    connect \S $1248
    connect \B $$root.ternary_pkg.t_max.t_max$1247
    connect \A $$root.ternary_pkg.t_max.t_max$1254
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11544
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1252
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$11542_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11542
    parameter \WIDTH 2
    connect \Y $procmux$11542_Y
    connect \S $1248
    connect \B 2'x
    connect \A $procmux$11540_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11540
    parameter \WIDTH 2
    connect \Y $procmux$11540_Y
    connect \S $1251y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1247
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11538
    parameter \WIDTH 1
    connect \Y $1253
    connect \S $1243
    connect \B 1'x
    connect \A $procmux$11536_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11536
    parameter \WIDTH 1
    connect \Y $procmux$11536_Y
    connect \S $1248
    connect \B 1'x
    connect \A $procmux$11534_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11534
    parameter \WIDTH 1
    connect \Y $procmux$11534_Y
    connect \S $1251y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11532
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1254
    connect \S $1243
    connect \B 2'x
    connect \A $procmux$11530_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11530
    parameter \WIDTH 2
    connect \Y $procmux$11530_Y
    connect \S $1248
    connect \B 2'x
    connect \A $procmux$11528_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$11528
    parameter \WIDTH 2
    connect \Y $procmux$11528_Y
    connect \S $1253
    connect \B $$root.ternary_pkg.t_max.t_max$1252
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11519_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11519_CMP
    connect \B 2'10
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11518_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11518_CMP
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11517_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11517_CMP
    connect \B 2'01
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11516
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [51:50]
    connect \S { $procmux$11519_CMP $procmux$11518_CMP $procmux$11517_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11509
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1267
    connect \S $1266y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11507
    parameter \WIDTH 1
    connect \Y $1268
    connect \S $1266y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11505
    parameter \WIDTH 2
    connect \Y \min_result [51:50]
    connect \S $1268
    connect \B $$root.ternary_pkg.t_min.t_min$1267
    connect \A $$root.ternary_pkg.t_min.t_min$1281
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11497
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1272
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$11495_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11495
    parameter \WIDTH 2
    connect \Y $procmux$11495_Y
    connect \S $1271y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1267
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11493
    parameter \WIDTH 1
    connect \Y $1273
    connect \S $1268
    connect \B 1'x
    connect \A $procmux$11491_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11491
    parameter \WIDTH 1
    connect \Y $procmux$11491_Y
    connect \S $1271y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11489
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1281
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$11487_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11487
    parameter \WIDTH 2
    connect \Y $procmux$11487_Y
    connect \S $1273
    connect \B $$root.ternary_pkg.t_min.t_min$1272
    connect \A $$root.ternary_pkg.t_min.t_min$1279
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11477
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1277
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$11475_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11475
    parameter \WIDTH 2
    connect \Y $procmux$11475_Y
    connect \S $1273
    connect \B 2'x
    connect \A $procmux$11473_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11473
    parameter \WIDTH 2
    connect \Y $procmux$11473_Y
    connect \S $1276y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1272
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11471
    parameter \WIDTH 1
    connect \Y $1278
    connect \S $1268
    connect \B 1'x
    connect \A $procmux$11469_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11469
    parameter \WIDTH 1
    connect \Y $procmux$11469_Y
    connect \S $1273
    connect \B 1'x
    connect \A $procmux$11467_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11467
    parameter \WIDTH 1
    connect \Y $procmux$11467_Y
    connect \S $1276y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11465
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1279
    connect \S $1268
    connect \B 2'x
    connect \A $procmux$11463_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11463
    parameter \WIDTH 2
    connect \Y $procmux$11463_Y
    connect \S $1273
    connect \B 2'x
    connect \A $procmux$11461_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$11461
    parameter \WIDTH 2
    connect \Y $procmux$11461_Y
    connect \S $1278
    connect \B $$root.ternary_pkg.t_min.t_min$1277
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11451
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1289
    connect \S $1288y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11449
    parameter \WIDTH 1
    connect \Y $1290
    connect \S $1288y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11447
    parameter \WIDTH 2
    connect \Y \max_result [51:50]
    connect \S $1290
    connect \B $$root.ternary_pkg.t_max.t_max$1289
    connect \A $$root.ternary_pkg.t_max.t_max$1303
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11439
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1294
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$11437_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11437
    parameter \WIDTH 2
    connect \Y $procmux$11437_Y
    connect \S $1293y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1289
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11435
    parameter \WIDTH 1
    connect \Y $1295
    connect \S $1290
    connect \B 1'x
    connect \A $procmux$11433_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11433
    parameter \WIDTH 1
    connect \Y $procmux$11433_Y
    connect \S $1293y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11431
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1303
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$11429_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11429
    parameter \WIDTH 2
    connect \Y $procmux$11429_Y
    connect \S $1295
    connect \B $$root.ternary_pkg.t_max.t_max$1294
    connect \A $$root.ternary_pkg.t_max.t_max$1301
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11419
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1299
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$11417_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11417
    parameter \WIDTH 2
    connect \Y $procmux$11417_Y
    connect \S $1295
    connect \B 2'x
    connect \A $procmux$11415_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11415
    parameter \WIDTH 2
    connect \Y $procmux$11415_Y
    connect \S $1298y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1294
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11413
    parameter \WIDTH 1
    connect \Y $1300
    connect \S $1290
    connect \B 1'x
    connect \A $procmux$11411_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11411
    parameter \WIDTH 1
    connect \Y $procmux$11411_Y
    connect \S $1295
    connect \B 1'x
    connect \A $procmux$11409_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11409
    parameter \WIDTH 1
    connect \Y $procmux$11409_Y
    connect \S $1298y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11407
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1301
    connect \S $1290
    connect \B 2'x
    connect \A $procmux$11405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11405
    parameter \WIDTH 2
    connect \Y $procmux$11405_Y
    connect \S $1295
    connect \B 2'x
    connect \A $procmux$11403_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$11403
    parameter \WIDTH 2
    connect \Y $procmux$11403_Y
    connect \S $1300
    connect \B $$root.ternary_pkg.t_max.t_max$1299
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:27.18-27.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11394_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11394_CMP
    connect \B 2'10
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:28.18-28.32|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $logic_not $procmux$11393_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11393_CMP
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $eq $procmux$11392_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$11392_CMP
    connect \B 2'01
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:29.18-29.35|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:26.5-31.12"
  attribute \full_case 1
  cell $pmux $procmux$11391
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \neg_result [53:52]
    connect \S { $procmux$11394_CMP $procmux$11393_CMP $procmux$11392_CMP }
    connect \B 6'010010
    connect \A 2'11
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11384
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1314
    connect \S $1313y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.43-36.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.5-36.60"
  cell $mux $procmux$11382
    parameter \WIDTH 1
    connect \Y $1315
    connect \S $1313y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11380
    parameter \WIDTH 2
    connect \Y \min_result [53:52]
    connect \S $1315
    connect \B $$root.ternary_pkg.t_min.t_min$1314
    connect \A $$root.ternary_pkg.t_min.t_min$1328
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11372
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1319
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$11370_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11370
    parameter \WIDTH 2
    connect \Y $procmux$11370_Y
    connect \S $1318y
    connect \B 2'10
    connect \A $$root.ternary_pkg.t_min.t_min$1314
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11368
    parameter \WIDTH 1
    connect \Y $1320
    connect \S $1315
    connect \B 1'x
    connect \A $procmux$11366_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.43-37.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11366
    parameter \WIDTH 1
    connect \Y $procmux$11366_Y
    connect \S $1318y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11364
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1328
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$11362_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11362
    parameter \WIDTH 2
    connect \Y $procmux$11362_Y
    connect \S $1320
    connect \B $$root.ternary_pkg.t_min.t_min$1319
    connect \A $$root.ternary_pkg.t_min.t_min$1326
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11352
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1324
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$11350_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11350
    parameter \WIDTH 2
    connect \Y $procmux$11350_Y
    connect \S $1320
    connect \B 2'x
    connect \A $procmux$11348_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11348
    parameter \WIDTH 2
    connect \Y $procmux$11348_Y
    connect \S $1323y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_min.t_min$1319
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11346
    parameter \WIDTH 1
    connect \Y $1325
    connect \S $1315
    connect \B 1'x
    connect \A $procmux$11344_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11344
    parameter \WIDTH 1
    connect \Y $procmux$11344_Y
    connect \S $1320
    connect \B 1'x
    connect \A $procmux$11342_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.37-38.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11342
    parameter \WIDTH 1
    connect \Y $procmux$11342_Y
    connect \S $1323y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.5-37.60"
  cell $mux $procmux$11340
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_min.t_min$1326
    connect \S $1315
    connect \B 2'x
    connect \A $procmux$11338_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.5-38.51"
  cell $mux $procmux$11338
    parameter \WIDTH 2
    connect \Y $procmux$11338_Y
    connect \S $1320
    connect \B 2'x
    connect \A $procmux$11336_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:39.5-39.22"
  cell $mux $procmux$11336
    parameter \WIDTH 2
    connect \Y $procmux$11336_Y
    connect \S $1325
    connect \B $$root.ternary_pkg.t_min.t_min$1324
    connect \A 2'01
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11326
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1336
    connect \S $1335y
    connect \B 2'11
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.43-44.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.5-44.60"
  cell $mux $procmux$11324
    parameter \WIDTH 1
    connect \Y $1337
    connect \S $1335y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11322
    parameter \WIDTH 2
    connect \Y \max_result [53:52]
    connect \S $1337
    connect \B $$root.ternary_pkg.t_max.t_max$1336
    connect \A $$root.ternary_pkg.t_max.t_max$1350
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11314
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1341
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$11312_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11312
    parameter \WIDTH 2
    connect \Y $procmux$11312_Y
    connect \S $1340y
    connect \B 2'01
    connect \A $$root.ternary_pkg.t_max.t_max$1336
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11310
    parameter \WIDTH 1
    connect \Y $1342
    connect \S $1337
    connect \B 1'x
    connect \A $procmux$11308_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.43-45.60|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11308
    parameter \WIDTH 1
    connect \Y $procmux$11308_Y
    connect \S $1340y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11306
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1350
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$11304_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11304
    parameter \WIDTH 2
    connect \Y $procmux$11304_Y
    connect \S $1342
    connect \B $$root.ternary_pkg.t_max.t_max$1341
    connect \A $$root.ternary_pkg.t_max.t_max$1348
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11294
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1346
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$11292_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11292
    parameter \WIDTH 2
    connect \Y $procmux$11292_Y
    connect \S $1342
    connect \B 2'x
    connect \A $procmux$11290_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11290
    parameter \WIDTH 2
    connect \Y $procmux$11290_Y
    connect \S $1345y
    connect \B 2'00
    connect \A $$root.ternary_pkg.t_max.t_max$1341
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11288
    parameter \WIDTH 1
    connect \Y $1347
    connect \S $1337
    connect \B 1'x
    connect \A $procmux$11286_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11286
    parameter \WIDTH 1
    connect \Y $procmux$11286_Y
    connect \S $1342
    connect \B 1'x
    connect \A $procmux$11284_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.37-46.51|../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11284
    parameter \WIDTH 1
    connect \Y $procmux$11284_Y
    connect \S $1345y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.5-45.60"
  cell $mux $procmux$11282
    parameter \WIDTH 2
    connect \Y $$root.ternary_pkg.t_max.t_max$1348
    connect \S $1337
    connect \B 2'x
    connect \A $procmux$11280_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.5-46.51"
  cell $mux $procmux$11280
    parameter \WIDTH 2
    connect \Y $procmux$11280_Y
    connect \S $1342
    connect \B 2'x
    connect \A $procmux$11278_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:47.5-47.22"
  cell $mux $procmux$11278
    parameter \WIDTH 2
    connect \Y $procmux$11278_Y
    connect \S $1347
    connect \B $$root.ternary_pkg.t_max.t_max$1346
    connect \A 2'10
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:88.15-88.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $logic_not $procmux$11269_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11269_CMP
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:89.15-89.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$11268_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11268_CMP
    connect \B 3'001
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:90.15-90.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$11267_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11267_CMP
    connect \B 3'010
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:91.15-91.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$11266_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11266_CMP
    connect \B 3'011
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:92.15-92.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$11265_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11265_CMP
    connect \B 3'100
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:93.15-93.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$11264_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11264_CMP
    connect \B 3'101
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:94.15-94.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$11263_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11263_CMP
    connect \B 3'110
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:95.15-95.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $eq $procmux$11262_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $procmux$11262_CMP
    connect \B 3'111
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:95.15-95.35|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:87.5-99.12"
  attribute \full_case 1
  cell $pmux $procmux$11261
    parameter \WIDTH 54
    parameter \S_WIDTH 8
    connect \Y \result
    connect \S { $procmux$11269_CMP $procmux$11268_CMP $procmux$11267_CMP $procmux$11266_CMP $procmux$11265_CMP $procmux$11264_CMP $procmux$11263_CMP $procmux$11262_CMP }
    connect \B { 38'00000000000000000000000000000000000000 \add_result [15:0] 38'00000000000000000000000000000000000000 \add_result [15:0] \neg_result \min_result \max_result \a [51:0] 4'0000 \a [53:2] 38'00000000000000000000000000000000000000 \add_result [15:0] }
    connect \A 54'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11259
    parameter \WIDTH 1
    connect \Y $all_zero$1365
    connect \S $1364y
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11257
    parameter \WIDTH 1
    connect \Y $all_zero$1367
    connect \S $1366y
    connect \B 1'0
    connect \A $all_zero$1365
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11254
    parameter \WIDTH 1
    connect \Y $all_zero$1369
    connect \S $1368y
    connect \B 1'0
    connect \A $all_zero$1367
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11251
    parameter \WIDTH 1
    connect \Y $all_zero$1371
    connect \S $1370y
    connect \B 1'0
    connect \A $all_zero$1369
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11248
    parameter \WIDTH 1
    connect \Y $all_zero$1373
    connect \S $1372y
    connect \B 1'0
    connect \A $all_zero$1371
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11245
    parameter \WIDTH 1
    connect \Y $all_zero$1375
    connect \S $1374y
    connect \B 1'0
    connect \A $all_zero$1373
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11242
    parameter \WIDTH 1
    connect \Y $all_zero$1377
    connect \S $1376y
    connect \B 1'0
    connect \A $all_zero$1375
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11239
    parameter \WIDTH 1
    connect \Y $all_zero$1379
    connect \S $1378y
    connect \B 1'0
    connect \A $all_zero$1377
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11236
    parameter \WIDTH 1
    connect \Y $all_zero$1381
    connect \S $1380y
    connect \B 1'0
    connect \A $all_zero$1379
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11233
    parameter \WIDTH 1
    connect \Y $all_zero$1383
    connect \S $1382y
    connect \B 1'0
    connect \A $all_zero$1381
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11230
    parameter \WIDTH 1
    connect \Y $all_zero$1385
    connect \S $1384y
    connect \B 1'0
    connect \A $all_zero$1383
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11227
    parameter \WIDTH 1
    connect \Y $all_zero$1387
    connect \S $1386y
    connect \B 1'0
    connect \A $all_zero$1385
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11224
    parameter \WIDTH 1
    connect \Y $all_zero$1389
    connect \S $1388y
    connect \B 1'0
    connect \A $all_zero$1387
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11221
    parameter \WIDTH 1
    connect \Y $all_zero$1391
    connect \S $1390y
    connect \B 1'0
    connect \A $all_zero$1389
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11218
    parameter \WIDTH 1
    connect \Y $all_zero$1393
    connect \S $1392y
    connect \B 1'0
    connect \A $all_zero$1391
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11215
    parameter \WIDTH 1
    connect \Y $all_zero$1395
    connect \S $1394y
    connect \B 1'0
    connect \A $all_zero$1393
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11212
    parameter \WIDTH 1
    connect \Y $all_zero$1397
    connect \S $1396y
    connect \B 1'0
    connect \A $all_zero$1395
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11209
    parameter \WIDTH 1
    connect \Y $all_zero$1399
    connect \S $1398y
    connect \B 1'0
    connect \A $all_zero$1397
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11206
    parameter \WIDTH 1
    connect \Y $all_zero$1401
    connect \S $1400y
    connect \B 1'0
    connect \A $all_zero$1399
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11203
    parameter \WIDTH 1
    connect \Y $all_zero$1403
    connect \S $1402y
    connect \B 1'0
    connect \A $all_zero$1401
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11200
    parameter \WIDTH 1
    connect \Y $all_zero$1405
    connect \S $1404y
    connect \B 1'0
    connect \A $all_zero$1403
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11197
    parameter \WIDTH 1
    connect \Y $all_zero$1407
    connect \S $1406y
    connect \B 1'0
    connect \A $all_zero$1405
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11194
    parameter \WIDTH 1
    connect \Y $all_zero$1409
    connect \S $1408y
    connect \B 1'0
    connect \A $all_zero$1407
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11191
    parameter \WIDTH 1
    connect \Y $all_zero$1411
    connect \S $1410y
    connect \B 1'0
    connect \A $all_zero$1409
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11188
    parameter \WIDTH 1
    connect \Y $all_zero$1413
    connect \S $1412y
    connect \B 1'0
    connect \A $all_zero$1411
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11185
    parameter \WIDTH 1
    connect \Y $all_zero$1415
    connect \S $1414y
    connect \B 1'0
    connect \A $all_zero$1413
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.32-110.48|../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.7-110.48"
  cell $mux $procmux$11182
    parameter \WIDTH 1
    connect \Y \zero_flag
    connect \S $1416y
    connect \B 1'0
    connect \A $all_zero$1415
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $994
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $994y
    connect \B $993y
    connect \A $992y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $993
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $993y
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $992
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $992y
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $99
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $99y
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $989
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $989y
    connect \B $988y
    connect \A $987y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $988
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $988y
    connect \B 2'10
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $987
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $987y
    connect \B 2'10
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $984
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $984y
    connect \B $983y
    connect \A $982y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $983
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $983y
    connect \B 2'11
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $982
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $982y
    connect \B 2'11
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $969
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $969y
    connect \B $968y
    connect \A $967y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $968
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $968y
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $967
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $967y
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $964
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $964y
    connect \B $963y
    connect \A $962y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $963
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $963y
    connect \B 2'01
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $962
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $962y
    connect \B 2'01
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $96
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $96y
    connect \B $95y
    connect \A $94y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $959
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $959y
    connect \B $958y
    connect \A $957y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $958
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $958y
    connect \B 2'11
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $957
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $957y
    connect \B 2'11
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $95
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $95y
    connect \B 2'10
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $947
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $947y
    connect \B $946y
    connect \A $945y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $946
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $946y
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $945
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $945y
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $942
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $942y
    connect \B $941y
    connect \A $940y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $941
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $941y
    connect \B 2'10
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $940
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $940y
    connect \B 2'10
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $94
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $94y
    connect \B 2'10
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $937
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $937y
    connect \B $936y
    connect \A $935y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $936
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $936y
    connect \B 2'11
    connect \A \b [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $935
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $935y
    connect \B 2'11
    connect \A \a [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $922
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $922y
    connect \B $921y
    connect \A $920y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $921
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $921y
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $920
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $920y
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $917
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $917y
    connect \B $916y
    connect \A $915y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $916
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $916y
    connect \B 2'01
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $915
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $915y
    connect \B 2'01
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $912
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $912y
    connect \B $911y
    connect \A $910y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $911
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $911y
    connect \B 2'11
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $910
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $910y
    connect \B 2'11
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $91y
    connect \B $90y
    connect \A $89y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $900
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $900y
    connect \B $899y
    connect \A $898y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $90y
    connect \B 2'11
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $899
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $899y
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $898
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $898y
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $895
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $895y
    connect \B $894y
    connect \A $893y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $894
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $894y
    connect \B 2'10
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $893
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $893y
    connect \B 2'10
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $890
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $890y
    connect \B $889y
    connect \A $888y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $89y
    connect \B 2'11
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $889
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $889y
    connect \B 2'11
    connect \A \b [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $888
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $888y
    connect \B 2'11
    connect \A \a [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $875
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $875y
    connect \B $874y
    connect \A $873y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $874
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $874y
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $873
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $873y
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $870
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $870y
    connect \B $869y
    connect \A $868y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $869
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $869y
    connect \B 2'01
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $868
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $868y
    connect \B 2'01
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $865
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $865y
    connect \B $864y
    connect \A $863y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $864
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $864y
    connect \B 2'11
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $863
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $863y
    connect \B 2'11
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $853
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $853y
    connect \B $852y
    connect \A $851y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $852
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $852y
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $851
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $851y
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $848
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $848y
    connect \B $847y
    connect \A $846y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $847
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $847y
    connect \B 2'10
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $846
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $846y
    connect \B 2'10
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $843
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $843y
    connect \B $842y
    connect \A $841y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $842
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $842y
    connect \B 2'11
    connect \A \b [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $841
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $841y
    connect \B 2'11
    connect \A \a [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.12-64.56"
  cell $mux $84
    parameter \WIDTH 54
    connect \Y $84y
    connect \S $83y
    connect \B \b_negated
    connect \A \b
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.12-64.40"
  cell $logic_or $83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $83y
    connect \B $82y
    connect \A $81y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $828
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $828y
    connect \B $827y
    connect \A $826y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $827
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $827y
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $826
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $826y
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $823
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $823y
    connect \B $822y
    connect \A $821y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $822
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $822y
    connect \B 2'01
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $821
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $821y
    connect \B 2'01
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.28-64.40"
  cell $eq $82
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $82y
    connect \B 3'111
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $818
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $818y
    connect \B $817y
    connect \A $816y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $817
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $817y
    connect \B 2'11
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $816
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $816y
    connect \B 2'11
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:64.12-64.24"
  cell $eq $81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $81y
    connect \B 3'001
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $806
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $806y
    connect \B $805y
    connect \A $804y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $805
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $805y
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $804
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $804y
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $801
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $801y
    connect \B $800y
    connect \A $799y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $800
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $800y
    connect \B 2'10
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $799
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $799y
    connect \B 2'10
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $796
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $796y
    connect \B $795y
    connect \A $794y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $795
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $795y
    connect \B 2'11
    connect \A \b [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $794
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $794y
    connect \B 2'11
    connect \A \a [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $781
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $781y
    connect \B $780y
    connect \A $779y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $780
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $780y
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $779
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $779y
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $776
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $776y
    connect \B $775y
    connect \A $774y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $775
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $775y
    connect \B 2'01
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $774
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $774y
    connect \B 2'01
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $771
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $771y
    connect \B $770y
    connect \A $769y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $770
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $770y
    connect \B 2'11
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $769
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $769y
    connect \B 2'11
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $759
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $759y
    connect \B $758y
    connect \A $757y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $758
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $758y
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $757
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $757y
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $754
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $754y
    connect \B $753y
    connect \A $752y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $753
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $753y
    connect \B 2'10
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $752
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $752y
    connect \B 2'10
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $749
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $749y
    connect \B $748y
    connect \A $747y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $748
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $748y
    connect \B 2'11
    connect \A \b [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $747
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $747y
    connect \B 2'11
    connect \A \a [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $734
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $734y
    connect \B $733y
    connect \A $732y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $733
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $733y
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $732
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $732y
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $729
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $729y
    connect \B $728y
    connect \A $727y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $728
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $728y
    connect \B 2'01
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $727
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $727y
    connect \B 2'01
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $724
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $724y
    connect \B $723y
    connect \A $722y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $723
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $723y
    connect \B 2'11
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $722
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $722y
    connect \B 2'11
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $712
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $712y
    connect \B $711y
    connect \A $710y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $711
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $711y
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $710
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $710y
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $707
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $707y
    connect \B $706y
    connect \A $705y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $706
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $706y
    connect \B 2'10
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $705
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $705y
    connect \B 2'10
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $702
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $702y
    connect \B $701y
    connect \A $700y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $701
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $701y
    connect \B 2'11
    connect \A \b [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $700
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $700y
    connect \B 2'11
    connect \A \a [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $687
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $687y
    connect \B $686y
    connect \A $685y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $686
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $686y
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $685
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $685y
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $682
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $682y
    connect \B $681y
    connect \A $680y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $681
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $681y
    connect \B 2'01
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $680
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $680y
    connect \B 2'01
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $677
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $677y
    connect \B $676y
    connect \A $675y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $676
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $676y
    connect \B 2'11
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $675
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $675y
    connect \B 2'11
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $665
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $665y
    connect \B $664y
    connect \A $663y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $664
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $664y
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $663
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $663y
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $660
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $660y
    connect \B $659y
    connect \A $658y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $659
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $659y
    connect \B 2'10
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $658
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $658y
    connect \B 2'10
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $655
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $655y
    connect \B $654y
    connect \A $653y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $654
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $654y
    connect \B 2'11
    connect \A \b [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $653
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $653y
    connect \B 2'11
    connect \A \a [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $640
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $640y
    connect \B $639y
    connect \A $638y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $639
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $639y
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $638
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $638y
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $635
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $635y
    connect \B $634y
    connect \A $633y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $634
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $634y
    connect \B 2'01
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $633
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $633y
    connect \B 2'01
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $630
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $630y
    connect \B $629y
    connect \A $628y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $629
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $629y
    connect \B 2'11
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $628
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $628y
    connect \B 2'11
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $618
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $618y
    connect \B $617y
    connect \A $616y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $617
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $617y
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $616
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $616y
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $613
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $613y
    connect \B $612y
    connect \A $611y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $612
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $612y
    connect \B 2'10
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $611
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $611y
    connect \B 2'10
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $608
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $608y
    connect \B $607y
    connect \A $606y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $607
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $607y
    connect \B 2'11
    connect \A \b [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $606
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $606y
    connect \B 2'11
    connect \A \a [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $593
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $593y
    connect \B $592y
    connect \A $591y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $592
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $592y
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $591
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $591y
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $588
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $588y
    connect \B $587y
    connect \A $586y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $587
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $587y
    connect \B 2'01
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $586
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $586y
    connect \B 2'01
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $583
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $583y
    connect \B $582y
    connect \A $581y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $582
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $582y
    connect \B 2'11
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $581
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $581y
    connect \B 2'11
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $571
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $571y
    connect \B $570y
    connect \A $569y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $570
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $570y
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $569
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $569y
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $566
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $566y
    connect \B $565y
    connect \A $564y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $565
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $565y
    connect \B 2'10
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $564
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $564y
    connect \B 2'10
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $561
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $561y
    connect \B $560y
    connect \A $559y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $560
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $560y
    connect \B 2'11
    connect \A \b [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $559
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $559y
    connect \B 2'11
    connect \A \a [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $546
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $546y
    connect \B $545y
    connect \A $544y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $545
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $545y
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $544
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $544y
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $541
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $541y
    connect \B $540y
    connect \A $539y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $540
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $540y
    connect \B 2'01
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $539
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $539y
    connect \B 2'01
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $536
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $536y
    connect \B $535y
    connect \A $534y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $535
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $535y
    connect \B 2'11
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $534
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $534y
    connect \B 2'11
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $524
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $524y
    connect \B $523y
    connect \A $522y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $523
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $523y
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $522
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $522y
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $519
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $519y
    connect \B $518y
    connect \A $517y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $518
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $518y
    connect \B 2'10
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $517
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $517y
    connect \B 2'10
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $514
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $514y
    connect \B $513y
    connect \A $512y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $513
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $513y
    connect \B 2'11
    connect \A \b [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $512
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $512y
    connect \B 2'11
    connect \A \a [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $499
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $499y
    connect \B $498y
    connect \A $497y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $498
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $498y
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $497
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $497y
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $494
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $494y
    connect \B $493y
    connect \A $492y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $493
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $493y
    connect \B 2'01
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $492
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $492y
    connect \B 2'01
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $489
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $489y
    connect \B $488y
    connect \A $487y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $488
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $488y
    connect \B 2'11
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $487
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $487y
    connect \B 2'11
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $477
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $477y
    connect \B $476y
    connect \A $475y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $476
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $476y
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $475
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $475y
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $472
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $472y
    connect \B $471y
    connect \A $470y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $471
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $471y
    connect \B 2'10
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $470
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $470y
    connect \B 2'10
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $467
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $467y
    connect \B $466y
    connect \A $465y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $466
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $466y
    connect \B 2'11
    connect \A \b [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $465
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $465y
    connect \B 2'11
    connect \A \a [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $452
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $452y
    connect \B $451y
    connect \A $450y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $451
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $451y
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $450
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $450y
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $447
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $447y
    connect \B $446y
    connect \A $445y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $446
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $446y
    connect \B 2'01
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $445
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $445y
    connect \B 2'01
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $442
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $442y
    connect \B $441y
    connect \A $440y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $441
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $441y
    connect \B 2'11
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $440
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $440y
    connect \B 2'11
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $430
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $430y
    connect \B $429y
    connect \A $428y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $429
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $429y
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $428
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $428y
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $425
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $425y
    connect \B $424y
    connect \A $423y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $424
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $424y
    connect \B 2'10
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $423
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $423y
    connect \B 2'10
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $420
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $420y
    connect \B $419y
    connect \A $418y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $419
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $419y
    connect \B 2'11
    connect \A \b [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $418
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $418y
    connect \B 2'11
    connect \A \a [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $405
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $405y
    connect \B $404y
    connect \A $403y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $404
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $404y
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $403
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $403y
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $400
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $400y
    connect \B $399y
    connect \A $398y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $399
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $399y
    connect \B 2'01
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $398
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $398y
    connect \B 2'01
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $395
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $395y
    connect \B $394y
    connect \A $393y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $394
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $394y
    connect \B 2'11
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $393
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $393y
    connect \B 2'11
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $383
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $383y
    connect \B $382y
    connect \A $381y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $382
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $382y
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $381
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $381y
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $378
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $378y
    connect \B $377y
    connect \A $376y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $377
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $377y
    connect \B 2'10
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $376
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $376y
    connect \B 2'10
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $373
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $373y
    connect \B $372y
    connect \A $371y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $372
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $372y
    connect \B 2'11
    connect \A \b [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $371
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $371y
    connect \B 2'11
    connect \A \a [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $358
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $358y
    connect \B $357y
    connect \A $356y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $357
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $357y
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $356
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $356y
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $353
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $353y
    connect \B $352y
    connect \A $351y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $352y
    connect \B 2'01
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $351
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $351y
    connect \B 2'01
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $348y
    connect \B $347y
    connect \A $346y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $347
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $347y
    connect \B 2'11
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $346
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $346y
    connect \B 2'11
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $336
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $336y
    connect \B $335y
    connect \A $334y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $335
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $335y
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $334
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $334y
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $331y
    connect \B $330y
    connect \A $329y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $330
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $330y
    connect \B 2'10
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $329
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $329y
    connect \B 2'10
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $326y
    connect \B $325y
    connect \A $324y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $325
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $325y
    connect \B 2'11
    connect \A \b [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $324
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $324y
    connect \B 2'11
    connect \A \a [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $311
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $311y
    connect \B $310y
    connect \A $309y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $310
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $310y
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $309
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $309y
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $306
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $306y
    connect \B $305y
    connect \A $304y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $305y
    connect \B 2'01
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $304y
    connect \B 2'01
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $301
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $301y
    connect \B $300y
    connect \A $299y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $300
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $300y
    connect \B 2'11
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $299
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $299y
    connect \B 2'11
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $289
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $289y
    connect \B $288y
    connect \A $287y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $288
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $288y
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $287
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $287y
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $284
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $284y
    connect \B $283y
    connect \A $282y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $283y
    connect \B 2'10
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $282y
    connect \B 2'10
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $279
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $279y
    connect \B $278y
    connect \A $277y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $278
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $278y
    connect \B 2'11
    connect \A \b [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $277
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $277y
    connect \B 2'11
    connect \A \a [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $264y
    connect \B $263y
    connect \A $262y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $263
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $263y
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $262
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $262y
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $259
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $259y
    connect \B $258y
    connect \A $257y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $258
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $258y
    connect \B 2'01
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $257
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $257y
    connect \B 2'01
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $254
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $254y
    connect \B $253y
    connect \A $252y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $253
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $253y
    connect \B 2'11
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $252
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $252y
    connect \B 2'11
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $242
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $242y
    connect \B $241y
    connect \A $240y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $241
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $241y
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $240
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $240y
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $237
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $237y
    connect \B $236y
    connect \A $235y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $236
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $236y
    connect \B 2'10
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $235
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $235y
    connect \B 2'10
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $232
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $232y
    connect \B $231y
    connect \A $230y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $231
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $231y
    connect \B 2'11
    connect \A \b [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $230
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $230y
    connect \B 2'11
    connect \A \a [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $217
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $217y
    connect \B $216y
    connect \A $215y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $216
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $216y
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $215
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $215y
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $212
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $212y
    connect \B $211y
    connect \A $210y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $211
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $211y
    connect \B 2'01
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $210
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $210y
    connect \B 2'01
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $207
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $207y
    connect \B $206y
    connect \A $205y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $206
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $206y
    connect \B 2'11
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $205
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $205y
    connect \B 2'11
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $195
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $195y
    connect \B $194y
    connect \A $193y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $194
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $194y
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $193
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $193y
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $190y
    connect \B $189y
    connect \A $188y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $189y
    connect \B 2'10
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $188
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $188y
    connect \B 2'10
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $185y
    connect \B $184y
    connect \A $183y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $184
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $184y
    connect \B 2'11
    connect \A \b [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $183y
    connect \B 2'11
    connect \A \a [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $170y
    connect \B $169y
    connect \A $168y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $169
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $169y
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $168
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $168y
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $165y
    connect \B $164y
    connect \A $163y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $164y
    connect \B 2'01
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $163y
    connect \B 2'01
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $160y
    connect \B $159y
    connect \A $158y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $159y
    connect \B 2'11
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $158y
    connect \B 2'11
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $148y
    connect \B $147y
    connect \A $146y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $147
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $147y
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $146
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $146y
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $143
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $143y
    connect \B $142y
    connect \A $141y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $142
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $142y
    connect \B 2'10
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:116.22-116.50"
  cell $eq $1418
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \neg_flag
    connect \B 2'10
    connect \A \result [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1416
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1416y
    connect \A \result [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1414
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1414y
    connect \A \result [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1412
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1412y
    connect \A \result [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1410
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1410y
    connect \A \result [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $141y
    connect \B 2'10
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1408
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1408y
    connect \A \result [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1406
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1406y
    connect \A \result [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1404
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1404y
    connect \A \result [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1402
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1402y
    connect \A \result [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1400
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1400y
    connect \A \result [37:36]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1398
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1398y
    connect \A \result [35:34]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1396
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1396y
    connect \A \result [33:32]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1394
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1394y
    connect \A \result [31:30]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1392
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1392y
    connect \A \result [29:28]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1390
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1390y
    connect \A \result [27:26]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1388
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1388y
    connect \A \result [25:24]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1386
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1386y
    connect \A \result [23:22]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1384
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1384y
    connect \A \result [21:20]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1382
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1382y
    connect \A \result [19:18]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1380
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1380y
    connect \A \result [17:16]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $138y
    connect \B $137y
    connect \A $136y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1378
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1378y
    connect \A \result [15:14]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1376
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1376y
    connect \A \result [13:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1374
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1374y
    connect \A \result [11:10]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1372
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1372y
    connect \A \result [9:8]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1370
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1370y
    connect \A \result [7:6]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $137y
    connect \B 2'11
    connect \A \b [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1368
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1368y
    connect \A \result [5:4]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1366
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1366y
    connect \A \result [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:110.11-110.30"
  cell $reduce_bool $1364
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1364y
    connect \A \result [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.26-103.93"
  cell $mux $1362
    parameter \WIDTH 2
    connect \Y \carry
    connect \S $1361y
    connect \B \add_carry
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.27-103.71"
  cell $logic_or $1361
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1361y
    connect \B $1360y
    connect \A $1359y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.59-103.71"
  cell $eq $1360
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $1360y
    connect \B 3'111
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $136
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $136y
    connect \B 2'11
    connect \A \a [3:2]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.27-103.55"
  cell $logic_or $1359
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1359y
    connect \B $1358y
    connect \A $1357y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.43-103.55"
  cell $eq $1358
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $1358y
    connect \B 3'001
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_alu.sv:103.27-103.39"
  cell $logic_not $1357
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $1357y
    connect \A \op
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1345
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1345y
    connect \B $1344y
    connect \A $1343y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1344
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1344y
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1343
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1343y
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1340
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1340y
    connect \B $1339y
    connect \A $1338y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1339
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1339y
    connect \B 2'01
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1338y
    connect \B 2'01
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1335
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1335y
    connect \B $1334y
    connect \A $1333y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1334
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1334y
    connect \B 2'11
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1333
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1333y
    connect \B 2'11
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1323
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1323y
    connect \B $1322y
    connect \A $1321y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1322
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1322y
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1321
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1321y
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1318
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1318y
    connect \B $1317y
    connect \A $1316y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1317
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1317y
    connect \B 2'10
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1316y
    connect \B 2'10
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1313
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1313y
    connect \B $1312y
    connect \A $1311y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1312
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1312y
    connect \B 2'11
    connect \A \b [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1311
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1311y
    connect \B 2'11
    connect \A \a [53:52]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1298y
    connect \B $1297y
    connect \A $1296y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1297
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1297y
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1296
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1296y
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1293y
    connect \B $1292y
    connect \A $1291y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1292
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1292y
    connect \B 2'01
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1291
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1291y
    connect \B 2'01
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1288
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1288y
    connect \B $1287y
    connect \A $1286y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1287y
    connect \B 2'11
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1286y
    connect \B 2'11
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1276y
    connect \B $1275y
    connect \A $1274y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1275
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1275y
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1274
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1274y
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1271y
    connect \B $1270y
    connect \A $1269y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1270
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1270y
    connect \B 2'10
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1269
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1269y
    connect \B 2'10
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1266
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1266y
    connect \B $1265y
    connect \A $1264y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1265y
    connect \B 2'11
    connect \A \b [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1264y
    connect \B 2'11
    connect \A \a [51:50]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1251
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1251y
    connect \B $1250y
    connect \A $1249y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1250
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1250y
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1249
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1249y
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1246
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1246y
    connect \B $1245y
    connect \A $1244y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1245
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1245y
    connect \B 2'01
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1244
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1244y
    connect \B 2'01
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1241
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1241y
    connect \B $1240y
    connect \A $1239y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1240
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1240y
    connect \B 2'11
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1239
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1239y
    connect \B 2'11
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $123y
    connect \B $122y
    connect \A $121y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1229
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1229y
    connect \B $1228y
    connect \A $1227y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1228
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1228y
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1227
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1227y
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1224
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1224y
    connect \B $1223y
    connect \A $1222y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1223
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1223y
    connect \B 2'10
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1222
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1222y
    connect \B 2'10
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $122
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $122y
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1219
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1219y
    connect \B $1218y
    connect \A $1217y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1218
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1218y
    connect \B 2'11
    connect \A \b [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1217
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1217y
    connect \B 2'11
    connect \A \a [49:48]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $121
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $121y
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1204
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1204y
    connect \B $1203y
    connect \A $1202y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1203
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1203y
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1202
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1202y
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1199
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1199y
    connect \B $1198y
    connect \A $1197y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1198
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1198y
    connect \B 2'01
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1197
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1197y
    connect \B 2'01
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1194
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1194y
    connect \B $1193y
    connect \A $1192y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1193
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1193y
    connect \B 2'11
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1192
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1192y
    connect \B 2'11
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1182y
    connect \B $1181y
    connect \A $1180y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1181
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1181y
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1180
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1180y
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $118
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $118y
    connect \B $117y
    connect \A $116y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1177y
    connect \B $1176y
    connect \A $1175y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1176y
    connect \B 2'10
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1175y
    connect \B 2'10
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1172y
    connect \B $1171y
    connect \A $1170y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1171
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1171y
    connect \B 2'11
    connect \A \b [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1170
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1170y
    connect \B 2'11
    connect \A \a [47:46]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $117
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $117y
    connect \B 2'01
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $116y
    connect \B 2'01
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1157y
    connect \B $1156y
    connect \A $1155y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1156
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1156y
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1155
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1155y
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1152y
    connect \B $1151y
    connect \A $1150y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1151y
    connect \B 2'01
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1150y
    connect \B 2'01
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1147y
    connect \B $1146y
    connect \A $1145y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1146
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1146y
    connect \B 2'11
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1145
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1145y
    connect \B 2'11
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1135
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1135y
    connect \B $1134y
    connect \A $1133y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1134
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1134y
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1133
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1133y
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1130
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1130y
    connect \B $1129y
    connect \A $1128y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $113y
    connect \B $112y
    connect \A $111y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1129y
    connect \B 2'10
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1128
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1128y
    connect \B 2'10
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1125y
    connect \B $1124y
    connect \A $1123y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1124y
    connect \B 2'11
    connect \A \b [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1123y
    connect \B 2'11
    connect \A \a [45:44]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $112y
    connect \B 2'11
    connect \A \b [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1110
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1110y
    connect \B $1109y
    connect \A $1108y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $111
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $111y
    connect \B 2'11
    connect \A \a [1:0]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1109
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1109y
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1108
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1108y
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1105
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1105y
    connect \B $1104y
    connect \A $1103y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1104
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1104y
    connect \B 2'01
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1103
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1103y
    connect \B 2'01
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1100
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1100y
    connect \B $1099y
    connect \A $1098y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1099
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1099y
    connect \B 2'11
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1098
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1098y
    connect \B 2'11
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1088
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1088y
    connect \B $1087y
    connect \A $1086y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1087
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1087y
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1086
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1086y
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1083
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1083y
    connect \B $1082y
    connect \A $1081y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1082
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1082y
    connect \B 2'10
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1081
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1081y
    connect \B 2'10
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1078
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1078y
    connect \B $1077y
    connect \A $1076y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1077
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1077y
    connect \B 2'11
    connect \A \b [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1076
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1076y
    connect \B 2'11
    connect \A \a [43:42]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1063
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1063y
    connect \B $1062y
    connect \A $1061y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1062
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1062y
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1061
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1061y
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1058
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1058y
    connect \B $1057y
    connect \A $1056y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1057
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1057y
    connect \B 2'01
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1056
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1056y
    connect \B 2'01
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1053
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1053y
    connect \B $1052y
    connect \A $1051y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1052
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1052y
    connect \B 2'11
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1051
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1051y
    connect \B 2'11
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $1041
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1041y
    connect \B $1040y
    connect \A $1039y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $1040
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1040y
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.20"
  cell $logic_not $1039
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1039y
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.41"
  cell $logic_or $1036
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1036y
    connect \B $1035y
    connect \A $1034y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.27-37.41"
  cell $eq $1035
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1035y
    connect \B 2'10
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:37.9-37.23"
  cell $eq $1034
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1034y
    connect \B 2'10
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.41"
  cell $logic_or $1031
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1031y
    connect \B $1030y
    connect \A $1029y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.27-36.41"
  cell $eq $1030
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1030y
    connect \B 2'11
    connect \A \b [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:36.9-36.23"
  cell $eq $1029
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1029y
    connect \B 2'11
    connect \A \a [41:40]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.35"
  cell $logic_or $1016
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1016y
    connect \B $1015y
    connect \A $1014y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.24-46.35"
  cell $logic_not $1015
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1015y
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:46.9-46.20"
  cell $logic_not $1014
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1014y
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.41"
  cell $logic_or $1011
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1011y
    connect \B $1010y
    connect \A $1009y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.27-45.41"
  cell $eq $1010
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1010y
    connect \B 2'01
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.9-38.35"
  cell $logic_or $101
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $101y
    connect \B $100y
    connect \A $99y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:45.9-45.23"
  cell $eq $1009
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1009y
    connect \B 2'01
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.41"
  cell $logic_or $1006
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $1006y
    connect \B $1005y
    connect \A $1004y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.27-44.41"
  cell $eq $1005
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1005y
    connect \B 2'11
    connect \A \b [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:44.9-44.23"
  cell $eq $1004
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $1004y
    connect \B 2'11
    connect \A \a [39:38]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_pkg.sv:38.24-38.35"
  cell $logic_not $100
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $100y
    connect \A \b [1:0]
  end
  connect \add_result [53:16] 38'00000000000000000000000000000000000000
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:22.8"
module \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.u_alu_b.u_adder
  attribute \unused_bits "16 17"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:45.16"
  wire width 18 \sum_padded
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:28.23"
  wire width 16 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:29.23"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:27.23"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:26.23"
  wire width 16 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:25.23"
  wire width 16 input 1 \a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:50.28"
  cell \ternary_cla$ternary_cpu_system.u_cpu.u_alu_b.u_adder.u_cla \u_cla
    connect \sum \sum_padded
    connect \cout \cout
    connect \cin \cin
    connect \b { 2'00 \b }
    connect \a { 2'00 \a }
  end
  connect \sum \sum_padded [15:0]
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:22.8"
module \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.u_alu_a.u_adder
  attribute \unused_bits "16 17"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:45.16"
  wire width 18 \sum_padded
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:28.23"
  wire width 16 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:29.23"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:27.23"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:26.23"
  wire width 16 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:25.23"
  wire width 16 input 1 \a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:50.28"
  cell \ternary_cla$ternary_cpu_system.u_cpu.u_alu_a.u_adder.u_cla \u_cla
    connect \sum \sum_padded
    connect \cout \cout
    connect \cin \cin
    connect \b { 2'00 \b }
    connect \a { 2'00 \a }
  end
  connect \sum \sum_padded [15:0]
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:22.8"
module \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.pc_incrementer_2
  attribute \unused_bits "16 17"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:45.16"
  wire width 18 \sum_padded
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:28.23"
  wire width 16 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:29.23"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:27.23"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:26.23"
  wire width 16 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:25.23"
  wire width 16 input 1 \a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:50.28"
  cell \ternary_cla$ternary_cpu_system.u_cpu.pc_incrementer_2.u_cla \u_cla
    connect \sum \sum_padded
    connect \cout \cout
    connect \cin \cin
    connect \b { 2'00 \b }
    connect \a { 2'00 \a }
  end
  connect \sum \sum_padded [15:0]
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:22.8"
module \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.pc_incrementer_1
  attribute \unused_bits "16 17"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:45.16"
  wire width 18 \sum_padded
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:28.23"
  wire width 16 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:29.23"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:27.23"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:26.23"
  wire width 16 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:25.23"
  wire width 16 input 1 \a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:50.28"
  cell \ternary_cla$ternary_cpu_system.u_cpu.pc_incrementer_1.u_cla \u_cla
    connect \sum \sum_padded
    connect \cout \cout
    connect \cin \cin
    connect \b { 2'00 \b }
    connect \a { 2'00 \a }
  end
  connect \sum \sum_padded [15:0]
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:22.8"
module \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.branch_adder_b
  attribute \unused_bits "16 17"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:45.16"
  wire width 18 \sum_padded
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:28.23"
  wire width 16 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:29.23"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:27.23"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:26.23"
  wire width 16 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:25.23"
  wire width 16 input 1 \a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:50.28"
  cell \ternary_cla$ternary_cpu_system.u_cpu.branch_adder_b.u_cla \u_cla
    connect \sum \sum_padded
    connect \cout \cout
    connect \cin \cin
    connect \b { 2'00 \b }
    connect \a { 2'00 \a }
  end
  connect \sum \sum_padded [15:0]
end
attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:22.8"
module \ternary_adder_8trit_cla$ternary_cpu_system.u_cpu.branch_adder_a
  attribute \unused_bits "16 17"
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:45.16"
  wire width 18 \sum_padded
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:28.23"
  wire width 16 output 4 \sum
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:29.23"
  wire width 2 output 5 \cout
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:27.23"
  wire width 2 input 3 \cin
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:26.23"
  wire width 16 input 2 \b
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:25.23"
  wire width 16 input 1 \a
  attribute \src "../../work/designs/ternary_cpu_system/src/ternary_adder_8trit_cla.sv:50.28"
  cell \ternary_cla$ternary_cpu_system.u_cpu.branch_adder_a.u_cla \u_cla
    connect \sum \sum_padded
    connect \cout \cout
    connect \cin \cin
    connect \b { 2'00 \b }
    connect \a { 2'00 \a }
  end
  connect \sum \sum_padded [15:0]
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xor3_4
  wire output 4 \X
  attribute \capacitance "0.0034650000"
  wire input 3 \C
  attribute \capacitance "0.0052750000"
  wire input 2 \B
  attribute \capacitance "0.0024220000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5466
  wire $auto$rtlil.cc:3574:OrGate$5460
  wire $auto$rtlil.cc:3574:OrGate$5450
  wire $auto$rtlil.cc:3572:AndGate$5464
  wire $auto$rtlil.cc:3572:AndGate$5462
  wire $auto$rtlil.cc:3572:AndGate$5458
  wire $auto$rtlil.cc:3572:AndGate$5456
  wire $auto$rtlil.cc:3572:AndGate$5448
  wire $auto$rtlil.cc:3572:AndGate$5444
  wire $auto$rtlil.cc:3572:AndGate$5440
  wire $auto$rtlil.cc:3572:AndGate$5436
  wire $auto$rtlil.cc:3571:NotGate$5454
  wire $auto$rtlil.cc:3571:NotGate$5452
  wire $auto$rtlil.cc:3571:NotGate$5446
  wire $auto$rtlil.cc:3571:NotGate$5442
  wire $auto$rtlil.cc:3571:NotGate$5438
  wire $auto$rtlil.cc:3571:NotGate$5434
  cell $specify2 $auto$liberty.cc:754:execute$5469
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5468
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5467
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5453
    connect \Y $auto$rtlil.cc:3571:NotGate$5454
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5451
    connect \Y $auto$rtlil.cc:3571:NotGate$5452
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5445
    connect \Y $auto$rtlil.cc:3571:NotGate$5446
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5441
    connect \Y $auto$rtlil.cc:3571:NotGate$5442
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5437
    connect \Y $auto$rtlil.cc:3571:NotGate$5438
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5433
    connect \Y $auto$rtlil.cc:3571:NotGate$5434
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5465
    connect \Y $auto$rtlil.cc:3574:OrGate$5466
    connect \B $auto$rtlil.cc:3572:AndGate$5464
    connect \A $auto$rtlil.cc:3574:OrGate$5460
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5459
    connect \Y $auto$rtlil.cc:3574:OrGate$5460
    connect \B $auto$rtlil.cc:3572:AndGate$5458
    connect \A $auto$rtlil.cc:3574:OrGate$5450
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5449
    connect \Y $auto$rtlil.cc:3574:OrGate$5450
    connect \B $auto$rtlil.cc:3572:AndGate$5448
    connect \A $auto$rtlil.cc:3572:AndGate$5440
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5463
    connect \Y $auto$rtlil.cc:3572:AndGate$5464
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5462
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5461
    connect \Y $auto$rtlil.cc:3572:AndGate$5462
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5457
    connect \Y $auto$rtlil.cc:3572:AndGate$5458
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5456
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5455
    connect \Y $auto$rtlil.cc:3572:AndGate$5456
    connect \B $auto$rtlil.cc:3571:NotGate$5454
    connect \A $auto$rtlil.cc:3571:NotGate$5452
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5447
    connect \Y $auto$rtlil.cc:3572:AndGate$5448
    connect \B $auto$rtlil.cc:3571:NotGate$5446
    connect \A $auto$rtlil.cc:3572:AndGate$5444
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5443
    connect \Y $auto$rtlil.cc:3572:AndGate$5444
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5442
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5439
    connect \Y $auto$rtlil.cc:3572:AndGate$5440
    connect \B $auto$rtlil.cc:3571:NotGate$5438
    connect \A $auto$rtlil.cc:3572:AndGate$5436
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5435
    connect \Y $auto$rtlil.cc:3572:AndGate$5436
    connect \B $auto$rtlil.cc:3571:NotGate$5434
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5466
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xor3_2
  wire output 4 \X
  attribute \capacitance "0.0034820000"
  wire input 3 \C
  attribute \capacitance "0.0052790000"
  wire input 2 \B
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5429
  wire $auto$rtlil.cc:3574:OrGate$5423
  wire $auto$rtlil.cc:3574:OrGate$5413
  wire $auto$rtlil.cc:3572:AndGate$5427
  wire $auto$rtlil.cc:3572:AndGate$5425
  wire $auto$rtlil.cc:3572:AndGate$5421
  wire $auto$rtlil.cc:3572:AndGate$5419
  wire $auto$rtlil.cc:3572:AndGate$5411
  wire $auto$rtlil.cc:3572:AndGate$5407
  wire $auto$rtlil.cc:3572:AndGate$5403
  wire $auto$rtlil.cc:3572:AndGate$5399
  wire $auto$rtlil.cc:3571:NotGate$5417
  wire $auto$rtlil.cc:3571:NotGate$5415
  wire $auto$rtlil.cc:3571:NotGate$5409
  wire $auto$rtlil.cc:3571:NotGate$5405
  wire $auto$rtlil.cc:3571:NotGate$5401
  wire $auto$rtlil.cc:3571:NotGate$5397
  cell $specify2 $auto$liberty.cc:754:execute$5432
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5431
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5430
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5416
    connect \Y $auto$rtlil.cc:3571:NotGate$5417
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5414
    connect \Y $auto$rtlil.cc:3571:NotGate$5415
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5408
    connect \Y $auto$rtlil.cc:3571:NotGate$5409
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5404
    connect \Y $auto$rtlil.cc:3571:NotGate$5405
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5400
    connect \Y $auto$rtlil.cc:3571:NotGate$5401
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5396
    connect \Y $auto$rtlil.cc:3571:NotGate$5397
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5428
    connect \Y $auto$rtlil.cc:3574:OrGate$5429
    connect \B $auto$rtlil.cc:3572:AndGate$5427
    connect \A $auto$rtlil.cc:3574:OrGate$5423
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5422
    connect \Y $auto$rtlil.cc:3574:OrGate$5423
    connect \B $auto$rtlil.cc:3572:AndGate$5421
    connect \A $auto$rtlil.cc:3574:OrGate$5413
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5412
    connect \Y $auto$rtlil.cc:3574:OrGate$5413
    connect \B $auto$rtlil.cc:3572:AndGate$5411
    connect \A $auto$rtlil.cc:3572:AndGate$5403
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5426
    connect \Y $auto$rtlil.cc:3572:AndGate$5427
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5425
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5424
    connect \Y $auto$rtlil.cc:3572:AndGate$5425
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5420
    connect \Y $auto$rtlil.cc:3572:AndGate$5421
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5419
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5418
    connect \Y $auto$rtlil.cc:3572:AndGate$5419
    connect \B $auto$rtlil.cc:3571:NotGate$5417
    connect \A $auto$rtlil.cc:3571:NotGate$5415
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5410
    connect \Y $auto$rtlil.cc:3572:AndGate$5411
    connect \B $auto$rtlil.cc:3571:NotGate$5409
    connect \A $auto$rtlil.cc:3572:AndGate$5407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5406
    connect \Y $auto$rtlil.cc:3572:AndGate$5407
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5405
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5402
    connect \Y $auto$rtlil.cc:3572:AndGate$5403
    connect \B $auto$rtlil.cc:3571:NotGate$5401
    connect \A $auto$rtlil.cc:3572:AndGate$5399
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5398
    connect \Y $auto$rtlil.cc:3572:AndGate$5399
    connect \B $auto$rtlil.cc:3571:NotGate$5397
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5429
end
attribute \whitebox 1
attribute \area "23.772800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xor3_1
  wire output 4 \X
  attribute \capacitance "0.0034850000"
  wire input 3 \C
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0024410000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5392
  wire $auto$rtlil.cc:3574:OrGate$5386
  wire $auto$rtlil.cc:3574:OrGate$5376
  wire $auto$rtlil.cc:3572:AndGate$5390
  wire $auto$rtlil.cc:3572:AndGate$5388
  wire $auto$rtlil.cc:3572:AndGate$5384
  wire $auto$rtlil.cc:3572:AndGate$5382
  wire $auto$rtlil.cc:3572:AndGate$5374
  wire $auto$rtlil.cc:3572:AndGate$5370
  wire $auto$rtlil.cc:3572:AndGate$5366
  wire $auto$rtlil.cc:3572:AndGate$5362
  wire $auto$rtlil.cc:3571:NotGate$5380
  wire $auto$rtlil.cc:3571:NotGate$5378
  wire $auto$rtlil.cc:3571:NotGate$5372
  wire $auto$rtlil.cc:3571:NotGate$5368
  wire $auto$rtlil.cc:3571:NotGate$5364
  wire $auto$rtlil.cc:3571:NotGate$5360
  cell $specify2 $auto$liberty.cc:754:execute$5395
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5394
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5393
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5379
    connect \Y $auto$rtlil.cc:3571:NotGate$5380
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5377
    connect \Y $auto$rtlil.cc:3571:NotGate$5378
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5371
    connect \Y $auto$rtlil.cc:3571:NotGate$5372
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5367
    connect \Y $auto$rtlil.cc:3571:NotGate$5368
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5363
    connect \Y $auto$rtlil.cc:3571:NotGate$5364
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5359
    connect \Y $auto$rtlil.cc:3571:NotGate$5360
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5391
    connect \Y $auto$rtlil.cc:3574:OrGate$5392
    connect \B $auto$rtlil.cc:3572:AndGate$5390
    connect \A $auto$rtlil.cc:3574:OrGate$5386
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5385
    connect \Y $auto$rtlil.cc:3574:OrGate$5386
    connect \B $auto$rtlil.cc:3572:AndGate$5384
    connect \A $auto$rtlil.cc:3574:OrGate$5376
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5375
    connect \Y $auto$rtlil.cc:3574:OrGate$5376
    connect \B $auto$rtlil.cc:3572:AndGate$5374
    connect \A $auto$rtlil.cc:3572:AndGate$5366
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5389
    connect \Y $auto$rtlil.cc:3572:AndGate$5390
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5387
    connect \Y $auto$rtlil.cc:3572:AndGate$5388
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5383
    connect \Y $auto$rtlil.cc:3572:AndGate$5384
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5382
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5381
    connect \Y $auto$rtlil.cc:3572:AndGate$5382
    connect \B $auto$rtlil.cc:3571:NotGate$5380
    connect \A $auto$rtlil.cc:3571:NotGate$5378
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5373
    connect \Y $auto$rtlil.cc:3572:AndGate$5374
    connect \B $auto$rtlil.cc:3571:NotGate$5372
    connect \A $auto$rtlil.cc:3572:AndGate$5370
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5369
    connect \Y $auto$rtlil.cc:3572:AndGate$5370
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5368
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5365
    connect \Y $auto$rtlil.cc:3572:AndGate$5366
    connect \B $auto$rtlil.cc:3571:NotGate$5364
    connect \A $auto$rtlil.cc:3572:AndGate$5362
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5361
    connect \Y $auto$rtlil.cc:3572:AndGate$5362
    connect \B $auto$rtlil.cc:3571:NotGate$5360
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5392
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xor2_4
  wire output 3 \X
  attribute \capacitance "0.0150830000"
  wire input 2 \B
  attribute \capacitance "0.0173590000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5356
  wire $auto$rtlil.cc:3572:AndGate$5354
  wire $auto$rtlil.cc:3572:AndGate$5350
  wire $auto$rtlil.cc:3571:NotGate$5352
  wire $auto$rtlil.cc:3571:NotGate$5348
  cell $specify2 $auto$liberty.cc:754:execute$5358
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5357
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5351
    connect \Y $auto$rtlil.cc:3571:NotGate$5352
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5347
    connect \Y $auto$rtlil.cc:3571:NotGate$5348
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5355
    connect \Y $auto$rtlil.cc:3574:OrGate$5356
    connect \B $auto$rtlil.cc:3572:AndGate$5354
    connect \A $auto$rtlil.cc:3572:AndGate$5350
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5353
    connect \Y $auto$rtlil.cc:3572:AndGate$5354
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5352
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5349
    connect \Y $auto$rtlil.cc:3572:AndGate$5350
    connect \B $auto$rtlil.cc:3571:NotGate$5348
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5356
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xor2_2
  wire output 3 \X
  attribute \capacitance "0.0081650000"
  wire input 2 \B
  attribute \capacitance "0.0089800000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5344
  wire $auto$rtlil.cc:3572:AndGate$5342
  wire $auto$rtlil.cc:3572:AndGate$5338
  wire $auto$rtlil.cc:3571:NotGate$5340
  wire $auto$rtlil.cc:3571:NotGate$5336
  cell $specify2 $auto$liberty.cc:754:execute$5346
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5345
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5339
    connect \Y $auto$rtlil.cc:3571:NotGate$5340
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5335
    connect \Y $auto$rtlil.cc:3571:NotGate$5336
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5343
    connect \Y $auto$rtlil.cc:3574:OrGate$5344
    connect \B $auto$rtlil.cc:3572:AndGate$5342
    connect \A $auto$rtlil.cc:3572:AndGate$5338
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5341
    connect \Y $auto$rtlil.cc:3572:AndGate$5342
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5340
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5337
    connect \Y $auto$rtlil.cc:3572:AndGate$5338
    connect \B $auto$rtlil.cc:3571:NotGate$5336
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5344
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xor2_1
  wire output 3 \X
  attribute \capacitance "0.0043390000"
  wire input 2 \B
  attribute \capacitance "0.0043770000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5332
  wire $auto$rtlil.cc:3572:AndGate$5330
  wire $auto$rtlil.cc:3572:AndGate$5326
  wire $auto$rtlil.cc:3571:NotGate$5328
  wire $auto$rtlil.cc:3571:NotGate$5324
  cell $specify2 $auto$liberty.cc:754:execute$5334
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5333
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5327
    connect \Y $auto$rtlil.cc:3571:NotGate$5328
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5323
    connect \Y $auto$rtlil.cc:3571:NotGate$5324
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5331
    connect \Y $auto$rtlil.cc:3574:OrGate$5332
    connect \B $auto$rtlil.cc:3572:AndGate$5330
    connect \A $auto$rtlil.cc:3572:AndGate$5326
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5329
    connect \Y $auto$rtlil.cc:3572:AndGate$5330
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5328
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5325
    connect \Y $auto$rtlil.cc:3572:AndGate$5326
    connect \B $auto$rtlil.cc:3571:NotGate$5324
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5332
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xnor3_4
  wire output 4 \X
  attribute \capacitance "0.0034750000"
  wire input 3 \C
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0024370000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5319
  wire $auto$rtlil.cc:3574:OrGate$5311
  wire $auto$rtlil.cc:3574:OrGate$5303
  wire $auto$rtlil.cc:3572:AndGate$5317
  wire $auto$rtlil.cc:3572:AndGate$5315
  wire $auto$rtlil.cc:3572:AndGate$5309
  wire $auto$rtlil.cc:3572:AndGate$5307
  wire $auto$rtlil.cc:3572:AndGate$5301
  wire $auto$rtlil.cc:3572:AndGate$5297
  wire $auto$rtlil.cc:3572:AndGate$5295
  wire $auto$rtlil.cc:3572:AndGate$5291
  wire $auto$rtlil.cc:3571:NotGate$5313
  wire $auto$rtlil.cc:3571:NotGate$5305
  wire $auto$rtlil.cc:3571:NotGate$5299
  wire $auto$rtlil.cc:3571:NotGate$5293
  wire $auto$rtlil.cc:3571:NotGate$5289
  wire $auto$rtlil.cc:3571:NotGate$5287
  cell $specify2 $auto$liberty.cc:754:execute$5322
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5321
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5320
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5312
    connect \Y $auto$rtlil.cc:3571:NotGate$5313
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5304
    connect \Y $auto$rtlil.cc:3571:NotGate$5305
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5298
    connect \Y $auto$rtlil.cc:3571:NotGate$5299
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5292
    connect \Y $auto$rtlil.cc:3571:NotGate$5293
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5288
    connect \Y $auto$rtlil.cc:3571:NotGate$5289
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5286
    connect \Y $auto$rtlil.cc:3571:NotGate$5287
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5318
    connect \Y $auto$rtlil.cc:3574:OrGate$5319
    connect \B $auto$rtlil.cc:3572:AndGate$5317
    connect \A $auto$rtlil.cc:3574:OrGate$5311
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5310
    connect \Y $auto$rtlil.cc:3574:OrGate$5311
    connect \B $auto$rtlil.cc:3572:AndGate$5309
    connect \A $auto$rtlil.cc:3574:OrGate$5303
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5302
    connect \Y $auto$rtlil.cc:3574:OrGate$5303
    connect \B $auto$rtlil.cc:3572:AndGate$5301
    connect \A $auto$rtlil.cc:3572:AndGate$5295
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5316
    connect \Y $auto$rtlil.cc:3572:AndGate$5317
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5315
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5314
    connect \Y $auto$rtlil.cc:3572:AndGate$5315
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5308
    connect \Y $auto$rtlil.cc:3572:AndGate$5309
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5307
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5306
    connect \Y $auto$rtlil.cc:3572:AndGate$5307
    connect \B $auto$rtlil.cc:3571:NotGate$5305
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5300
    connect \Y $auto$rtlil.cc:3572:AndGate$5301
    connect \B $auto$rtlil.cc:3571:NotGate$5299
    connect \A $auto$rtlil.cc:3572:AndGate$5297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5296
    connect \Y $auto$rtlil.cc:3572:AndGate$5297
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5294
    connect \Y $auto$rtlil.cc:3572:AndGate$5295
    connect \B $auto$rtlil.cc:3571:NotGate$5293
    connect \A $auto$rtlil.cc:3572:AndGate$5291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5290
    connect \Y $auto$rtlil.cc:3572:AndGate$5291
    connect \B $auto$rtlil.cc:3571:NotGate$5289
    connect \A $auto$rtlil.cc:3571:NotGate$5287
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5319
end
attribute \whitebox 1
attribute \area "23.772800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xnor3_2
  wire output 4 \X
  attribute \capacitance "0.0034750000"
  wire input 3 \C
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5282
  wire $auto$rtlil.cc:3574:OrGate$5274
  wire $auto$rtlil.cc:3574:OrGate$5266
  wire $auto$rtlil.cc:3572:AndGate$5280
  wire $auto$rtlil.cc:3572:AndGate$5278
  wire $auto$rtlil.cc:3572:AndGate$5272
  wire $auto$rtlil.cc:3572:AndGate$5270
  wire $auto$rtlil.cc:3572:AndGate$5264
  wire $auto$rtlil.cc:3572:AndGate$5260
  wire $auto$rtlil.cc:3572:AndGate$5258
  wire $auto$rtlil.cc:3572:AndGate$5254
  wire $auto$rtlil.cc:3571:NotGate$5276
  wire $auto$rtlil.cc:3571:NotGate$5268
  wire $auto$rtlil.cc:3571:NotGate$5262
  wire $auto$rtlil.cc:3571:NotGate$5256
  wire $auto$rtlil.cc:3571:NotGate$5252
  wire $auto$rtlil.cc:3571:NotGate$5250
  cell $specify2 $auto$liberty.cc:754:execute$5285
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5284
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5283
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5275
    connect \Y $auto$rtlil.cc:3571:NotGate$5276
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5267
    connect \Y $auto$rtlil.cc:3571:NotGate$5268
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5261
    connect \Y $auto$rtlil.cc:3571:NotGate$5262
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5255
    connect \Y $auto$rtlil.cc:3571:NotGate$5256
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5251
    connect \Y $auto$rtlil.cc:3571:NotGate$5252
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5249
    connect \Y $auto$rtlil.cc:3571:NotGate$5250
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5281
    connect \Y $auto$rtlil.cc:3574:OrGate$5282
    connect \B $auto$rtlil.cc:3572:AndGate$5280
    connect \A $auto$rtlil.cc:3574:OrGate$5274
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5273
    connect \Y $auto$rtlil.cc:3574:OrGate$5274
    connect \B $auto$rtlil.cc:3572:AndGate$5272
    connect \A $auto$rtlil.cc:3574:OrGate$5266
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5265
    connect \Y $auto$rtlil.cc:3574:OrGate$5266
    connect \B $auto$rtlil.cc:3572:AndGate$5264
    connect \A $auto$rtlil.cc:3572:AndGate$5258
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5279
    connect \Y $auto$rtlil.cc:3572:AndGate$5280
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5278
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5277
    connect \Y $auto$rtlil.cc:3572:AndGate$5278
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5276
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5271
    connect \Y $auto$rtlil.cc:3572:AndGate$5272
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5270
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5269
    connect \Y $auto$rtlil.cc:3572:AndGate$5270
    connect \B $auto$rtlil.cc:3571:NotGate$5268
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5263
    connect \Y $auto$rtlil.cc:3572:AndGate$5264
    connect \B $auto$rtlil.cc:3571:NotGate$5262
    connect \A $auto$rtlil.cc:3572:AndGate$5260
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5259
    connect \Y $auto$rtlil.cc:3572:AndGate$5260
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5257
    connect \Y $auto$rtlil.cc:3572:AndGate$5258
    connect \B $auto$rtlil.cc:3571:NotGate$5256
    connect \A $auto$rtlil.cc:3572:AndGate$5254
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5253
    connect \Y $auto$rtlil.cc:3572:AndGate$5254
    connect \B $auto$rtlil.cc:3571:NotGate$5252
    connect \A $auto$rtlil.cc:3571:NotGate$5250
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5282
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xnor3_1
  wire output 4 \X
  attribute \capacitance "0.0034800000"
  wire input 3 \C
  attribute \capacitance "0.0052840000"
  wire input 2 \B
  attribute \capacitance "0.0024440000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5245
  wire $auto$rtlil.cc:3574:OrGate$5237
  wire $auto$rtlil.cc:3574:OrGate$5229
  wire $auto$rtlil.cc:3572:AndGate$5243
  wire $auto$rtlil.cc:3572:AndGate$5241
  wire $auto$rtlil.cc:3572:AndGate$5235
  wire $auto$rtlil.cc:3572:AndGate$5233
  wire $auto$rtlil.cc:3572:AndGate$5227
  wire $auto$rtlil.cc:3572:AndGate$5223
  wire $auto$rtlil.cc:3572:AndGate$5221
  wire $auto$rtlil.cc:3572:AndGate$5217
  wire $auto$rtlil.cc:3571:NotGate$5239
  wire $auto$rtlil.cc:3571:NotGate$5231
  wire $auto$rtlil.cc:3571:NotGate$5225
  wire $auto$rtlil.cc:3571:NotGate$5219
  wire $auto$rtlil.cc:3571:NotGate$5215
  wire $auto$rtlil.cc:3571:NotGate$5213
  cell $specify2 $auto$liberty.cc:754:execute$5248
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5247
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$5246
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5238
    connect \Y $auto$rtlil.cc:3571:NotGate$5239
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5230
    connect \Y $auto$rtlil.cc:3571:NotGate$5231
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5224
    connect \Y $auto$rtlil.cc:3571:NotGate$5225
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5218
    connect \Y $auto$rtlil.cc:3571:NotGate$5219
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5214
    connect \Y $auto$rtlil.cc:3571:NotGate$5215
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5212
    connect \Y $auto$rtlil.cc:3571:NotGate$5213
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5244
    connect \Y $auto$rtlil.cc:3574:OrGate$5245
    connect \B $auto$rtlil.cc:3572:AndGate$5243
    connect \A $auto$rtlil.cc:3574:OrGate$5237
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5236
    connect \Y $auto$rtlil.cc:3574:OrGate$5237
    connect \B $auto$rtlil.cc:3572:AndGate$5235
    connect \A $auto$rtlil.cc:3574:OrGate$5229
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5228
    connect \Y $auto$rtlil.cc:3574:OrGate$5229
    connect \B $auto$rtlil.cc:3572:AndGate$5227
    connect \A $auto$rtlil.cc:3572:AndGate$5221
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5242
    connect \Y $auto$rtlil.cc:3572:AndGate$5243
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5240
    connect \Y $auto$rtlil.cc:3572:AndGate$5241
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$5239
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5234
    connect \Y $auto$rtlil.cc:3572:AndGate$5235
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$5233
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5232
    connect \Y $auto$rtlil.cc:3572:AndGate$5233
    connect \B $auto$rtlil.cc:3571:NotGate$5231
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5226
    connect \Y $auto$rtlil.cc:3572:AndGate$5227
    connect \B $auto$rtlil.cc:3571:NotGate$5225
    connect \A $auto$rtlil.cc:3572:AndGate$5223
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5222
    connect \Y $auto$rtlil.cc:3572:AndGate$5223
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5220
    connect \Y $auto$rtlil.cc:3572:AndGate$5221
    connect \B $auto$rtlil.cc:3571:NotGate$5219
    connect \A $auto$rtlil.cc:3572:AndGate$5217
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5216
    connect \Y $auto$rtlil.cc:3572:AndGate$5217
    connect \B $auto$rtlil.cc:3571:NotGate$5215
    connect \A $auto$rtlil.cc:3571:NotGate$5213
  end
  connect \X $auto$rtlil.cc:3574:OrGate$5245
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xnor2_4
  wire output 3 \Y
  attribute \capacitance "0.0159280000"
  wire input 2 \B
  attribute \capacitance "0.0167660000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5209
  wire $auto$rtlil.cc:3572:AndGate$5207
  wire $auto$rtlil.cc:3572:AndGate$5205
  wire $auto$rtlil.cc:3571:NotGate$5203
  wire $auto$rtlil.cc:3571:NotGate$5201
  cell $specify2 $auto$liberty.cc:754:execute$5211
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$5210
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5202
    connect \Y $auto$rtlil.cc:3571:NotGate$5203
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5200
    connect \Y $auto$rtlil.cc:3571:NotGate$5201
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5208
    connect \Y $auto$rtlil.cc:3574:OrGate$5209
    connect \B $auto$rtlil.cc:3572:AndGate$5207
    connect \A $auto$rtlil.cc:3572:AndGate$5205
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5206
    connect \Y $auto$rtlil.cc:3572:AndGate$5207
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5204
    connect \Y $auto$rtlil.cc:3572:AndGate$5205
    connect \B $auto$rtlil.cc:3571:NotGate$5203
    connect \A $auto$rtlil.cc:3571:NotGate$5201
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$5209
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xnor2_2
  wire output 3 \Y
  attribute \capacitance "0.0082590000"
  wire input 2 \B
  attribute \capacitance "0.0086790000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5197
  wire $auto$rtlil.cc:3572:AndGate$5195
  wire $auto$rtlil.cc:3572:AndGate$5193
  wire $auto$rtlil.cc:3571:NotGate$5191
  wire $auto$rtlil.cc:3571:NotGate$5189
  cell $specify2 $auto$liberty.cc:754:execute$5199
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$5198
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5190
    connect \Y $auto$rtlil.cc:3571:NotGate$5191
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5188
    connect \Y $auto$rtlil.cc:3571:NotGate$5189
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5196
    connect \Y $auto$rtlil.cc:3574:OrGate$5197
    connect \B $auto$rtlil.cc:3572:AndGate$5195
    connect \A $auto$rtlil.cc:3572:AndGate$5193
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5194
    connect \Y $auto$rtlil.cc:3572:AndGate$5195
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5192
    connect \Y $auto$rtlil.cc:3572:AndGate$5193
    connect \B $auto$rtlil.cc:3571:NotGate$5191
    connect \A $auto$rtlil.cc:3571:NotGate$5189
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$5197
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__xnor2_1
  wire output 3 \Y
  attribute \capacitance "0.0045620000"
  wire input 2 \B
  attribute \capacitance "0.0045080000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$5185
  wire $auto$rtlil.cc:3572:AndGate$5183
  wire $auto$rtlil.cc:3572:AndGate$5181
  wire $auto$rtlil.cc:3571:NotGate$5179
  wire $auto$rtlil.cc:3571:NotGate$5177
  cell $specify2 $auto$liberty.cc:754:execute$5187
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$5186
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5178
    connect \Y $auto$rtlil.cc:3571:NotGate$5179
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5176
    connect \Y $auto$rtlil.cc:3571:NotGate$5177
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5184
    connect \Y $auto$rtlil.cc:3574:OrGate$5185
    connect \B $auto$rtlil.cc:3572:AndGate$5183
    connect \A $auto$rtlil.cc:3572:AndGate$5181
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5182
    connect \Y $auto$rtlil.cc:3572:AndGate$5183
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5180
    connect \Y $auto$rtlil.cc:3572:AndGate$5181
    connect \B $auto$rtlil.cc:3571:NotGate$5179
    connect \A $auto$rtlil.cc:3571:NotGate$5177
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$5185
end
attribute \whitebox 1
attribute \area "40.038400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sedfxtp_4
  attribute \capacitance "0.0029420000"
  wire input 6 \SCE
  attribute \capacitance "0.0017260000"
  wire input 5 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0032910000"
  wire input 4 \DE
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0017740000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5173
  wire $auto$rtlil.cc:3574:OrGate$5169
  wire $auto$rtlil.cc:3572:AndGate$5171
  wire $auto$rtlil.cc:3572:AndGate$5167
  wire $auto$rtlil.cc:3572:AndGate$5163
  wire $auto$rtlil.cc:3572:AndGate$5159
  wire $auto$rtlil.cc:3572:AndGate$5155
  wire $auto$rtlil.cc:3571:NotGate$5165
  wire $auto$rtlil.cc:3571:NotGate$5161
  wire $auto$rtlil.cc:3571:NotGate$5157
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5164
    connect \Y $auto$rtlil.cc:3571:NotGate$5165
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5160
    connect \Y $auto$rtlil.cc:3571:NotGate$5161
    connect \A \DE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5156
    connect \Y $auto$rtlil.cc:3571:NotGate$5157
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5175
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5173
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5174
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5172
    connect \Y $auto$rtlil.cc:3574:OrGate$5173
    connect \B $auto$rtlil.cc:3572:AndGate$5171
    connect \A $auto$rtlil.cc:3574:OrGate$5169
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5168
    connect \Y $auto$rtlil.cc:3574:OrGate$5169
    connect \B $auto$rtlil.cc:3572:AndGate$5167
    connect \A $auto$rtlil.cc:3572:AndGate$5159
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5170
    connect \Y $auto$rtlil.cc:3572:AndGate$5171
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5166
    connect \Y $auto$rtlil.cc:3572:AndGate$5167
    connect \B $auto$rtlil.cc:3571:NotGate$5165
    connect \A $auto$rtlil.cc:3572:AndGate$5163
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5162
    connect \Y $auto$rtlil.cc:3572:AndGate$5163
    connect \B $auto$rtlil.cc:3571:NotGate$5161
    connect \A \IQ
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5158
    connect \Y $auto$rtlil.cc:3572:AndGate$5159
    connect \B $auto$rtlil.cc:3571:NotGate$5157
    connect \A $auto$rtlil.cc:3572:AndGate$5155
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5154
    connect \Y $auto$rtlil.cc:3572:AndGate$5155
    connect \B \DE
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "37.536000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sedfxtp_2
  attribute \capacitance "0.0029600000"
  wire input 6 \SCE
  attribute \capacitance "0.0017260000"
  wire input 5 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0032920000"
  wire input 4 \DE
  attribute \capacitance "0.0017650000"
  wire input 2 \D
  attribute \capacitance "0.0017680000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5151
  wire $auto$rtlil.cc:3574:OrGate$5147
  wire $auto$rtlil.cc:3572:AndGate$5149
  wire $auto$rtlil.cc:3572:AndGate$5145
  wire $auto$rtlil.cc:3572:AndGate$5141
  wire $auto$rtlil.cc:3572:AndGate$5137
  wire $auto$rtlil.cc:3572:AndGate$5133
  wire $auto$rtlil.cc:3571:NotGate$5143
  wire $auto$rtlil.cc:3571:NotGate$5139
  wire $auto$rtlil.cc:3571:NotGate$5135
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5142
    connect \Y $auto$rtlil.cc:3571:NotGate$5143
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5138
    connect \Y $auto$rtlil.cc:3571:NotGate$5139
    connect \A \DE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5134
    connect \Y $auto$rtlil.cc:3571:NotGate$5135
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5153
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5151
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5152
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5150
    connect \Y $auto$rtlil.cc:3574:OrGate$5151
    connect \B $auto$rtlil.cc:3572:AndGate$5149
    connect \A $auto$rtlil.cc:3574:OrGate$5147
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5146
    connect \Y $auto$rtlil.cc:3574:OrGate$5147
    connect \B $auto$rtlil.cc:3572:AndGate$5145
    connect \A $auto$rtlil.cc:3572:AndGate$5137
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5148
    connect \Y $auto$rtlil.cc:3572:AndGate$5149
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5144
    connect \Y $auto$rtlil.cc:3572:AndGate$5145
    connect \B $auto$rtlil.cc:3571:NotGate$5143
    connect \A $auto$rtlil.cc:3572:AndGate$5141
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5140
    connect \Y $auto$rtlil.cc:3572:AndGate$5141
    connect \B $auto$rtlil.cc:3571:NotGate$5139
    connect \A \IQ
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5136
    connect \Y $auto$rtlil.cc:3572:AndGate$5137
    connect \B $auto$rtlil.cc:3571:NotGate$5135
    connect \A $auto$rtlil.cc:3572:AndGate$5133
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5132
    connect \Y $auto$rtlil.cc:3572:AndGate$5133
    connect \B \DE
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "36.284800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sedfxtp_1
  attribute \capacitance "0.0029610000"
  wire input 6 \SCE
  attribute \capacitance "0.0017270000"
  wire input 5 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0032910000"
  wire input 4 \DE
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0017670000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5129
  wire $auto$rtlil.cc:3574:OrGate$5125
  wire $auto$rtlil.cc:3572:AndGate$5127
  wire $auto$rtlil.cc:3572:AndGate$5123
  wire $auto$rtlil.cc:3572:AndGate$5119
  wire $auto$rtlil.cc:3572:AndGate$5115
  wire $auto$rtlil.cc:3572:AndGate$5111
  wire $auto$rtlil.cc:3571:NotGate$5121
  wire $auto$rtlil.cc:3571:NotGate$5117
  wire $auto$rtlil.cc:3571:NotGate$5113
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5120
    connect \Y $auto$rtlil.cc:3571:NotGate$5121
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5116
    connect \Y $auto$rtlil.cc:3571:NotGate$5117
    connect \A \DE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5112
    connect \Y $auto$rtlil.cc:3571:NotGate$5113
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5131
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5129
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5130
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5128
    connect \Y $auto$rtlil.cc:3574:OrGate$5129
    connect \B $auto$rtlil.cc:3572:AndGate$5127
    connect \A $auto$rtlil.cc:3574:OrGate$5125
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5124
    connect \Y $auto$rtlil.cc:3574:OrGate$5125
    connect \B $auto$rtlil.cc:3572:AndGate$5123
    connect \A $auto$rtlil.cc:3572:AndGate$5115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5126
    connect \Y $auto$rtlil.cc:3572:AndGate$5127
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5122
    connect \Y $auto$rtlil.cc:3572:AndGate$5123
    connect \B $auto$rtlil.cc:3571:NotGate$5121
    connect \A $auto$rtlil.cc:3572:AndGate$5119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5118
    connect \Y $auto$rtlil.cc:3572:AndGate$5119
    connect \B $auto$rtlil.cc:3571:NotGate$5117
    connect \A \IQ
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5114
    connect \Y $auto$rtlil.cc:3572:AndGate$5115
    connect \B $auto$rtlil.cc:3571:NotGate$5113
    connect \A $auto$rtlil.cc:3572:AndGate$5111
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5110
    connect \Y $auto$rtlil.cc:3572:AndGate$5111
    connect \B \DE
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "41.289600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sedfxbp_2
  attribute \capacitance "0.0029540000"
  wire input 7 \SCE
  attribute \capacitance "0.0017260000"
  wire input 6 \SCD
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0033020000"
  wire input 5 \DE
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0017640000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5107
  wire $auto$rtlil.cc:3574:OrGate$5103
  wire $auto$rtlil.cc:3572:AndGate$5105
  wire $auto$rtlil.cc:3572:AndGate$5101
  wire $auto$rtlil.cc:3572:AndGate$5097
  wire $auto$rtlil.cc:3572:AndGate$5093
  wire $auto$rtlil.cc:3572:AndGate$5089
  wire $auto$rtlil.cc:3571:NotGate$5099
  wire $auto$rtlil.cc:3571:NotGate$5095
  wire $auto$rtlil.cc:3571:NotGate$5091
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5098
    connect \Y $auto$rtlil.cc:3571:NotGate$5099
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5094
    connect \Y $auto$rtlil.cc:3571:NotGate$5095
    connect \A \DE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5090
    connect \Y $auto$rtlil.cc:3571:NotGate$5091
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5109
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5107
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5108
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5106
    connect \Y $auto$rtlil.cc:3574:OrGate$5107
    connect \B $auto$rtlil.cc:3572:AndGate$5105
    connect \A $auto$rtlil.cc:3574:OrGate$5103
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5102
    connect \Y $auto$rtlil.cc:3574:OrGate$5103
    connect \B $auto$rtlil.cc:3572:AndGate$5101
    connect \A $auto$rtlil.cc:3572:AndGate$5093
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5104
    connect \Y $auto$rtlil.cc:3572:AndGate$5105
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5100
    connect \Y $auto$rtlil.cc:3572:AndGate$5101
    connect \B $auto$rtlil.cc:3571:NotGate$5099
    connect \A $auto$rtlil.cc:3572:AndGate$5097
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5096
    connect \Y $auto$rtlil.cc:3572:AndGate$5097
    connect \B $auto$rtlil.cc:3571:NotGate$5095
    connect \A \IQ
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5092
    connect \Y $auto$rtlil.cc:3572:AndGate$5093
    connect \B $auto$rtlil.cc:3571:NotGate$5091
    connect \A $auto$rtlil.cc:3572:AndGate$5089
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5088
    connect \Y $auto$rtlil.cc:3572:AndGate$5089
    connect \B \DE
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "38.787200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sedfxbp_1
  attribute \capacitance "0.0029600000"
  wire input 7 \SCE
  attribute \capacitance "0.0017260000"
  wire input 6 \SCD
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0033020000"
  wire input 5 \DE
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0017580000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5085
  wire $auto$rtlil.cc:3574:OrGate$5081
  wire $auto$rtlil.cc:3572:AndGate$5083
  wire $auto$rtlil.cc:3572:AndGate$5079
  wire $auto$rtlil.cc:3572:AndGate$5075
  wire $auto$rtlil.cc:3572:AndGate$5071
  wire $auto$rtlil.cc:3572:AndGate$5067
  wire $auto$rtlil.cc:3571:NotGate$5077
  wire $auto$rtlil.cc:3571:NotGate$5073
  wire $auto$rtlil.cc:3571:NotGate$5069
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5076
    connect \Y $auto$rtlil.cc:3571:NotGate$5077
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5072
    connect \Y $auto$rtlil.cc:3571:NotGate$5073
    connect \A \DE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5068
    connect \Y $auto$rtlil.cc:3571:NotGate$5069
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5087
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5085
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5086
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5084
    connect \Y $auto$rtlil.cc:3574:OrGate$5085
    connect \B $auto$rtlil.cc:3572:AndGate$5083
    connect \A $auto$rtlil.cc:3574:OrGate$5081
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5080
    connect \Y $auto$rtlil.cc:3574:OrGate$5081
    connect \B $auto$rtlil.cc:3572:AndGate$5079
    connect \A $auto$rtlil.cc:3572:AndGate$5071
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5082
    connect \Y $auto$rtlil.cc:3572:AndGate$5083
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5078
    connect \Y $auto$rtlil.cc:3572:AndGate$5079
    connect \B $auto$rtlil.cc:3571:NotGate$5077
    connect \A $auto$rtlil.cc:3572:AndGate$5075
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5074
    connect \Y $auto$rtlil.cc:3572:AndGate$5075
    connect \B $auto$rtlil.cc:3571:NotGate$5073
    connect \A \IQ
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5070
    connect \Y $auto$rtlil.cc:3572:AndGate$5071
    connect \B $auto$rtlil.cc:3571:NotGate$5069
    connect \A $auto$rtlil.cc:3572:AndGate$5067
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5066
    connect \Y $auto$rtlil.cc:3572:AndGate$5067
    connect \B \DE
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \blackbox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdlclkp_4
  attribute \capacitance "0.0018340000"
  wire input 4 \SCE
  wire output 3 \GCLK
  attribute \capacitance "0.0019350000"
  wire input 2 \GATE
  attribute \capacitance "0.0042780000"
  wire input 1 \CLK
end
attribute \blackbox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdlclkp_2
  attribute \capacitance "0.0018270000"
  wire input 4 \SCE
  wire output 3 \GCLK
  attribute \capacitance "0.0019120000"
  wire input 2 \GATE
  attribute \capacitance "0.0036390000"
  wire input 1 \CLK
end
attribute \blackbox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdlclkp_1
  attribute \capacitance "0.0018290000"
  wire input 4 \SCE
  wire output 3 \GCLK
  attribute \capacitance "0.0018960000"
  wire input 2 \GATE
  attribute \capacitance "0.0036450000"
  wire input 1 \CLK
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfxtp_4
  attribute \capacitance "0.0033760000"
  wire input 5 \SCE
  attribute \capacitance "0.0018160000"
  wire input 4 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016930000"
  wire input 2 \D
  attribute \capacitance "0.0017750000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5063
  wire $auto$rtlil.cc:3572:AndGate$5061
  wire $auto$rtlil.cc:3572:AndGate$5059
  wire $auto$rtlil.cc:3571:NotGate$5057
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5056
    connect \Y $auto$rtlil.cc:3571:NotGate$5057
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5065
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5063
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5064
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5062
    connect \Y $auto$rtlil.cc:3574:OrGate$5063
    connect \B $auto$rtlil.cc:3572:AndGate$5061
    connect \A $auto$rtlil.cc:3572:AndGate$5059
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5060
    connect \Y $auto$rtlil.cc:3572:AndGate$5061
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5058
    connect \Y $auto$rtlil.cc:3572:AndGate$5059
    connect \B $auto$rtlil.cc:3571:NotGate$5057
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfxtp_2
  attribute \capacitance "0.0033690000"
  wire input 5 \SCE
  attribute \capacitance "0.0018140000"
  wire input 4 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016920000"
  wire input 2 \D
  attribute \capacitance "0.0017840000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5053
  wire $auto$rtlil.cc:3572:AndGate$5051
  wire $auto$rtlil.cc:3572:AndGate$5049
  wire $auto$rtlil.cc:3571:NotGate$5047
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5046
    connect \Y $auto$rtlil.cc:3571:NotGate$5047
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5055
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5053
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5054
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5052
    connect \Y $auto$rtlil.cc:3574:OrGate$5053
    connect \B $auto$rtlil.cc:3572:AndGate$5051
    connect \A $auto$rtlil.cc:3572:AndGate$5049
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5050
    connect \Y $auto$rtlil.cc:3572:AndGate$5051
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5048
    connect \Y $auto$rtlil.cc:3572:AndGate$5049
    connect \B $auto$rtlil.cc:3571:NotGate$5047
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfxtp_1
  attribute \capacitance "0.0033870000"
  wire input 5 \SCE
  attribute \capacitance "0.0018110000"
  wire input 4 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016960000"
  wire input 2 \D
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5043
  wire $auto$rtlil.cc:3572:AndGate$5041
  wire $auto$rtlil.cc:3572:AndGate$5039
  wire $auto$rtlil.cc:3571:NotGate$5037
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5036
    connect \Y $auto$rtlil.cc:3571:NotGate$5037
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5045
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5043
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5044
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5042
    connect \Y $auto$rtlil.cc:3574:OrGate$5043
    connect \B $auto$rtlil.cc:3572:AndGate$5041
    connect \A $auto$rtlil.cc:3572:AndGate$5039
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5040
    connect \Y $auto$rtlil.cc:3572:AndGate$5041
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5038
    connect \Y $auto$rtlil.cc:3572:AndGate$5039
    connect \B $auto$rtlil.cc:3571:NotGate$5037
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "32.531200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfxbp_2
  attribute \capacitance "0.0033670000"
  wire input 6 \SCE
  attribute \capacitance "0.0018240000"
  wire input 5 \SCD
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016930000"
  wire input 2 \D
  attribute \capacitance "0.0017850000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5033
  wire $auto$rtlil.cc:3572:AndGate$5031
  wire $auto$rtlil.cc:3572:AndGate$5029
  wire $auto$rtlil.cc:3571:NotGate$5027
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5026
    connect \Y $auto$rtlil.cc:3571:NotGate$5027
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5035
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5033
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5034
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5032
    connect \Y $auto$rtlil.cc:3574:OrGate$5033
    connect \B $auto$rtlil.cc:3572:AndGate$5031
    connect \A $auto$rtlil.cc:3572:AndGate$5029
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5030
    connect \Y $auto$rtlil.cc:3572:AndGate$5031
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5028
    connect \Y $auto$rtlil.cc:3572:AndGate$5029
    connect \B $auto$rtlil.cc:3571:NotGate$5027
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfxbp_1
  attribute \capacitance "0.0033610000"
  wire input 6 \SCE
  attribute \capacitance "0.0018150000"
  wire input 5 \SCD
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016980000"
  wire input 2 \D
  attribute \capacitance "0.0017840000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5023
  wire $auto$rtlil.cc:3572:AndGate$5021
  wire $auto$rtlil.cc:3572:AndGate$5019
  wire $auto$rtlil.cc:3571:NotGate$5017
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5016
    connect \Y $auto$rtlil.cc:3571:NotGate$5017
    connect \A \SCE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$5025
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5023
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5024
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5022
    connect \Y $auto$rtlil.cc:3574:OrGate$5023
    connect \B $auto$rtlil.cc:3572:AndGate$5021
    connect \A $auto$rtlil.cc:3572:AndGate$5019
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5020
    connect \Y $auto$rtlil.cc:3572:AndGate$5021
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5018
    connect \Y $auto$rtlil.cc:3572:AndGate$5019
    connect \B $auto$rtlil.cc:3571:NotGate$5017
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "37.536000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfstp_4
  attribute \capacitance "0.0033200000"
  wire input 4 \SET_B
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$5011
  wire $auto$rtlil.cc:3572:AndGate$5009
  wire $auto$rtlil.cc:3572:AndGate$5007
  wire $auto$rtlil.cc:3571:NotGate$5013
  wire $auto$rtlil.cc:3571:NotGate$5005
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5012
    connect \Y $auto$rtlil.cc:3571:NotGate$5013
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5004
    connect \Y $auto$rtlil.cc:3571:NotGate$5005
    connect \A \SCE
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$5015
    connect \R \SET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$5011
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5014
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5010
    connect \Y $auto$rtlil.cc:3574:OrGate$5011
    connect \B $auto$rtlil.cc:3572:AndGate$5009
    connect \A $auto$rtlil.cc:3572:AndGate$5007
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5008
    connect \Y $auto$rtlil.cc:3572:AndGate$5009
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5006
    connect \Y $auto$rtlil.cc:3572:AndGate$5007
    connect \B $auto$rtlil.cc:3571:NotGate$5005
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfstp_2
  attribute \capacitance "0.0033190000"
  wire input 4 \SET_B
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  attribute \capacitance "0.0019580000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4999
  wire $auto$rtlil.cc:3572:AndGate$4997
  wire $auto$rtlil.cc:3572:AndGate$4995
  wire $auto$rtlil.cc:3571:NotGate$5001
  wire $auto$rtlil.cc:3571:NotGate$4993
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5000
    connect \Y $auto$rtlil.cc:3571:NotGate$5001
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4992
    connect \Y $auto$rtlil.cc:3571:NotGate$4993
    connect \A \SCE
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$5003
    connect \R \SET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4999
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$5002
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4998
    connect \Y $auto$rtlil.cc:3574:OrGate$4999
    connect \B $auto$rtlil.cc:3572:AndGate$4997
    connect \A $auto$rtlil.cc:3572:AndGate$4995
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4996
    connect \Y $auto$rtlil.cc:3572:AndGate$4997
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4994
    connect \Y $auto$rtlil.cc:3572:AndGate$4995
    connect \B $auto$rtlil.cc:3571:NotGate$4993
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "33.782400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfstp_1
  attribute \capacitance "0.0033190000"
  wire input 4 \SET_B
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4987
  wire $auto$rtlil.cc:3572:AndGate$4985
  wire $auto$rtlil.cc:3572:AndGate$4983
  wire $auto$rtlil.cc:3571:NotGate$4989
  wire $auto$rtlil.cc:3571:NotGate$4981
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4988
    connect \Y $auto$rtlil.cc:3571:NotGate$4989
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4980
    connect \Y $auto$rtlil.cc:3571:NotGate$4981
    connect \A \SCE
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$4991
    connect \R \SET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4987
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4990
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4986
    connect \Y $auto$rtlil.cc:3574:OrGate$4987
    connect \B $auto$rtlil.cc:3572:AndGate$4985
    connect \A $auto$rtlil.cc:3572:AndGate$4983
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4984
    connect \Y $auto$rtlil.cc:3572:AndGate$4985
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4982
    connect \Y $auto$rtlil.cc:3572:AndGate$4983
    connect \B $auto$rtlil.cc:3571:NotGate$4981
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "38.787200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfsbp_2
  attribute \capacitance "0.0033290000"
  wire input 5 \SET_B
  attribute \capacitance "0.0035350000"
  wire input 7 \SCE
  attribute \capacitance "0.0017310000"
  wire input 6 \SCD
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0018570000"
  wire input 2 \D
  attribute \capacitance "0.0019810000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4975
  wire $auto$rtlil.cc:3572:AndGate$4973
  wire $auto$rtlil.cc:3572:AndGate$4971
  wire $auto$rtlil.cc:3571:NotGate$4977
  wire $auto$rtlil.cc:3571:NotGate$4969
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4976
    connect \Y $auto$rtlil.cc:3571:NotGate$4977
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4968
    connect \Y $auto$rtlil.cc:3571:NotGate$4969
    connect \A \SCE
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$4979
    connect \R \SET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4975
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4978
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4974
    connect \Y $auto$rtlil.cc:3574:OrGate$4975
    connect \B $auto$rtlil.cc:3572:AndGate$4973
    connect \A $auto$rtlil.cc:3572:AndGate$4971
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4972
    connect \Y $auto$rtlil.cc:3572:AndGate$4973
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4970
    connect \Y $auto$rtlil.cc:3572:AndGate$4971
    connect \B $auto$rtlil.cc:3571:NotGate$4969
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "36.284800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfsbp_1
  attribute \capacitance "0.0033440000"
  wire input 5 \SET_B
  attribute \capacitance "0.0035260000"
  wire input 7 \SCE
  attribute \capacitance "0.0017350000"
  wire input 6 \SCD
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0018640000"
  wire input 2 \D
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4963
  wire $auto$rtlil.cc:3572:AndGate$4961
  wire $auto$rtlil.cc:3572:AndGate$4959
  wire $auto$rtlil.cc:3571:NotGate$4965
  wire $auto$rtlil.cc:3571:NotGate$4957
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4964
    connect \Y $auto$rtlil.cc:3571:NotGate$4965
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4956
    connect \Y $auto$rtlil.cc:3571:NotGate$4957
    connect \A \SCE
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$4967
    connect \R \SET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4963
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4966
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4962
    connect \Y $auto$rtlil.cc:3574:OrGate$4963
    connect \B $auto$rtlil.cc:3572:AndGate$4961
    connect \A $auto$rtlil.cc:3572:AndGate$4959
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4960
    connect \Y $auto$rtlil.cc:3572:AndGate$4961
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4958
    connect \Y $auto$rtlil.cc:3572:AndGate$4959
    connect \B $auto$rtlil.cc:3571:NotGate$4957
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfrtp_4
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0035230000"
  wire input 4 \RESET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  attribute \capacitance "0.0024390000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4953
  wire $auto$rtlil.cc:3572:AndGate$4951
  wire $auto$rtlil.cc:3572:AndGate$4949
  wire $auto$rtlil.cc:3571:NotGate$4947
  wire $auto$rtlil.cc:3571:NotGate$4945
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4946
    connect \Y $auto$rtlil.cc:3571:NotGate$4947
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4944
    connect \Y $auto$rtlil.cc:3571:NotGate$4945
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$4955
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4953
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4954
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4952
    connect \Y $auto$rtlil.cc:3574:OrGate$4953
    connect \B $auto$rtlil.cc:3572:AndGate$4951
    connect \A $auto$rtlil.cc:3572:AndGate$4949
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4950
    connect \Y $auto$rtlil.cc:3572:AndGate$4951
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4948
    connect \Y $auto$rtlil.cc:3572:AndGate$4949
    connect \B $auto$rtlil.cc:3571:NotGate$4947
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "32.531200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfrtp_2
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0035310000"
  wire input 4 \RESET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  attribute \capacitance "0.0024370000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4941
  wire $auto$rtlil.cc:3572:AndGate$4939
  wire $auto$rtlil.cc:3572:AndGate$4937
  wire $auto$rtlil.cc:3571:NotGate$4935
  wire $auto$rtlil.cc:3571:NotGate$4933
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4934
    connect \Y $auto$rtlil.cc:3571:NotGate$4935
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4932
    connect \Y $auto$rtlil.cc:3571:NotGate$4933
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$4943
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4941
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4942
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4940
    connect \Y $auto$rtlil.cc:3574:OrGate$4941
    connect \B $auto$rtlil.cc:3572:AndGate$4939
    connect \A $auto$rtlil.cc:3572:AndGate$4937
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4938
    connect \Y $auto$rtlil.cc:3572:AndGate$4939
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4936
    connect \Y $auto$rtlil.cc:3572:AndGate$4937
    connect \B $auto$rtlil.cc:3571:NotGate$4935
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "31.280000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfrtp_1
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0035390000"
  wire input 4 \RESET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  attribute \capacitance "0.0024400000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4929
  wire $auto$rtlil.cc:3572:AndGate$4927
  wire $auto$rtlil.cc:3572:AndGate$4925
  wire $auto$rtlil.cc:3571:NotGate$4923
  wire $auto$rtlil.cc:3571:NotGate$4921
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4922
    connect \Y $auto$rtlil.cc:3571:NotGate$4923
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4920
    connect \Y $auto$rtlil.cc:3571:NotGate$4921
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$4931
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4929
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4930
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4928
    connect \Y $auto$rtlil.cc:3574:OrGate$4929
    connect \B $auto$rtlil.cc:3572:AndGate$4927
    connect \A $auto$rtlil.cc:3572:AndGate$4925
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4926
    connect \Y $auto$rtlil.cc:3572:AndGate$4927
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4924
    connect \Y $auto$rtlil.cc:3572:AndGate$4925
    connect \B $auto$rtlil.cc:3571:NotGate$4923
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "31.280000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfrtn_1
  attribute \capacitance "0.0036840000"
  wire input 6 \SCE
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0035030000"
  wire input 4 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016130000"
  wire input 1 \D
  attribute \capacitance "0.0024530000"
  wire input 3 \CLK_N
  wire $auto$rtlil.cc:3574:OrGate$4917
  wire $auto$rtlil.cc:3572:AndGate$4915
  wire $auto$rtlil.cc:3572:AndGate$4913
  wire $auto$rtlil.cc:3571:NotGate$4911
  wire $auto$rtlil.cc:3571:NotGate$4909
  wire $auto$rtlil.cc:3571:NotGate$4907
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4910
    connect \Y $auto$rtlil.cc:3571:NotGate$4911
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4908
    connect \Y $auto$rtlil.cc:3571:NotGate$4909
    connect \A \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4906
    connect \Y $auto$rtlil.cc:3571:NotGate$4907
    connect \A \RESET_B
  end
  cell $_DFF_NN0_ $auto$liberty.cc:255:create_ff$4919
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4917
    connect \C \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4918
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4916
    connect \Y $auto$rtlil.cc:3574:OrGate$4917
    connect \B $auto$rtlil.cc:3572:AndGate$4915
    connect \A $auto$rtlil.cc:3572:AndGate$4913
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4914
    connect \Y $auto$rtlil.cc:3572:AndGate$4915
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4912
    connect \Y $auto$rtlil.cc:3572:AndGate$4913
    connect \B $auto$rtlil.cc:3571:NotGate$4911
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "36.284800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfrbp_2
  attribute \capacitance "0.0036860000"
  wire input 7 \SCE
  attribute \capacitance "0.0018710000"
  wire input 6 \SCD
  attribute \capacitance "0.0035140000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  attribute \capacitance "0.0024460000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4903
  wire $auto$rtlil.cc:3572:AndGate$4901
  wire $auto$rtlil.cc:3572:AndGate$4899
  wire $auto$rtlil.cc:3571:NotGate$4897
  wire $auto$rtlil.cc:3571:NotGate$4895
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4896
    connect \Y $auto$rtlil.cc:3571:NotGate$4897
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4894
    connect \Y $auto$rtlil.cc:3571:NotGate$4895
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$4905
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4903
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4904
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4902
    connect \Y $auto$rtlil.cc:3574:OrGate$4903
    connect \B $auto$rtlil.cc:3572:AndGate$4901
    connect \A $auto$rtlil.cc:3572:AndGate$4899
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4900
    connect \Y $auto$rtlil.cc:3572:AndGate$4901
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4898
    connect \Y $auto$rtlil.cc:3572:AndGate$4899
    connect \B $auto$rtlil.cc:3571:NotGate$4897
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfrbp_1
  attribute \capacitance "0.0036860000"
  wire input 7 \SCE
  attribute \capacitance "0.0018710000"
  wire input 6 \SCD
  attribute \capacitance "0.0035110000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  attribute \capacitance "0.0024510000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4891
  wire $auto$rtlil.cc:3572:AndGate$4889
  wire $auto$rtlil.cc:3572:AndGate$4887
  wire $auto$rtlil.cc:3571:NotGate$4885
  wire $auto$rtlil.cc:3571:NotGate$4883
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4884
    connect \Y $auto$rtlil.cc:3571:NotGate$4885
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4882
    connect \Y $auto$rtlil.cc:3571:NotGate$4883
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$4893
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4891
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4892
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4890
    connect \Y $auto$rtlil.cc:3574:OrGate$4891
    connect \B $auto$rtlil.cc:3572:AndGate$4889
    connect \A $auto$rtlil.cc:3572:AndGate$4887
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4888
    connect \Y $auto$rtlil.cc:3572:AndGate$4889
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4886
    connect \Y $auto$rtlil.cc:3572:AndGate$4887
    connect \B $auto$rtlil.cc:3571:NotGate$4885
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "38.787200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfbbp_1
  attribute \capacitance "0.0034300000"
  wire input 6 \SET_B
  attribute \capacitance "0.0026210000"
  wire input 8 \SCE
  attribute \capacitance "0.0017440000"
  wire input 7 \SCD
  attribute \capacitance "0.0016390000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0015420000"
  wire input 2 \D
  attribute \capacitance "0.0017630000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$4877
  wire $auto$rtlil.cc:3572:AndGate$4875
  wire $auto$rtlil.cc:3572:AndGate$4873
  wire $auto$rtlil.cc:3571:NotGate$4879
  wire $auto$rtlil.cc:3571:NotGate$4871
  wire $auto$rtlil.cc:3571:NotGate$4869
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4878
    connect \Y $auto$rtlil.cc:3571:NotGate$4879
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4870
    connect \Y $auto$rtlil.cc:3571:NotGate$4871
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4868
    connect \Y $auto$rtlil.cc:3571:NotGate$4869
    connect \A \RESET_B
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:255:create_ff$4881
    connect \S \SET_B
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4877
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4880
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4876
    connect \Y $auto$rtlil.cc:3574:OrGate$4877
    connect \B $auto$rtlil.cc:3572:AndGate$4875
    connect \A $auto$rtlil.cc:3572:AndGate$4873
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4874
    connect \Y $auto$rtlil.cc:3572:AndGate$4875
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4872
    connect \Y $auto$rtlil.cc:3572:AndGate$4873
    connect \B $auto$rtlil.cc:3571:NotGate$4871
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "41.289600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfbbn_2
  attribute \capacitance "0.0034250000"
  wire input 6 \SET_B
  attribute \capacitance "0.0026180000"
  wire input 8 \SCE
  attribute \capacitance "0.0017590000"
  wire input 7 \SCD
  attribute \capacitance "0.0016250000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0015420000"
  wire input 1 \D
  attribute \capacitance "0.0017700000"
  wire input 3 \CLK_N
  wire $auto$rtlil.cc:3574:OrGate$4863
  wire $auto$rtlil.cc:3572:AndGate$4861
  wire $auto$rtlil.cc:3572:AndGate$4859
  wire $auto$rtlil.cc:3571:NotGate$4865
  wire $auto$rtlil.cc:3571:NotGate$4857
  wire $auto$rtlil.cc:3571:NotGate$4855
  wire $auto$rtlil.cc:3571:NotGate$4853
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4864
    connect \Y $auto$rtlil.cc:3571:NotGate$4865
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4856
    connect \Y $auto$rtlil.cc:3571:NotGate$4857
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4854
    connect \Y $auto$rtlil.cc:3571:NotGate$4855
    connect \A \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4852
    connect \Y $auto$rtlil.cc:3571:NotGate$4853
    connect \A \RESET_B
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:255:create_ff$4867
    connect \S \SET_B
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4863
    connect \C \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4866
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4862
    connect \Y $auto$rtlil.cc:3574:OrGate$4863
    connect \B $auto$rtlil.cc:3572:AndGate$4861
    connect \A $auto$rtlil.cc:3572:AndGate$4859
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4860
    connect \Y $auto$rtlil.cc:3572:AndGate$4861
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4858
    connect \Y $auto$rtlil.cc:3572:AndGate$4859
    connect \B $auto$rtlil.cc:3571:NotGate$4857
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "38.787200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__sdfbbn_1
  attribute \capacitance "0.0034340000"
  wire input 6 \SET_B
  attribute \capacitance "0.0026290000"
  wire input 8 \SCE
  attribute \capacitance "0.0017630000"
  wire input 7 \SCD
  attribute \capacitance "0.0016200000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0015380000"
  wire input 1 \D
  attribute \capacitance "0.0017800000"
  wire input 3 \CLK_N
  wire $auto$rtlil.cc:3574:OrGate$4847
  wire $auto$rtlil.cc:3572:AndGate$4845
  wire $auto$rtlil.cc:3572:AndGate$4843
  wire $auto$rtlil.cc:3571:NotGate$4849
  wire $auto$rtlil.cc:3571:NotGate$4841
  wire $auto$rtlil.cc:3571:NotGate$4839
  wire $auto$rtlil.cc:3571:NotGate$4837
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4848
    connect \Y $auto$rtlil.cc:3571:NotGate$4849
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4840
    connect \Y $auto$rtlil.cc:3571:NotGate$4841
    connect \A \SCE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4838
    connect \Y $auto$rtlil.cc:3571:NotGate$4839
    connect \A \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4836
    connect \Y $auto$rtlil.cc:3571:NotGate$4837
    connect \A \RESET_B
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:255:create_ff$4851
    connect \S \SET_B
    connect \R \RESET_B
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$4847
    connect \C \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$4850
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4846
    connect \Y $auto$rtlil.cc:3574:OrGate$4847
    connect \B $auto$rtlil.cc:3572:AndGate$4845
    connect \A $auto$rtlil.cc:3572:AndGate$4843
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4844
    connect \Y $auto$rtlil.cc:3572:AndGate$4845
    connect \B \SCE
    connect \A \SCD
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4842
    connect \Y $auto$rtlil.cc:3572:AndGate$4843
    connect \B $auto$rtlil.cc:3571:NotGate$4841
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__probec_p_8
  wire output 2 \X
  attribute \capacitance "0.0068760000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$4835
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__probe_p_8
  wire output 2 \X
  attribute \capacitance "0.0068580000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$4834
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4bb_4
  wire output 3 \X
  attribute \capacitance "0.0013970000"
  wire input 5 \D_N
  attribute \capacitance "0.0015030000"
  wire input 4 \C_N
  attribute \capacitance "0.0024190000"
  wire input 2 \B
  attribute \capacitance "0.0023650000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4829
  wire $auto$rtlil.cc:3574:OrGate$4825
  wire $auto$rtlil.cc:3574:OrGate$4821
  wire $auto$rtlil.cc:3571:NotGate$4827
  wire $auto$rtlil.cc:3571:NotGate$4823
  cell $specify2 $auto$liberty.cc:754:execute$4833
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4832
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4831
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4830
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4826
    connect \Y $auto$rtlil.cc:3571:NotGate$4827
    connect \A \D_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4822
    connect \Y $auto$rtlil.cc:3571:NotGate$4823
    connect \A \C_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4828
    connect \Y $auto$rtlil.cc:3574:OrGate$4829
    connect \B $auto$rtlil.cc:3571:NotGate$4827
    connect \A $auto$rtlil.cc:3574:OrGate$4825
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4824
    connect \Y $auto$rtlil.cc:3574:OrGate$4825
    connect \B $auto$rtlil.cc:3571:NotGate$4823
    connect \A $auto$rtlil.cc:3574:OrGate$4821
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4820
    connect \Y $auto$rtlil.cc:3574:OrGate$4821
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4829
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4bb_2
  wire output 3 \X
  attribute \capacitance "0.0014070000"
  wire input 5 \D_N
  attribute \capacitance "0.0015170000"
  wire input 4 \C_N
  attribute \capacitance "0.0015340000"
  wire input 2 \B
  attribute \capacitance "0.0014890000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4815
  wire $auto$rtlil.cc:3574:OrGate$4811
  wire $auto$rtlil.cc:3574:OrGate$4807
  wire $auto$rtlil.cc:3571:NotGate$4813
  wire $auto$rtlil.cc:3571:NotGate$4809
  cell $specify2 $auto$liberty.cc:754:execute$4819
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4818
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4817
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4816
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4812
    connect \Y $auto$rtlil.cc:3571:NotGate$4813
    connect \A \D_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4808
    connect \Y $auto$rtlil.cc:3571:NotGate$4809
    connect \A \C_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4814
    connect \Y $auto$rtlil.cc:3574:OrGate$4815
    connect \B $auto$rtlil.cc:3571:NotGate$4813
    connect \A $auto$rtlil.cc:3574:OrGate$4811
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4810
    connect \Y $auto$rtlil.cc:3574:OrGate$4811
    connect \B $auto$rtlil.cc:3571:NotGate$4809
    connect \A $auto$rtlil.cc:3574:OrGate$4807
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4806
    connect \Y $auto$rtlil.cc:3574:OrGate$4807
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4815
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4bb_1
  wire output 3 \X
  attribute \capacitance "0.0014080000"
  wire input 5 \D_N
  attribute \capacitance "0.0015160000"
  wire input 4 \C_N
  attribute \capacitance "0.0015440000"
  wire input 2 \B
  attribute \capacitance "0.0015030000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4801
  wire $auto$rtlil.cc:3574:OrGate$4797
  wire $auto$rtlil.cc:3574:OrGate$4793
  wire $auto$rtlil.cc:3571:NotGate$4799
  wire $auto$rtlil.cc:3571:NotGate$4795
  cell $specify2 $auto$liberty.cc:754:execute$4805
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4804
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4803
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4802
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4798
    connect \Y $auto$rtlil.cc:3571:NotGate$4799
    connect \A \D_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4794
    connect \Y $auto$rtlil.cc:3571:NotGate$4795
    connect \A \C_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4800
    connect \Y $auto$rtlil.cc:3574:OrGate$4801
    connect \B $auto$rtlil.cc:3571:NotGate$4799
    connect \A $auto$rtlil.cc:3574:OrGate$4797
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4796
    connect \Y $auto$rtlil.cc:3574:OrGate$4797
    connect \B $auto$rtlil.cc:3571:NotGate$4795
    connect \A $auto$rtlil.cc:3574:OrGate$4793
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4792
    connect \Y $auto$rtlil.cc:3574:OrGate$4793
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4801
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4b_4
  wire output 4 \X
  attribute \capacitance "0.0014850000"
  wire input 5 \D_N
  attribute \capacitance "0.0024470000"
  wire input 3 \C
  attribute \capacitance "0.0024460000"
  wire input 2 \B
  attribute \capacitance "0.0023650000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4787
  wire $auto$rtlil.cc:3574:OrGate$4783
  wire $auto$rtlil.cc:3574:OrGate$4781
  wire $auto$rtlil.cc:3571:NotGate$4785
  cell $specify2 $auto$liberty.cc:754:execute$4791
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4790
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4789
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4788
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4784
    connect \Y $auto$rtlil.cc:3571:NotGate$4785
    connect \A \D_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4786
    connect \Y $auto$rtlil.cc:3574:OrGate$4787
    connect \B $auto$rtlil.cc:3571:NotGate$4785
    connect \A $auto$rtlil.cc:3574:OrGate$4783
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4782
    connect \Y $auto$rtlil.cc:3574:OrGate$4783
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4781
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4780
    connect \Y $auto$rtlil.cc:3574:OrGate$4781
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4787
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4b_2
  wire output 4 \X
  attribute \capacitance "0.0014390000"
  wire input 5 \D_N
  attribute \capacitance "0.0014920000"
  wire input 3 \C
  attribute \capacitance "0.0014960000"
  wire input 2 \B
  attribute \capacitance "0.0014520000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4775
  wire $auto$rtlil.cc:3574:OrGate$4771
  wire $auto$rtlil.cc:3574:OrGate$4769
  wire $auto$rtlil.cc:3571:NotGate$4773
  cell $specify2 $auto$liberty.cc:754:execute$4779
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4778
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4777
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4776
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4772
    connect \Y $auto$rtlil.cc:3571:NotGate$4773
    connect \A \D_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4774
    connect \Y $auto$rtlil.cc:3574:OrGate$4775
    connect \B $auto$rtlil.cc:3571:NotGate$4773
    connect \A $auto$rtlil.cc:3574:OrGate$4771
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4770
    connect \Y $auto$rtlil.cc:3574:OrGate$4771
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4769
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4768
    connect \Y $auto$rtlil.cc:3574:OrGate$4769
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4775
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4b_1
  wire output 4 \X
  attribute \capacitance "0.0014190000"
  wire input 5 \D_N
  attribute \capacitance "0.0015030000"
  wire input 3 \C
  attribute \capacitance "0.0018110000"
  wire input 2 \B
  attribute \capacitance "0.0014450000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4763
  wire $auto$rtlil.cc:3574:OrGate$4759
  wire $auto$rtlil.cc:3574:OrGate$4757
  wire $auto$rtlil.cc:3571:NotGate$4761
  cell $specify2 $auto$liberty.cc:754:execute$4767
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4766
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4765
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4764
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4760
    connect \Y $auto$rtlil.cc:3571:NotGate$4761
    connect \A \D_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4762
    connect \Y $auto$rtlil.cc:3574:OrGate$4763
    connect \B $auto$rtlil.cc:3571:NotGate$4761
    connect \A $auto$rtlil.cc:3574:OrGate$4759
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4758
    connect \Y $auto$rtlil.cc:3574:OrGate$4759
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4757
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4756
    connect \Y $auto$rtlil.cc:3574:OrGate$4757
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4763
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4_4
  wire output 5 \X
  attribute \capacitance "0.0023000000"
  wire input 4 \D
  attribute \capacitance "0.0024460000"
  wire input 3 \C
  attribute \capacitance "0.0024510000"
  wire input 2 \B
  attribute \capacitance "0.0023670000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4751
  wire $auto$rtlil.cc:3574:OrGate$4749
  wire $auto$rtlil.cc:3574:OrGate$4747
  cell $specify2 $auto$liberty.cc:754:execute$4755
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4754
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4753
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4752
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4750
    connect \Y $auto$rtlil.cc:3574:OrGate$4751
    connect \B \D
    connect \A $auto$rtlil.cc:3574:OrGate$4749
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4748
    connect \Y $auto$rtlil.cc:3574:OrGate$4749
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4747
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4746
    connect \Y $auto$rtlil.cc:3574:OrGate$4747
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4751
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4_2
  wire output 5 \X
  attribute \capacitance "0.0013490000"
  wire input 4 \D
  attribute \capacitance "0.0015080000"
  wire input 3 \C
  attribute \capacitance "0.0017160000"
  wire input 2 \B
  attribute \capacitance "0.0014250000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4741
  wire $auto$rtlil.cc:3574:OrGate$4739
  wire $auto$rtlil.cc:3574:OrGate$4737
  cell $specify2 $auto$liberty.cc:754:execute$4745
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4744
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4743
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4742
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4740
    connect \Y $auto$rtlil.cc:3574:OrGate$4741
    connect \B \D
    connect \A $auto$rtlil.cc:3574:OrGate$4739
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4738
    connect \Y $auto$rtlil.cc:3574:OrGate$4739
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4737
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4736
    connect \Y $auto$rtlil.cc:3574:OrGate$4737
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4741
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or4_1
  wire output 5 \X
  attribute \capacitance "0.0013590000"
  wire input 4 \D
  attribute \capacitance "0.0015200000"
  wire input 3 \C
  attribute \capacitance "0.0017270000"
  wire input 2 \B
  attribute \capacitance "0.0014380000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4731
  wire $auto$rtlil.cc:3574:OrGate$4729
  wire $auto$rtlil.cc:3574:OrGate$4727
  cell $specify2 $auto$liberty.cc:754:execute$4735
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4734
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4733
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4732
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4730
    connect \Y $auto$rtlil.cc:3574:OrGate$4731
    connect \B \D
    connect \A $auto$rtlil.cc:3574:OrGate$4729
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4728
    connect \Y $auto$rtlil.cc:3574:OrGate$4729
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4727
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4726
    connect \Y $auto$rtlil.cc:3574:OrGate$4727
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4731
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or3b_4
  wire output 3 \X
  attribute \capacitance "0.0014920000"
  wire input 4 \C_N
  attribute \capacitance "0.0023740000"
  wire input 2 \B
  attribute \capacitance "0.0024290000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4722
  wire $auto$rtlil.cc:3574:OrGate$4718
  wire $auto$rtlil.cc:3571:NotGate$4720
  cell $specify2 $auto$liberty.cc:754:execute$4725
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4724
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4723
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4719
    connect \Y $auto$rtlil.cc:3571:NotGate$4720
    connect \A \C_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4721
    connect \Y $auto$rtlil.cc:3574:OrGate$4722
    connect \B $auto$rtlil.cc:3571:NotGate$4720
    connect \A $auto$rtlil.cc:3574:OrGate$4718
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4717
    connect \Y $auto$rtlil.cc:3574:OrGate$4718
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4722
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or3b_2
  wire output 3 \X
  attribute \capacitance "0.0015090000"
  wire input 4 \C_N
  attribute \capacitance "0.0015510000"
  wire input 2 \B
  attribute \capacitance "0.0014640000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4713
  wire $auto$rtlil.cc:3574:OrGate$4709
  wire $auto$rtlil.cc:3571:NotGate$4711
  cell $specify2 $auto$liberty.cc:754:execute$4716
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4715
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4714
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4710
    connect \Y $auto$rtlil.cc:3571:NotGate$4711
    connect \A \C_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4712
    connect \Y $auto$rtlil.cc:3574:OrGate$4713
    connect \B $auto$rtlil.cc:3571:NotGate$4711
    connect \A $auto$rtlil.cc:3574:OrGate$4709
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4708
    connect \Y $auto$rtlil.cc:3574:OrGate$4709
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4713
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or3b_1
  wire output 3 \X
  attribute \capacitance "0.0013530000"
  wire input 4 \C_N
  attribute \capacitance "0.0017330000"
  wire input 2 \B
  attribute \capacitance "0.0015730000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4704
  wire $auto$rtlil.cc:3574:OrGate$4700
  wire $auto$rtlil.cc:3571:NotGate$4702
  cell $specify2 $auto$liberty.cc:754:execute$4707
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4706
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4705
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4701
    connect \Y $auto$rtlil.cc:3571:NotGate$4702
    connect \A \C_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4703
    connect \Y $auto$rtlil.cc:3574:OrGate$4704
    connect \B $auto$rtlil.cc:3571:NotGate$4702
    connect \A $auto$rtlil.cc:3574:OrGate$4700
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4699
    connect \Y $auto$rtlil.cc:3574:OrGate$4700
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4704
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or3_4
  wire output 4 \X
  attribute \capacitance "0.0023010000"
  wire input 3 \C
  attribute \capacitance "0.0023510000"
  wire input 2 \B
  attribute \capacitance "0.0024030000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4695
  wire $auto$rtlil.cc:3574:OrGate$4693
  cell $specify2 $auto$liberty.cc:754:execute$4698
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4697
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4696
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4694
    connect \Y $auto$rtlil.cc:3574:OrGate$4695
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4693
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4692
    connect \Y $auto$rtlil.cc:3574:OrGate$4693
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4695
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or3_2
  wire output 4 \X
  attribute \capacitance "0.0013790000"
  wire input 3 \C
  attribute \capacitance "0.0016220000"
  wire input 2 \B
  attribute \capacitance "0.0015540000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4688
  wire $auto$rtlil.cc:3574:OrGate$4686
  cell $specify2 $auto$liberty.cc:754:execute$4691
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4690
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4689
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4687
    connect \Y $auto$rtlil.cc:3574:OrGate$4688
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4686
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4685
    connect \Y $auto$rtlil.cc:3574:OrGate$4686
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4688
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or3_1
  wire output 4 \X
  attribute \capacitance "0.0013960000"
  wire input 3 \C
  attribute \capacitance "0.0016360000"
  wire input 2 \B
  attribute \capacitance "0.0015700000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4681
  wire $auto$rtlil.cc:3574:OrGate$4679
  cell $specify2 $auto$liberty.cc:754:execute$4684
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4683
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4682
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4680
    connect \Y $auto$rtlil.cc:3574:OrGate$4681
    connect \B \C
    connect \A $auto$rtlil.cc:3574:OrGate$4679
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4678
    connect \Y $auto$rtlil.cc:3574:OrGate$4679
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4681
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or2b_4
  wire output 2 \X
  attribute \capacitance "0.0015690000"
  wire input 3 \B_N
  attribute \capacitance "0.0024740000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4675
  wire $auto$rtlil.cc:3571:NotGate$4673
  cell $specify2 $auto$liberty.cc:754:execute$4677
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4676
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4672
    connect \Y $auto$rtlil.cc:3571:NotGate$4673
    connect \A \B_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4674
    connect \Y $auto$rtlil.cc:3574:OrGate$4675
    connect \B $auto$rtlil.cc:3571:NotGate$4673
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4675
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or2b_2
  wire output 2 \X
  attribute \capacitance "0.0014220000"
  wire input 3 \B_N
  attribute \capacitance "0.0017060000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4669
  wire $auto$rtlil.cc:3571:NotGate$4667
  cell $specify2 $auto$liberty.cc:754:execute$4671
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4670
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4666
    connect \Y $auto$rtlil.cc:3571:NotGate$4667
    connect \A \B_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4668
    connect \Y $auto$rtlil.cc:3574:OrGate$4669
    connect \B $auto$rtlil.cc:3571:NotGate$4667
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4669
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or2b_1
  wire output 2 \X
  attribute \capacitance "0.0014180000"
  wire input 3 \B_N
  attribute \capacitance "0.0017300000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4663
  wire $auto$rtlil.cc:3571:NotGate$4661
  cell $specify2 $auto$liberty.cc:754:execute$4665
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4664
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4660
    connect \Y $auto$rtlil.cc:3571:NotGate$4661
    connect \A \B_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4662
    connect \Y $auto$rtlil.cc:3574:OrGate$4663
    connect \B $auto$rtlil.cc:3571:NotGate$4661
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4663
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or2_4
  wire output 3 \X
  attribute \capacitance "0.0023670000"
  wire input 2 \B
  attribute \capacitance "0.0024100000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4657
  cell $specify2 $auto$liberty.cc:754:execute$4659
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4658
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4656
    connect \Y $auto$rtlil.cc:3574:OrGate$4657
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4657
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or2_2
  wire output 3 \X
  attribute \capacitance "0.0014080000"
  wire input 2 \B
  attribute \capacitance "0.0014920000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4653
  cell $specify2 $auto$liberty.cc:754:execute$4655
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4654
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4652
    connect \Y $auto$rtlil.cc:3574:OrGate$4653
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4653
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or2_1
  wire output 3 \X
  attribute \capacitance "0.0014600000"
  wire input 2 \B
  attribute \capacitance "0.0014710000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4649
  cell $specify2 $auto$liberty.cc:754:execute$4651
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4650
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4648
    connect \Y $auto$rtlil.cc:3574:OrGate$4649
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4649
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__or2_0
  wire output 3 \X
  attribute \capacitance "0.0014860000"
  wire input 2 \B
  attribute \capacitance "0.0015330000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$4645
  cell $specify2 $auto$liberty.cc:754:execute$4647
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4646
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4644
    connect \Y $auto$rtlil.cc:3574:OrGate$4645
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4645
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o41ai_4
  wire output 6 \Y
  attribute \capacitance "0.0086500000"
  wire input 5 \B1
  attribute \capacitance "0.0084050000"
  wire input 4 \A4
  attribute \capacitance "0.0083630000"
  wire input 3 \A3
  attribute \capacitance "0.0084130000"
  wire input 2 \A2
  attribute \capacitance "0.0086400000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4638
  wire $auto$rtlil.cc:3572:AndGate$4634
  wire $auto$rtlil.cc:3572:AndGate$4630
  wire $auto$rtlil.cc:3572:AndGate$4626
  wire $auto$rtlil.cc:3571:NotGate$4636
  wire $auto$rtlil.cc:3571:NotGate$4632
  wire $auto$rtlil.cc:3571:NotGate$4628
  wire $auto$rtlil.cc:3571:NotGate$4624
  wire $auto$rtlil.cc:3571:NotGate$4622
  cell $specify2 $auto$liberty.cc:754:execute$4643
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4642
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4641
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4640
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4639
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4635
    connect \Y $auto$rtlil.cc:3571:NotGate$4636
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4631
    connect \Y $auto$rtlil.cc:3571:NotGate$4632
    connect \A \A4
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4627
    connect \Y $auto$rtlil.cc:3571:NotGate$4628
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4623
    connect \Y $auto$rtlil.cc:3571:NotGate$4624
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4621
    connect \Y $auto$rtlil.cc:3571:NotGate$4622
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4637
    connect \Y $auto$rtlil.cc:3574:OrGate$4638
    connect \B $auto$rtlil.cc:3571:NotGate$4636
    connect \A $auto$rtlil.cc:3572:AndGate$4634
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4633
    connect \Y $auto$rtlil.cc:3572:AndGate$4634
    connect \B $auto$rtlil.cc:3571:NotGate$4632
    connect \A $auto$rtlil.cc:3572:AndGate$4630
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4629
    connect \Y $auto$rtlil.cc:3572:AndGate$4630
    connect \B $auto$rtlil.cc:3571:NotGate$4628
    connect \A $auto$rtlil.cc:3572:AndGate$4626
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4625
    connect \Y $auto$rtlil.cc:3572:AndGate$4626
    connect \B $auto$rtlil.cc:3571:NotGate$4624
    connect \A $auto$rtlil.cc:3571:NotGate$4622
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4638
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o41ai_2
  wire output 6 \Y
  attribute \capacitance "0.0043460000"
  wire input 5 \B1
  attribute \capacitance "0.0043310000"
  wire input 4 \A4
  attribute \capacitance "0.0043230000"
  wire input 3 \A3
  attribute \capacitance "0.0042970000"
  wire input 2 \A2
  attribute \capacitance "0.0044270000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4615
  wire $auto$rtlil.cc:3572:AndGate$4611
  wire $auto$rtlil.cc:3572:AndGate$4607
  wire $auto$rtlil.cc:3572:AndGate$4603
  wire $auto$rtlil.cc:3571:NotGate$4613
  wire $auto$rtlil.cc:3571:NotGate$4609
  wire $auto$rtlil.cc:3571:NotGate$4605
  wire $auto$rtlil.cc:3571:NotGate$4601
  wire $auto$rtlil.cc:3571:NotGate$4599
  cell $specify2 $auto$liberty.cc:754:execute$4620
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4619
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4618
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4617
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4616
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4612
    connect \Y $auto$rtlil.cc:3571:NotGate$4613
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4608
    connect \Y $auto$rtlil.cc:3571:NotGate$4609
    connect \A \A4
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4604
    connect \Y $auto$rtlil.cc:3571:NotGate$4605
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4600
    connect \Y $auto$rtlil.cc:3571:NotGate$4601
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4598
    connect \Y $auto$rtlil.cc:3571:NotGate$4599
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4614
    connect \Y $auto$rtlil.cc:3574:OrGate$4615
    connect \B $auto$rtlil.cc:3571:NotGate$4613
    connect \A $auto$rtlil.cc:3572:AndGate$4611
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4610
    connect \Y $auto$rtlil.cc:3572:AndGate$4611
    connect \B $auto$rtlil.cc:3571:NotGate$4609
    connect \A $auto$rtlil.cc:3572:AndGate$4607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4606
    connect \Y $auto$rtlil.cc:3572:AndGate$4607
    connect \B $auto$rtlil.cc:3571:NotGate$4605
    connect \A $auto$rtlil.cc:3572:AndGate$4603
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4602
    connect \Y $auto$rtlil.cc:3572:AndGate$4603
    connect \B $auto$rtlil.cc:3571:NotGate$4601
    connect \A $auto$rtlil.cc:3571:NotGate$4599
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4615
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o41ai_1
  wire output 6 \Y
  attribute \capacitance "0.0022880000"
  wire input 5 \B1
  attribute \capacitance "0.0023800000"
  wire input 4 \A4
  attribute \capacitance "0.0024070000"
  wire input 3 \A3
  attribute \capacitance "0.0024190000"
  wire input 2 \A2
  attribute \capacitance "0.0023290000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4592
  wire $auto$rtlil.cc:3572:AndGate$4588
  wire $auto$rtlil.cc:3572:AndGate$4584
  wire $auto$rtlil.cc:3572:AndGate$4580
  wire $auto$rtlil.cc:3571:NotGate$4590
  wire $auto$rtlil.cc:3571:NotGate$4586
  wire $auto$rtlil.cc:3571:NotGate$4582
  wire $auto$rtlil.cc:3571:NotGate$4578
  wire $auto$rtlil.cc:3571:NotGate$4576
  cell $specify2 $auto$liberty.cc:754:execute$4597
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4596
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4595
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4594
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4593
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4589
    connect \Y $auto$rtlil.cc:3571:NotGate$4590
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4585
    connect \Y $auto$rtlil.cc:3571:NotGate$4586
    connect \A \A4
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4581
    connect \Y $auto$rtlil.cc:3571:NotGate$4582
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4577
    connect \Y $auto$rtlil.cc:3571:NotGate$4578
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4575
    connect \Y $auto$rtlil.cc:3571:NotGate$4576
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4591
    connect \Y $auto$rtlil.cc:3574:OrGate$4592
    connect \B $auto$rtlil.cc:3571:NotGate$4590
    connect \A $auto$rtlil.cc:3572:AndGate$4588
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4587
    connect \Y $auto$rtlil.cc:3572:AndGate$4588
    connect \B $auto$rtlil.cc:3571:NotGate$4586
    connect \A $auto$rtlil.cc:3572:AndGate$4584
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4583
    connect \Y $auto$rtlil.cc:3572:AndGate$4584
    connect \B $auto$rtlil.cc:3571:NotGate$4582
    connect \A $auto$rtlil.cc:3572:AndGate$4580
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4579
    connect \Y $auto$rtlil.cc:3572:AndGate$4580
    connect \B $auto$rtlil.cc:3571:NotGate$4578
    connect \A $auto$rtlil.cc:3571:NotGate$4576
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4592
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o41a_4
  wire output 6 \X
  attribute \capacitance "0.0044470000"
  wire input 5 \B1
  attribute \capacitance "0.0042080000"
  wire input 4 \A4
  attribute \capacitance "0.0041920000"
  wire input 3 \A3
  attribute \capacitance "0.0044620000"
  wire input 2 \A2
  attribute \capacitance "0.0044650000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4569
  wire $auto$rtlil.cc:3574:OrGate$4565
  wire $auto$rtlil.cc:3574:OrGate$4561
  wire $auto$rtlil.cc:3572:AndGate$4567
  wire $auto$rtlil.cc:3572:AndGate$4563
  wire $auto$rtlil.cc:3572:AndGate$4559
  wire $auto$rtlil.cc:3572:AndGate$4557
  cell $specify2 $auto$liberty.cc:754:execute$4574
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4573
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4572
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4571
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4570
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4568
    connect \Y $auto$rtlil.cc:3574:OrGate$4569
    connect \B $auto$rtlil.cc:3572:AndGate$4567
    connect \A $auto$rtlil.cc:3574:OrGate$4565
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4564
    connect \Y $auto$rtlil.cc:3574:OrGate$4565
    connect \B $auto$rtlil.cc:3572:AndGate$4563
    connect \A $auto$rtlil.cc:3574:OrGate$4561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4560
    connect \Y $auto$rtlil.cc:3574:OrGate$4561
    connect \B $auto$rtlil.cc:3572:AndGate$4559
    connect \A $auto$rtlil.cc:3572:AndGate$4557
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4566
    connect \Y $auto$rtlil.cc:3572:AndGate$4567
    connect \B \B1
    connect \A \A4
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4562
    connect \Y $auto$rtlil.cc:3572:AndGate$4563
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4558
    connect \Y $auto$rtlil.cc:3572:AndGate$4559
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4556
    connect \Y $auto$rtlil.cc:3572:AndGate$4557
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4569
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o41a_2
  wire output 6 \X
  attribute \capacitance "0.0023190000"
  wire input 5 \B1
  attribute \capacitance "0.0023050000"
  wire input 4 \A4
  attribute \capacitance "0.0023900000"
  wire input 3 \A3
  attribute \capacitance "0.0023900000"
  wire input 2 \A2
  attribute \capacitance "0.0023700000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4550
  wire $auto$rtlil.cc:3574:OrGate$4546
  wire $auto$rtlil.cc:3574:OrGate$4542
  wire $auto$rtlil.cc:3572:AndGate$4548
  wire $auto$rtlil.cc:3572:AndGate$4544
  wire $auto$rtlil.cc:3572:AndGate$4540
  wire $auto$rtlil.cc:3572:AndGate$4538
  cell $specify2 $auto$liberty.cc:754:execute$4555
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4554
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4553
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4552
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4551
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4549
    connect \Y $auto$rtlil.cc:3574:OrGate$4550
    connect \B $auto$rtlil.cc:3572:AndGate$4548
    connect \A $auto$rtlil.cc:3574:OrGate$4546
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4545
    connect \Y $auto$rtlil.cc:3574:OrGate$4546
    connect \B $auto$rtlil.cc:3572:AndGate$4544
    connect \A $auto$rtlil.cc:3574:OrGate$4542
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4541
    connect \Y $auto$rtlil.cc:3574:OrGate$4542
    connect \B $auto$rtlil.cc:3572:AndGate$4540
    connect \A $auto$rtlil.cc:3572:AndGate$4538
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4547
    connect \Y $auto$rtlil.cc:3572:AndGate$4548
    connect \B \B1
    connect \A \A4
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4543
    connect \Y $auto$rtlil.cc:3572:AndGate$4544
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4539
    connect \Y $auto$rtlil.cc:3572:AndGate$4540
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4537
    connect \Y $auto$rtlil.cc:3572:AndGate$4538
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4550
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o41a_1
  wire output 6 \X
  attribute \capacitance "0.0023950000"
  wire input 5 \B1
  attribute \capacitance "0.0024250000"
  wire input 4 \A4
  attribute \capacitance "0.0023890000"
  wire input 3 \A3
  attribute \capacitance "0.0023980000"
  wire input 2 \A2
  attribute \capacitance "0.0023150000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4531
  wire $auto$rtlil.cc:3574:OrGate$4527
  wire $auto$rtlil.cc:3574:OrGate$4523
  wire $auto$rtlil.cc:3572:AndGate$4529
  wire $auto$rtlil.cc:3572:AndGate$4525
  wire $auto$rtlil.cc:3572:AndGate$4521
  wire $auto$rtlil.cc:3572:AndGate$4519
  cell $specify2 $auto$liberty.cc:754:execute$4536
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4535
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4534
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4533
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4532
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4530
    connect \Y $auto$rtlil.cc:3574:OrGate$4531
    connect \B $auto$rtlil.cc:3572:AndGate$4529
    connect \A $auto$rtlil.cc:3574:OrGate$4527
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4526
    connect \Y $auto$rtlil.cc:3574:OrGate$4527
    connect \B $auto$rtlil.cc:3572:AndGate$4525
    connect \A $auto$rtlil.cc:3574:OrGate$4523
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4522
    connect \Y $auto$rtlil.cc:3574:OrGate$4523
    connect \B $auto$rtlil.cc:3572:AndGate$4521
    connect \A $auto$rtlil.cc:3572:AndGate$4519
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4528
    connect \Y $auto$rtlil.cc:3572:AndGate$4529
    connect \B \B1
    connect \A \A4
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4524
    connect \Y $auto$rtlil.cc:3572:AndGate$4525
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4520
    connect \Y $auto$rtlil.cc:3572:AndGate$4521
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4518
    connect \Y $auto$rtlil.cc:3572:AndGate$4519
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4531
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o32ai_4
  wire output 6 \Y
  attribute \capacitance "0.0083060000"
  wire input 5 \B2
  attribute \capacitance "0.0083800000"
  wire input 4 \B1
  attribute \capacitance "0.0084670000"
  wire input 3 \A3
  attribute \capacitance "0.0082520000"
  wire input 2 \A2
  attribute \capacitance "0.0086590000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4512
  wire $auto$rtlil.cc:3572:AndGate$4510
  wire $auto$rtlil.cc:3572:AndGate$4504
  wire $auto$rtlil.cc:3572:AndGate$4500
  wire $auto$rtlil.cc:3571:NotGate$4508
  wire $auto$rtlil.cc:3571:NotGate$4506
  wire $auto$rtlil.cc:3571:NotGate$4502
  wire $auto$rtlil.cc:3571:NotGate$4498
  wire $auto$rtlil.cc:3571:NotGate$4496
  cell $specify2 $auto$liberty.cc:754:execute$4517
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4516
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4515
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4514
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4513
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4507
    connect \Y $auto$rtlil.cc:3571:NotGate$4508
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4505
    connect \Y $auto$rtlil.cc:3571:NotGate$4506
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4501
    connect \Y $auto$rtlil.cc:3571:NotGate$4502
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4497
    connect \Y $auto$rtlil.cc:3571:NotGate$4498
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4495
    connect \Y $auto$rtlil.cc:3571:NotGate$4496
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4511
    connect \Y $auto$rtlil.cc:3574:OrGate$4512
    connect \B $auto$rtlil.cc:3572:AndGate$4510
    connect \A $auto$rtlil.cc:3572:AndGate$4504
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4509
    connect \Y $auto$rtlil.cc:3572:AndGate$4510
    connect \B $auto$rtlil.cc:3571:NotGate$4508
    connect \A $auto$rtlil.cc:3571:NotGate$4506
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4503
    connect \Y $auto$rtlil.cc:3572:AndGate$4504
    connect \B $auto$rtlil.cc:3571:NotGate$4502
    connect \A $auto$rtlil.cc:3572:AndGate$4500
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4499
    connect \Y $auto$rtlil.cc:3572:AndGate$4500
    connect \B $auto$rtlil.cc:3571:NotGate$4498
    connect \A $auto$rtlil.cc:3571:NotGate$4496
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4512
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o32ai_2
  wire output 6 \Y
  attribute \capacitance "0.0042410000"
  wire input 5 \B2
  attribute \capacitance "0.0043800000"
  wire input 4 \B1
  attribute \capacitance "0.0043800000"
  wire input 3 \A3
  attribute \capacitance "0.0043190000"
  wire input 2 \A2
  attribute \capacitance "0.0044600000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4489
  wire $auto$rtlil.cc:3572:AndGate$4487
  wire $auto$rtlil.cc:3572:AndGate$4481
  wire $auto$rtlil.cc:3572:AndGate$4477
  wire $auto$rtlil.cc:3571:NotGate$4485
  wire $auto$rtlil.cc:3571:NotGate$4483
  wire $auto$rtlil.cc:3571:NotGate$4479
  wire $auto$rtlil.cc:3571:NotGate$4475
  wire $auto$rtlil.cc:3571:NotGate$4473
  cell $specify2 $auto$liberty.cc:754:execute$4494
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4493
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4492
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4491
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4490
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4484
    connect \Y $auto$rtlil.cc:3571:NotGate$4485
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4482
    connect \Y $auto$rtlil.cc:3571:NotGate$4483
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4478
    connect \Y $auto$rtlil.cc:3571:NotGate$4479
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4474
    connect \Y $auto$rtlil.cc:3571:NotGate$4475
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4472
    connect \Y $auto$rtlil.cc:3571:NotGate$4473
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4488
    connect \Y $auto$rtlil.cc:3574:OrGate$4489
    connect \B $auto$rtlil.cc:3572:AndGate$4487
    connect \A $auto$rtlil.cc:3572:AndGate$4481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4486
    connect \Y $auto$rtlil.cc:3572:AndGate$4487
    connect \B $auto$rtlil.cc:3571:NotGate$4485
    connect \A $auto$rtlil.cc:3571:NotGate$4483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4480
    connect \Y $auto$rtlil.cc:3572:AndGate$4481
    connect \B $auto$rtlil.cc:3571:NotGate$4479
    connect \A $auto$rtlil.cc:3572:AndGate$4477
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4476
    connect \Y $auto$rtlil.cc:3572:AndGate$4477
    connect \B $auto$rtlil.cc:3571:NotGate$4475
    connect \A $auto$rtlil.cc:3571:NotGate$4473
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4489
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o32ai_1
  wire output 6 \Y
  attribute \capacitance "0.0023840000"
  wire input 5 \B2
  attribute \capacitance "0.0023490000"
  wire input 4 \B1
  attribute \capacitance "0.0022880000"
  wire input 3 \A3
  attribute \capacitance "0.0024000000"
  wire input 2 \A2
  attribute \capacitance "0.0023140000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4466
  wire $auto$rtlil.cc:3572:AndGate$4464
  wire $auto$rtlil.cc:3572:AndGate$4458
  wire $auto$rtlil.cc:3572:AndGate$4454
  wire $auto$rtlil.cc:3571:NotGate$4462
  wire $auto$rtlil.cc:3571:NotGate$4460
  wire $auto$rtlil.cc:3571:NotGate$4456
  wire $auto$rtlil.cc:3571:NotGate$4452
  wire $auto$rtlil.cc:3571:NotGate$4450
  cell $specify2 $auto$liberty.cc:754:execute$4471
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4470
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4469
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4468
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4467
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4461
    connect \Y $auto$rtlil.cc:3571:NotGate$4462
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4459
    connect \Y $auto$rtlil.cc:3571:NotGate$4460
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4455
    connect \Y $auto$rtlil.cc:3571:NotGate$4456
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4451
    connect \Y $auto$rtlil.cc:3571:NotGate$4452
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4449
    connect \Y $auto$rtlil.cc:3571:NotGate$4450
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4465
    connect \Y $auto$rtlil.cc:3574:OrGate$4466
    connect \B $auto$rtlil.cc:3572:AndGate$4464
    connect \A $auto$rtlil.cc:3572:AndGate$4458
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4463
    connect \Y $auto$rtlil.cc:3572:AndGate$4464
    connect \B $auto$rtlil.cc:3571:NotGate$4462
    connect \A $auto$rtlil.cc:3571:NotGate$4460
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4457
    connect \Y $auto$rtlil.cc:3572:AndGate$4458
    connect \B $auto$rtlil.cc:3571:NotGate$4456
    connect \A $auto$rtlil.cc:3572:AndGate$4454
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4453
    connect \Y $auto$rtlil.cc:3572:AndGate$4454
    connect \B $auto$rtlil.cc:3571:NotGate$4452
    connect \A $auto$rtlil.cc:3571:NotGate$4450
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4466
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o32a_4
  wire output 6 \X
  attribute \capacitance "0.0042170000"
  wire input 5 \B2
  attribute \capacitance "0.0042390000"
  wire input 4 \B1
  attribute \capacitance "0.0042940000"
  wire input 3 \A3
  attribute \capacitance "0.0042450000"
  wire input 2 \A2
  attribute \capacitance "0.0043510000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4443
  wire $auto$rtlil.cc:3574:OrGate$4439
  wire $auto$rtlil.cc:3574:OrGate$4435
  wire $auto$rtlil.cc:3574:OrGate$4431
  wire $auto$rtlil.cc:3574:OrGate$4427
  wire $auto$rtlil.cc:3572:AndGate$4441
  wire $auto$rtlil.cc:3572:AndGate$4437
  wire $auto$rtlil.cc:3572:AndGate$4433
  wire $auto$rtlil.cc:3572:AndGate$4429
  wire $auto$rtlil.cc:3572:AndGate$4425
  wire $auto$rtlil.cc:3572:AndGate$4423
  cell $specify2 $auto$liberty.cc:754:execute$4448
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4447
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4446
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4445
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4444
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4442
    connect \Y $auto$rtlil.cc:3574:OrGate$4443
    connect \B $auto$rtlil.cc:3572:AndGate$4441
    connect \A $auto$rtlil.cc:3574:OrGate$4439
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4438
    connect \Y $auto$rtlil.cc:3574:OrGate$4439
    connect \B $auto$rtlil.cc:3572:AndGate$4437
    connect \A $auto$rtlil.cc:3574:OrGate$4435
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4434
    connect \Y $auto$rtlil.cc:3574:OrGate$4435
    connect \B $auto$rtlil.cc:3572:AndGate$4433
    connect \A $auto$rtlil.cc:3574:OrGate$4431
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4430
    connect \Y $auto$rtlil.cc:3574:OrGate$4431
    connect \B $auto$rtlil.cc:3572:AndGate$4429
    connect \A $auto$rtlil.cc:3574:OrGate$4427
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4426
    connect \Y $auto$rtlil.cc:3574:OrGate$4427
    connect \B $auto$rtlil.cc:3572:AndGate$4425
    connect \A $auto$rtlil.cc:3572:AndGate$4423
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4440
    connect \Y $auto$rtlil.cc:3572:AndGate$4441
    connect \B \B2
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4436
    connect \Y $auto$rtlil.cc:3572:AndGate$4437
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4432
    connect \Y $auto$rtlil.cc:3572:AndGate$4433
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4428
    connect \Y $auto$rtlil.cc:3572:AndGate$4429
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4424
    connect \Y $auto$rtlil.cc:3572:AndGate$4425
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4422
    connect \Y $auto$rtlil.cc:3572:AndGate$4423
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4443
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o32a_2
  wire output 6 \X
  attribute \capacitance "0.0023010000"
  wire input 5 \B2
  attribute \capacitance "0.0022760000"
  wire input 4 \B1
  attribute \capacitance "0.0022950000"
  wire input 3 \A3
  attribute \capacitance "0.0022960000"
  wire input 2 \A2
  attribute \capacitance "0.0023510000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4416
  wire $auto$rtlil.cc:3574:OrGate$4412
  wire $auto$rtlil.cc:3574:OrGate$4408
  wire $auto$rtlil.cc:3574:OrGate$4404
  wire $auto$rtlil.cc:3574:OrGate$4400
  wire $auto$rtlil.cc:3572:AndGate$4414
  wire $auto$rtlil.cc:3572:AndGate$4410
  wire $auto$rtlil.cc:3572:AndGate$4406
  wire $auto$rtlil.cc:3572:AndGate$4402
  wire $auto$rtlil.cc:3572:AndGate$4398
  wire $auto$rtlil.cc:3572:AndGate$4396
  cell $specify2 $auto$liberty.cc:754:execute$4421
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4420
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4419
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4418
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4417
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4415
    connect \Y $auto$rtlil.cc:3574:OrGate$4416
    connect \B $auto$rtlil.cc:3572:AndGate$4414
    connect \A $auto$rtlil.cc:3574:OrGate$4412
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4411
    connect \Y $auto$rtlil.cc:3574:OrGate$4412
    connect \B $auto$rtlil.cc:3572:AndGate$4410
    connect \A $auto$rtlil.cc:3574:OrGate$4408
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4407
    connect \Y $auto$rtlil.cc:3574:OrGate$4408
    connect \B $auto$rtlil.cc:3572:AndGate$4406
    connect \A $auto$rtlil.cc:3574:OrGate$4404
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4403
    connect \Y $auto$rtlil.cc:3574:OrGate$4404
    connect \B $auto$rtlil.cc:3572:AndGate$4402
    connect \A $auto$rtlil.cc:3574:OrGate$4400
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4399
    connect \Y $auto$rtlil.cc:3574:OrGate$4400
    connect \B $auto$rtlil.cc:3572:AndGate$4398
    connect \A $auto$rtlil.cc:3572:AndGate$4396
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4413
    connect \Y $auto$rtlil.cc:3572:AndGate$4414
    connect \B \B2
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4409
    connect \Y $auto$rtlil.cc:3572:AndGate$4410
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4405
    connect \Y $auto$rtlil.cc:3572:AndGate$4406
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4401
    connect \Y $auto$rtlil.cc:3572:AndGate$4402
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4397
    connect \Y $auto$rtlil.cc:3572:AndGate$4398
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4395
    connect \Y $auto$rtlil.cc:3572:AndGate$4396
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4416
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o32a_1
  wire output 6 \X
  attribute \capacitance "0.0023740000"
  wire input 5 \B2
  attribute \capacitance "0.0023180000"
  wire input 4 \B1
  attribute \capacitance "0.0023210000"
  wire input 3 \A3
  attribute \capacitance "0.0024080000"
  wire input 2 \A2
  attribute \capacitance "0.0023170000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4389
  wire $auto$rtlil.cc:3574:OrGate$4385
  wire $auto$rtlil.cc:3574:OrGate$4381
  wire $auto$rtlil.cc:3574:OrGate$4377
  wire $auto$rtlil.cc:3574:OrGate$4373
  wire $auto$rtlil.cc:3572:AndGate$4387
  wire $auto$rtlil.cc:3572:AndGate$4383
  wire $auto$rtlil.cc:3572:AndGate$4379
  wire $auto$rtlil.cc:3572:AndGate$4375
  wire $auto$rtlil.cc:3572:AndGate$4371
  wire $auto$rtlil.cc:3572:AndGate$4369
  cell $specify2 $auto$liberty.cc:754:execute$4394
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4393
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4392
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4391
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4390
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4388
    connect \Y $auto$rtlil.cc:3574:OrGate$4389
    connect \B $auto$rtlil.cc:3572:AndGate$4387
    connect \A $auto$rtlil.cc:3574:OrGate$4385
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4384
    connect \Y $auto$rtlil.cc:3574:OrGate$4385
    connect \B $auto$rtlil.cc:3572:AndGate$4383
    connect \A $auto$rtlil.cc:3574:OrGate$4381
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4380
    connect \Y $auto$rtlil.cc:3574:OrGate$4381
    connect \B $auto$rtlil.cc:3572:AndGate$4379
    connect \A $auto$rtlil.cc:3574:OrGate$4377
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4376
    connect \Y $auto$rtlil.cc:3574:OrGate$4377
    connect \B $auto$rtlil.cc:3572:AndGate$4375
    connect \A $auto$rtlil.cc:3574:OrGate$4373
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4372
    connect \Y $auto$rtlil.cc:3574:OrGate$4373
    connect \B $auto$rtlil.cc:3572:AndGate$4371
    connect \A $auto$rtlil.cc:3572:AndGate$4369
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4386
    connect \Y $auto$rtlil.cc:3572:AndGate$4387
    connect \B \B2
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4382
    connect \Y $auto$rtlil.cc:3572:AndGate$4383
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4378
    connect \Y $auto$rtlil.cc:3572:AndGate$4379
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4374
    connect \Y $auto$rtlil.cc:3572:AndGate$4375
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4370
    connect \Y $auto$rtlil.cc:3572:AndGate$4371
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4368
    connect \Y $auto$rtlil.cc:3572:AndGate$4369
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4389
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o31ai_4
  wire output 5 \Y
  attribute \capacitance "0.0085620000"
  wire input 4 \B1
  attribute \capacitance "0.0086850000"
  wire input 3 \A3
  attribute \capacitance "0.0084620000"
  wire input 2 \A2
  attribute \capacitance "0.0086170000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4363
  wire $auto$rtlil.cc:3572:AndGate$4359
  wire $auto$rtlil.cc:3572:AndGate$4355
  wire $auto$rtlil.cc:3571:NotGate$4361
  wire $auto$rtlil.cc:3571:NotGate$4357
  wire $auto$rtlil.cc:3571:NotGate$4353
  wire $auto$rtlil.cc:3571:NotGate$4351
  cell $specify2 $auto$liberty.cc:754:execute$4367
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4366
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4365
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4364
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4360
    connect \Y $auto$rtlil.cc:3571:NotGate$4361
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4356
    connect \Y $auto$rtlil.cc:3571:NotGate$4357
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4352
    connect \Y $auto$rtlil.cc:3571:NotGate$4353
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4350
    connect \Y $auto$rtlil.cc:3571:NotGate$4351
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4362
    connect \Y $auto$rtlil.cc:3574:OrGate$4363
    connect \B $auto$rtlil.cc:3571:NotGate$4361
    connect \A $auto$rtlil.cc:3572:AndGate$4359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4358
    connect \Y $auto$rtlil.cc:3572:AndGate$4359
    connect \B $auto$rtlil.cc:3571:NotGate$4357
    connect \A $auto$rtlil.cc:3572:AndGate$4355
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4354
    connect \Y $auto$rtlil.cc:3572:AndGate$4355
    connect \B $auto$rtlil.cc:3571:NotGate$4353
    connect \A $auto$rtlil.cc:3571:NotGate$4351
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4363
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o31ai_2
  wire output 5 \Y
  attribute \capacitance "0.0044040000"
  wire input 4 \B1
  attribute \capacitance "0.0043160000"
  wire input 3 \A3
  attribute \capacitance "0.0043700000"
  wire input 2 \A2
  attribute \capacitance "0.0044550000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4345
  wire $auto$rtlil.cc:3572:AndGate$4341
  wire $auto$rtlil.cc:3572:AndGate$4337
  wire $auto$rtlil.cc:3571:NotGate$4343
  wire $auto$rtlil.cc:3571:NotGate$4339
  wire $auto$rtlil.cc:3571:NotGate$4335
  wire $auto$rtlil.cc:3571:NotGate$4333
  cell $specify2 $auto$liberty.cc:754:execute$4349
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4348
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4347
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4346
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4342
    connect \Y $auto$rtlil.cc:3571:NotGate$4343
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4338
    connect \Y $auto$rtlil.cc:3571:NotGate$4339
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4334
    connect \Y $auto$rtlil.cc:3571:NotGate$4335
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4332
    connect \Y $auto$rtlil.cc:3571:NotGate$4333
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4344
    connect \Y $auto$rtlil.cc:3574:OrGate$4345
    connect \B $auto$rtlil.cc:3571:NotGate$4343
    connect \A $auto$rtlil.cc:3572:AndGate$4341
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4340
    connect \Y $auto$rtlil.cc:3572:AndGate$4341
    connect \B $auto$rtlil.cc:3571:NotGate$4339
    connect \A $auto$rtlil.cc:3572:AndGate$4337
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4336
    connect \Y $auto$rtlil.cc:3572:AndGate$4337
    connect \B $auto$rtlil.cc:3571:NotGate$4335
    connect \A $auto$rtlil.cc:3571:NotGate$4333
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4345
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o31ai_1
  wire output 5 \Y
  attribute \capacitance "0.0023300000"
  wire input 4 \B1
  attribute \capacitance "0.0024790000"
  wire input 3 \A3
  attribute \capacitance "0.0025250000"
  wire input 2 \A2
  attribute \capacitance "0.0023040000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4327
  wire $auto$rtlil.cc:3572:AndGate$4323
  wire $auto$rtlil.cc:3572:AndGate$4319
  wire $auto$rtlil.cc:3571:NotGate$4325
  wire $auto$rtlil.cc:3571:NotGate$4321
  wire $auto$rtlil.cc:3571:NotGate$4317
  wire $auto$rtlil.cc:3571:NotGate$4315
  cell $specify2 $auto$liberty.cc:754:execute$4331
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4330
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4329
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4328
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4324
    connect \Y $auto$rtlil.cc:3571:NotGate$4325
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4320
    connect \Y $auto$rtlil.cc:3571:NotGate$4321
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4316
    connect \Y $auto$rtlil.cc:3571:NotGate$4317
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4314
    connect \Y $auto$rtlil.cc:3571:NotGate$4315
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4326
    connect \Y $auto$rtlil.cc:3574:OrGate$4327
    connect \B $auto$rtlil.cc:3571:NotGate$4325
    connect \A $auto$rtlil.cc:3572:AndGate$4323
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4322
    connect \Y $auto$rtlil.cc:3572:AndGate$4323
    connect \B $auto$rtlil.cc:3571:NotGate$4321
    connect \A $auto$rtlil.cc:3572:AndGate$4319
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4318
    connect \Y $auto$rtlil.cc:3572:AndGate$4319
    connect \B $auto$rtlil.cc:3571:NotGate$4317
    connect \A $auto$rtlil.cc:3571:NotGate$4315
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4327
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o31a_4
  wire output 5 \X
  attribute \capacitance "0.0045730000"
  wire input 4 \B1
  attribute \capacitance "0.0042530000"
  wire input 3 \A3
  attribute \capacitance "0.0047900000"
  wire input 2 \A2
  attribute \capacitance "0.0043750000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4309
  wire $auto$rtlil.cc:3574:OrGate$4305
  wire $auto$rtlil.cc:3572:AndGate$4307
  wire $auto$rtlil.cc:3572:AndGate$4303
  wire $auto$rtlil.cc:3572:AndGate$4301
  cell $specify2 $auto$liberty.cc:754:execute$4313
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4312
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4311
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4310
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4308
    connect \Y $auto$rtlil.cc:3574:OrGate$4309
    connect \B $auto$rtlil.cc:3572:AndGate$4307
    connect \A $auto$rtlil.cc:3574:OrGate$4305
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4304
    connect \Y $auto$rtlil.cc:3574:OrGate$4305
    connect \B $auto$rtlil.cc:3572:AndGate$4303
    connect \A $auto$rtlil.cc:3572:AndGate$4301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4306
    connect \Y $auto$rtlil.cc:3572:AndGate$4307
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4302
    connect \Y $auto$rtlil.cc:3572:AndGate$4303
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4300
    connect \Y $auto$rtlil.cc:3572:AndGate$4301
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4309
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o31a_2
  wire output 5 \X
  attribute \capacitance "0.0023400000"
  wire input 4 \B1
  attribute \capacitance "0.0023230000"
  wire input 3 \A3
  attribute \capacitance "0.0023560000"
  wire input 2 \A2
  attribute \capacitance "0.0023680000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4295
  wire $auto$rtlil.cc:3574:OrGate$4291
  wire $auto$rtlil.cc:3572:AndGate$4293
  wire $auto$rtlil.cc:3572:AndGate$4289
  wire $auto$rtlil.cc:3572:AndGate$4287
  cell $specify2 $auto$liberty.cc:754:execute$4299
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4298
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4297
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4296
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4294
    connect \Y $auto$rtlil.cc:3574:OrGate$4295
    connect \B $auto$rtlil.cc:3572:AndGate$4293
    connect \A $auto$rtlil.cc:3574:OrGate$4291
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4290
    connect \Y $auto$rtlil.cc:3574:OrGate$4291
    connect \B $auto$rtlil.cc:3572:AndGate$4289
    connect \A $auto$rtlil.cc:3572:AndGate$4287
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4292
    connect \Y $auto$rtlil.cc:3572:AndGate$4293
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4288
    connect \Y $auto$rtlil.cc:3572:AndGate$4289
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4286
    connect \Y $auto$rtlil.cc:3572:AndGate$4287
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4295
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o31a_1
  wire output 5 \X
  attribute \capacitance "0.0023630000"
  wire input 4 \B1
  attribute \capacitance "0.0023360000"
  wire input 3 \A3
  attribute \capacitance "0.0023650000"
  wire input 2 \A2
  attribute \capacitance "0.0023790000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4281
  wire $auto$rtlil.cc:3574:OrGate$4277
  wire $auto$rtlil.cc:3572:AndGate$4279
  wire $auto$rtlil.cc:3572:AndGate$4275
  wire $auto$rtlil.cc:3572:AndGate$4273
  cell $specify2 $auto$liberty.cc:754:execute$4285
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4284
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4283
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4282
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4280
    connect \Y $auto$rtlil.cc:3574:OrGate$4281
    connect \B $auto$rtlil.cc:3572:AndGate$4279
    connect \A $auto$rtlil.cc:3574:OrGate$4277
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4276
    connect \Y $auto$rtlil.cc:3574:OrGate$4277
    connect \B $auto$rtlil.cc:3572:AndGate$4275
    connect \A $auto$rtlil.cc:3572:AndGate$4273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4278
    connect \Y $auto$rtlil.cc:3572:AndGate$4279
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4274
    connect \Y $auto$rtlil.cc:3572:AndGate$4275
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4272
    connect \Y $auto$rtlil.cc:3572:AndGate$4273
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4281
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o311ai_4
  wire output 5 \Y
  attribute \capacitance "0.0084520000"
  wire input 6 \C1
  attribute \capacitance "0.0084630000"
  wire input 4 \B1
  attribute \capacitance "0.0085460000"
  wire input 3 \A3
  attribute \capacitance "0.0084510000"
  wire input 2 \A2
  attribute \capacitance "0.0086430000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4266
  wire $auto$rtlil.cc:3574:OrGate$4262
  wire $auto$rtlil.cc:3572:AndGate$4258
  wire $auto$rtlil.cc:3572:AndGate$4254
  wire $auto$rtlil.cc:3571:NotGate$4264
  wire $auto$rtlil.cc:3571:NotGate$4260
  wire $auto$rtlil.cc:3571:NotGate$4256
  wire $auto$rtlil.cc:3571:NotGate$4252
  wire $auto$rtlil.cc:3571:NotGate$4250
  cell $specify2 $auto$liberty.cc:754:execute$4271
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4270
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4269
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4268
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4267
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4263
    connect \Y $auto$rtlil.cc:3571:NotGate$4264
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4259
    connect \Y $auto$rtlil.cc:3571:NotGate$4260
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4255
    connect \Y $auto$rtlil.cc:3571:NotGate$4256
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4251
    connect \Y $auto$rtlil.cc:3571:NotGate$4252
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4249
    connect \Y $auto$rtlil.cc:3571:NotGate$4250
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4265
    connect \Y $auto$rtlil.cc:3574:OrGate$4266
    connect \B $auto$rtlil.cc:3571:NotGate$4264
    connect \A $auto$rtlil.cc:3574:OrGate$4262
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4261
    connect \Y $auto$rtlil.cc:3574:OrGate$4262
    connect \B $auto$rtlil.cc:3571:NotGate$4260
    connect \A $auto$rtlil.cc:3572:AndGate$4258
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4257
    connect \Y $auto$rtlil.cc:3572:AndGate$4258
    connect \B $auto$rtlil.cc:3571:NotGate$4256
    connect \A $auto$rtlil.cc:3572:AndGate$4254
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4253
    connect \Y $auto$rtlil.cc:3572:AndGate$4254
    connect \B $auto$rtlil.cc:3571:NotGate$4252
    connect \A $auto$rtlil.cc:3571:NotGate$4250
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4266
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o311ai_2
  wire output 5 \Y
  attribute \capacitance "0.0043780000"
  wire input 6 \C1
  attribute \capacitance "0.0044880000"
  wire input 4 \B1
  attribute \capacitance "0.0044110000"
  wire input 3 \A3
  attribute \capacitance "0.0043630000"
  wire input 2 \A2
  attribute \capacitance "0.0044470000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4243
  wire $auto$rtlil.cc:3574:OrGate$4239
  wire $auto$rtlil.cc:3572:AndGate$4235
  wire $auto$rtlil.cc:3572:AndGate$4231
  wire $auto$rtlil.cc:3571:NotGate$4241
  wire $auto$rtlil.cc:3571:NotGate$4237
  wire $auto$rtlil.cc:3571:NotGate$4233
  wire $auto$rtlil.cc:3571:NotGate$4229
  wire $auto$rtlil.cc:3571:NotGate$4227
  cell $specify2 $auto$liberty.cc:754:execute$4248
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4247
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4246
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4245
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4244
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4240
    connect \Y $auto$rtlil.cc:3571:NotGate$4241
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4236
    connect \Y $auto$rtlil.cc:3571:NotGate$4237
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4232
    connect \Y $auto$rtlil.cc:3571:NotGate$4233
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4228
    connect \Y $auto$rtlil.cc:3571:NotGate$4229
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4226
    connect \Y $auto$rtlil.cc:3571:NotGate$4227
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4242
    connect \Y $auto$rtlil.cc:3574:OrGate$4243
    connect \B $auto$rtlil.cc:3571:NotGate$4241
    connect \A $auto$rtlil.cc:3574:OrGate$4239
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4238
    connect \Y $auto$rtlil.cc:3574:OrGate$4239
    connect \B $auto$rtlil.cc:3571:NotGate$4237
    connect \A $auto$rtlil.cc:3572:AndGate$4235
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4234
    connect \Y $auto$rtlil.cc:3572:AndGate$4235
    connect \B $auto$rtlil.cc:3571:NotGate$4233
    connect \A $auto$rtlil.cc:3572:AndGate$4231
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4230
    connect \Y $auto$rtlil.cc:3572:AndGate$4231
    connect \B $auto$rtlil.cc:3571:NotGate$4229
    connect \A $auto$rtlil.cc:3571:NotGate$4227
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4243
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o311ai_1
  wire output 5 \Y
  attribute \capacitance "0.0023320000"
  wire input 6 \C1
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023330000"
  wire input 3 \A3
  attribute \capacitance "0.0024650000"
  wire input 2 \A2
  attribute \capacitance "0.0023690000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4220
  wire $auto$rtlil.cc:3574:OrGate$4216
  wire $auto$rtlil.cc:3572:AndGate$4212
  wire $auto$rtlil.cc:3572:AndGate$4208
  wire $auto$rtlil.cc:3571:NotGate$4218
  wire $auto$rtlil.cc:3571:NotGate$4214
  wire $auto$rtlil.cc:3571:NotGate$4210
  wire $auto$rtlil.cc:3571:NotGate$4206
  wire $auto$rtlil.cc:3571:NotGate$4204
  cell $specify2 $auto$liberty.cc:754:execute$4225
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4224
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4223
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4222
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4221
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4217
    connect \Y $auto$rtlil.cc:3571:NotGate$4218
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4213
    connect \Y $auto$rtlil.cc:3571:NotGate$4214
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4209
    connect \Y $auto$rtlil.cc:3571:NotGate$4210
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4205
    connect \Y $auto$rtlil.cc:3571:NotGate$4206
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4203
    connect \Y $auto$rtlil.cc:3571:NotGate$4204
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4219
    connect \Y $auto$rtlil.cc:3574:OrGate$4220
    connect \B $auto$rtlil.cc:3571:NotGate$4218
    connect \A $auto$rtlil.cc:3574:OrGate$4216
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4215
    connect \Y $auto$rtlil.cc:3574:OrGate$4216
    connect \B $auto$rtlil.cc:3571:NotGate$4214
    connect \A $auto$rtlil.cc:3572:AndGate$4212
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4211
    connect \Y $auto$rtlil.cc:3572:AndGate$4212
    connect \B $auto$rtlil.cc:3571:NotGate$4210
    connect \A $auto$rtlil.cc:3572:AndGate$4208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4207
    connect \Y $auto$rtlil.cc:3572:AndGate$4208
    connect \B $auto$rtlil.cc:3571:NotGate$4206
    connect \A $auto$rtlil.cc:3571:NotGate$4204
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4220
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o311ai_0
  wire output 5 \Y
  attribute \capacitance "0.0017240000"
  wire input 6 \C1
  attribute \capacitance "0.0017280000"
  wire input 4 \B1
  attribute \capacitance "0.0016940000"
  wire input 3 \A3
  attribute \capacitance "0.0018750000"
  wire input 2 \A2
  attribute \capacitance "0.0017820000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4197
  wire $auto$rtlil.cc:3574:OrGate$4193
  wire $auto$rtlil.cc:3572:AndGate$4189
  wire $auto$rtlil.cc:3572:AndGate$4185
  wire $auto$rtlil.cc:3571:NotGate$4195
  wire $auto$rtlil.cc:3571:NotGate$4191
  wire $auto$rtlil.cc:3571:NotGate$4187
  wire $auto$rtlil.cc:3571:NotGate$4183
  wire $auto$rtlil.cc:3571:NotGate$4181
  cell $specify2 $auto$liberty.cc:754:execute$4202
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4201
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4200
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4199
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4198
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4194
    connect \Y $auto$rtlil.cc:3571:NotGate$4195
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4190
    connect \Y $auto$rtlil.cc:3571:NotGate$4191
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4186
    connect \Y $auto$rtlil.cc:3571:NotGate$4187
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4182
    connect \Y $auto$rtlil.cc:3571:NotGate$4183
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4180
    connect \Y $auto$rtlil.cc:3571:NotGate$4181
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4196
    connect \Y $auto$rtlil.cc:3574:OrGate$4197
    connect \B $auto$rtlil.cc:3571:NotGate$4195
    connect \A $auto$rtlil.cc:3574:OrGate$4193
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4192
    connect \Y $auto$rtlil.cc:3574:OrGate$4193
    connect \B $auto$rtlil.cc:3571:NotGate$4191
    connect \A $auto$rtlil.cc:3572:AndGate$4189
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4188
    connect \Y $auto$rtlil.cc:3572:AndGate$4189
    connect \B $auto$rtlil.cc:3571:NotGate$4187
    connect \A $auto$rtlil.cc:3572:AndGate$4185
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4184
    connect \Y $auto$rtlil.cc:3572:AndGate$4185
    connect \B $auto$rtlil.cc:3571:NotGate$4183
    connect \A $auto$rtlil.cc:3571:NotGate$4181
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4197
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o311a_4
  wire output 5 \X
  attribute \capacitance "0.0044320000"
  wire input 6 \C1
  attribute \capacitance "0.0044550000"
  wire input 4 \B1
  attribute \capacitance "0.0044440000"
  wire input 3 \A3
  attribute \capacitance "0.0043240000"
  wire input 2 \A2
  attribute \capacitance "0.0044250000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4174
  wire $auto$rtlil.cc:3574:OrGate$4168
  wire $auto$rtlil.cc:3572:AndGate$4172
  wire $auto$rtlil.cc:3572:AndGate$4170
  wire $auto$rtlil.cc:3572:AndGate$4166
  wire $auto$rtlil.cc:3572:AndGate$4164
  wire $auto$rtlil.cc:3572:AndGate$4162
  wire $auto$rtlil.cc:3572:AndGate$4160
  cell $specify2 $auto$liberty.cc:754:execute$4179
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4178
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4177
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4176
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4175
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4173
    connect \Y $auto$rtlil.cc:3574:OrGate$4174
    connect \B $auto$rtlil.cc:3572:AndGate$4172
    connect \A $auto$rtlil.cc:3574:OrGate$4168
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4167
    connect \Y $auto$rtlil.cc:3574:OrGate$4168
    connect \B $auto$rtlil.cc:3572:AndGate$4166
    connect \A $auto$rtlil.cc:3572:AndGate$4162
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4171
    connect \Y $auto$rtlil.cc:3572:AndGate$4172
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4170
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4169
    connect \Y $auto$rtlil.cc:3572:AndGate$4170
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4165
    connect \Y $auto$rtlil.cc:3572:AndGate$4166
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4164
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4163
    connect \Y $auto$rtlil.cc:3572:AndGate$4164
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4161
    connect \Y $auto$rtlil.cc:3572:AndGate$4162
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4160
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4159
    connect \Y $auto$rtlil.cc:3572:AndGate$4160
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4174
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o311a_2
  wire output 5 \X
  attribute \capacitance "0.0023440000"
  wire input 6 \C1
  attribute \capacitance "0.0023600000"
  wire input 4 \B1
  attribute \capacitance "0.0023420000"
  wire input 3 \A3
  attribute \capacitance "0.0023580000"
  wire input 2 \A2
  attribute \capacitance "0.0023460000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4153
  wire $auto$rtlil.cc:3574:OrGate$4147
  wire $auto$rtlil.cc:3572:AndGate$4151
  wire $auto$rtlil.cc:3572:AndGate$4149
  wire $auto$rtlil.cc:3572:AndGate$4145
  wire $auto$rtlil.cc:3572:AndGate$4143
  wire $auto$rtlil.cc:3572:AndGate$4141
  wire $auto$rtlil.cc:3572:AndGate$4139
  cell $specify2 $auto$liberty.cc:754:execute$4158
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4157
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4156
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4155
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4154
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4152
    connect \Y $auto$rtlil.cc:3574:OrGate$4153
    connect \B $auto$rtlil.cc:3572:AndGate$4151
    connect \A $auto$rtlil.cc:3574:OrGate$4147
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4146
    connect \Y $auto$rtlil.cc:3574:OrGate$4147
    connect \B $auto$rtlil.cc:3572:AndGate$4145
    connect \A $auto$rtlil.cc:3572:AndGate$4141
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4150
    connect \Y $auto$rtlil.cc:3572:AndGate$4151
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4149
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4148
    connect \Y $auto$rtlil.cc:3572:AndGate$4149
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4144
    connect \Y $auto$rtlil.cc:3572:AndGate$4145
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4143
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4142
    connect \Y $auto$rtlil.cc:3572:AndGate$4143
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4140
    connect \Y $auto$rtlil.cc:3572:AndGate$4141
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4139
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4138
    connect \Y $auto$rtlil.cc:3572:AndGate$4139
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4153
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o311a_1
  wire output 5 \X
  attribute \capacitance "0.0023650000"
  wire input 6 \C1
  attribute \capacitance "0.0023720000"
  wire input 4 \B1
  attribute \capacitance "0.0023490000"
  wire input 3 \A3
  attribute \capacitance "0.0023620000"
  wire input 2 \A2
  attribute \capacitance "0.0023510000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$4132
  wire $auto$rtlil.cc:3574:OrGate$4126
  wire $auto$rtlil.cc:3572:AndGate$4130
  wire $auto$rtlil.cc:3572:AndGate$4128
  wire $auto$rtlil.cc:3572:AndGate$4124
  wire $auto$rtlil.cc:3572:AndGate$4122
  wire $auto$rtlil.cc:3572:AndGate$4120
  wire $auto$rtlil.cc:3572:AndGate$4118
  cell $specify2 $auto$liberty.cc:754:execute$4137
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4136
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4135
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4134
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4133
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4131
    connect \Y $auto$rtlil.cc:3574:OrGate$4132
    connect \B $auto$rtlil.cc:3572:AndGate$4130
    connect \A $auto$rtlil.cc:3574:OrGate$4126
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4125
    connect \Y $auto$rtlil.cc:3574:OrGate$4126
    connect \B $auto$rtlil.cc:3572:AndGate$4124
    connect \A $auto$rtlil.cc:3572:AndGate$4120
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4129
    connect \Y $auto$rtlil.cc:3572:AndGate$4130
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4128
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4127
    connect \Y $auto$rtlil.cc:3572:AndGate$4128
    connect \B \B1
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4123
    connect \Y $auto$rtlil.cc:3572:AndGate$4124
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4122
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4121
    connect \Y $auto$rtlil.cc:3572:AndGate$4122
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4119
    connect \Y $auto$rtlil.cc:3572:AndGate$4120
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$4118
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4117
    connect \Y $auto$rtlil.cc:3572:AndGate$4118
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4132
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2bb2ai_4
  wire output 3 \Y
  attribute \capacitance "0.0084840000"
  wire input 2 \B2
  attribute \capacitance "0.0086730000"
  wire input 1 \B1
  attribute \capacitance "0.0088120000"
  wire input 5 \A2_N
  attribute \capacitance "0.0087480000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$4112
  wire $auto$rtlil.cc:3572:AndGate$4110
  wire $auto$rtlil.cc:3572:AndGate$4108
  wire $auto$rtlil.cc:3571:NotGate$4106
  wire $auto$rtlil.cc:3571:NotGate$4104
  cell $specify2 $auto$liberty.cc:754:execute$4116
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4115
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4114
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4113
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4105
    connect \Y $auto$rtlil.cc:3571:NotGate$4106
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4103
    connect \Y $auto$rtlil.cc:3571:NotGate$4104
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4111
    connect \Y $auto$rtlil.cc:3574:OrGate$4112
    connect \B $auto$rtlil.cc:3572:AndGate$4110
    connect \A $auto$rtlil.cc:3572:AndGate$4108
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4109
    connect \Y $auto$rtlil.cc:3572:AndGate$4110
    connect \B \A2_N
    connect \A \A1_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4107
    connect \Y $auto$rtlil.cc:3572:AndGate$4108
    connect \B $auto$rtlil.cc:3571:NotGate$4106
    connect \A $auto$rtlil.cc:3571:NotGate$4104
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4112
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2bb2ai_2
  wire output 3 \Y
  attribute \capacitance "0.0043440000"
  wire input 2 \B2
  attribute \capacitance "0.0048090000"
  wire input 1 \B1
  attribute \capacitance "0.0044510000"
  wire input 5 \A2_N
  attribute \capacitance "0.0049000000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$4098
  wire $auto$rtlil.cc:3572:AndGate$4096
  wire $auto$rtlil.cc:3572:AndGate$4094
  wire $auto$rtlil.cc:3571:NotGate$4092
  wire $auto$rtlil.cc:3571:NotGate$4090
  cell $specify2 $auto$liberty.cc:754:execute$4102
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4101
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4100
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4099
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4091
    connect \Y $auto$rtlil.cc:3571:NotGate$4092
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4089
    connect \Y $auto$rtlil.cc:3571:NotGate$4090
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4097
    connect \Y $auto$rtlil.cc:3574:OrGate$4098
    connect \B $auto$rtlil.cc:3572:AndGate$4096
    connect \A $auto$rtlil.cc:3572:AndGate$4094
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4095
    connect \Y $auto$rtlil.cc:3572:AndGate$4096
    connect \B \A2_N
    connect \A \A1_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4093
    connect \Y $auto$rtlil.cc:3572:AndGate$4094
    connect \B $auto$rtlil.cc:3571:NotGate$4092
    connect \A $auto$rtlil.cc:3571:NotGate$4090
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4098
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2bb2ai_1
  wire output 3 \Y
  attribute \capacitance "0.0023790000"
  wire input 2 \B2
  attribute \capacitance "0.0023240000"
  wire input 1 \B1
  attribute \capacitance "0.0025040000"
  wire input 5 \A2_N
  attribute \capacitance "0.0023580000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$4084
  wire $auto$rtlil.cc:3572:AndGate$4082
  wire $auto$rtlil.cc:3572:AndGate$4080
  wire $auto$rtlil.cc:3571:NotGate$4078
  wire $auto$rtlil.cc:3571:NotGate$4076
  cell $specify2 $auto$liberty.cc:754:execute$4088
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4087
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4086
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$4085
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4077
    connect \Y $auto$rtlil.cc:3571:NotGate$4078
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4075
    connect \Y $auto$rtlil.cc:3571:NotGate$4076
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4083
    connect \Y $auto$rtlil.cc:3574:OrGate$4084
    connect \B $auto$rtlil.cc:3572:AndGate$4082
    connect \A $auto$rtlil.cc:3572:AndGate$4080
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4081
    connect \Y $auto$rtlil.cc:3572:AndGate$4082
    connect \B \A2_N
    connect \A \A1_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4079
    connect \Y $auto$rtlil.cc:3572:AndGate$4080
    connect \B $auto$rtlil.cc:3571:NotGate$4078
    connect \A $auto$rtlil.cc:3571:NotGate$4076
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$4084
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2bb2a_4
  wire output 3 \X
  attribute \capacitance "0.0043550000"
  wire input 2 \B2
  attribute \capacitance "0.0048120000"
  wire input 1 \B1
  attribute \capacitance "0.0044270000"
  wire input 5 \A2_N
  attribute \capacitance "0.0048940000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$4070
  wire $auto$rtlil.cc:3574:OrGate$4064
  wire $auto$rtlil.cc:3574:OrGate$4058
  wire $auto$rtlil.cc:3572:AndGate$4068
  wire $auto$rtlil.cc:3572:AndGate$4062
  wire $auto$rtlil.cc:3572:AndGate$4056
  wire $auto$rtlil.cc:3572:AndGate$4052
  wire $auto$rtlil.cc:3571:NotGate$4066
  wire $auto$rtlil.cc:3571:NotGate$4060
  wire $auto$rtlil.cc:3571:NotGate$4054
  wire $auto$rtlil.cc:3571:NotGate$4050
  cell $specify2 $auto$liberty.cc:754:execute$4074
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4073
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4072
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4071
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4065
    connect \Y $auto$rtlil.cc:3571:NotGate$4066
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4059
    connect \Y $auto$rtlil.cc:3571:NotGate$4060
    connect \A \A1_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4053
    connect \Y $auto$rtlil.cc:3571:NotGate$4054
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4049
    connect \Y $auto$rtlil.cc:3571:NotGate$4050
    connect \A \A1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4069
    connect \Y $auto$rtlil.cc:3574:OrGate$4070
    connect \B $auto$rtlil.cc:3572:AndGate$4068
    connect \A $auto$rtlil.cc:3574:OrGate$4064
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4063
    connect \Y $auto$rtlil.cc:3574:OrGate$4064
    connect \B $auto$rtlil.cc:3572:AndGate$4062
    connect \A $auto$rtlil.cc:3574:OrGate$4058
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4057
    connect \Y $auto$rtlil.cc:3574:OrGate$4058
    connect \B $auto$rtlil.cc:3572:AndGate$4056
    connect \A $auto$rtlil.cc:3572:AndGate$4052
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4067
    connect \Y $auto$rtlil.cc:3572:AndGate$4068
    connect \B \B2
    connect \A $auto$rtlil.cc:3571:NotGate$4066
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4061
    connect \Y $auto$rtlil.cc:3572:AndGate$4062
    connect \B \B2
    connect \A $auto$rtlil.cc:3571:NotGate$4060
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4055
    connect \Y $auto$rtlil.cc:3572:AndGate$4056
    connect \B \B1
    connect \A $auto$rtlil.cc:3571:NotGate$4054
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4051
    connect \Y $auto$rtlil.cc:3572:AndGate$4052
    connect \B \B1
    connect \A $auto$rtlil.cc:3571:NotGate$4050
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4070
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2bb2a_2
  wire output 3 \X
  attribute \capacitance "0.0018810000"
  wire input 2 \B2
  attribute \capacitance "0.0017220000"
  wire input 1 \B1
  attribute \capacitance "0.0017540000"
  wire input 5 \A2_N
  attribute \capacitance "0.0016650000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$4044
  wire $auto$rtlil.cc:3574:OrGate$4038
  wire $auto$rtlil.cc:3574:OrGate$4032
  wire $auto$rtlil.cc:3572:AndGate$4042
  wire $auto$rtlil.cc:3572:AndGate$4036
  wire $auto$rtlil.cc:3572:AndGate$4030
  wire $auto$rtlil.cc:3572:AndGate$4026
  wire $auto$rtlil.cc:3571:NotGate$4040
  wire $auto$rtlil.cc:3571:NotGate$4034
  wire $auto$rtlil.cc:3571:NotGate$4028
  wire $auto$rtlil.cc:3571:NotGate$4024
  cell $specify2 $auto$liberty.cc:754:execute$4048
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4047
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4046
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4045
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4039
    connect \Y $auto$rtlil.cc:3571:NotGate$4040
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4033
    connect \Y $auto$rtlil.cc:3571:NotGate$4034
    connect \A \A1_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4027
    connect \Y $auto$rtlil.cc:3571:NotGate$4028
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4023
    connect \Y $auto$rtlil.cc:3571:NotGate$4024
    connect \A \A1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4043
    connect \Y $auto$rtlil.cc:3574:OrGate$4044
    connect \B $auto$rtlil.cc:3572:AndGate$4042
    connect \A $auto$rtlil.cc:3574:OrGate$4038
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4037
    connect \Y $auto$rtlil.cc:3574:OrGate$4038
    connect \B $auto$rtlil.cc:3572:AndGate$4036
    connect \A $auto$rtlil.cc:3574:OrGate$4032
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4031
    connect \Y $auto$rtlil.cc:3574:OrGate$4032
    connect \B $auto$rtlil.cc:3572:AndGate$4030
    connect \A $auto$rtlil.cc:3572:AndGate$4026
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4041
    connect \Y $auto$rtlil.cc:3572:AndGate$4042
    connect \B \B2
    connect \A $auto$rtlil.cc:3571:NotGate$4040
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4035
    connect \Y $auto$rtlil.cc:3572:AndGate$4036
    connect \B \B2
    connect \A $auto$rtlil.cc:3571:NotGate$4034
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4029
    connect \Y $auto$rtlil.cc:3572:AndGate$4030
    connect \B \B1
    connect \A $auto$rtlil.cc:3571:NotGate$4028
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4025
    connect \Y $auto$rtlil.cc:3572:AndGate$4026
    connect \B \B1
    connect \A $auto$rtlil.cc:3571:NotGate$4024
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4044
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2bb2a_1
  wire output 3 \X
  attribute \capacitance "0.0016130000"
  wire input 2 \B2
  attribute \capacitance "0.0014810000"
  wire input 1 \B1
  attribute \capacitance "0.0014870000"
  wire input 5 \A2_N
  attribute \capacitance "0.0013960000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$4018
  wire $auto$rtlil.cc:3574:OrGate$4012
  wire $auto$rtlil.cc:3574:OrGate$4006
  wire $auto$rtlil.cc:3572:AndGate$4016
  wire $auto$rtlil.cc:3572:AndGate$4010
  wire $auto$rtlil.cc:3572:AndGate$4004
  wire $auto$rtlil.cc:3572:AndGate$4000
  wire $auto$rtlil.cc:3571:NotGate$4014
  wire $auto$rtlil.cc:3571:NotGate$4008
  wire $auto$rtlil.cc:3571:NotGate$4002
  wire $auto$rtlil.cc:3571:NotGate$3998
  cell $specify2 $auto$liberty.cc:754:execute$4022
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4021
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4020
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$4019
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4013
    connect \Y $auto$rtlil.cc:3571:NotGate$4014
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4007
    connect \Y $auto$rtlil.cc:3571:NotGate$4008
    connect \A \A1_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4001
    connect \Y $auto$rtlil.cc:3571:NotGate$4002
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3997
    connect \Y $auto$rtlil.cc:3571:NotGate$3998
    connect \A \A1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4017
    connect \Y $auto$rtlil.cc:3574:OrGate$4018
    connect \B $auto$rtlil.cc:3572:AndGate$4016
    connect \A $auto$rtlil.cc:3574:OrGate$4012
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4011
    connect \Y $auto$rtlil.cc:3574:OrGate$4012
    connect \B $auto$rtlil.cc:3572:AndGate$4010
    connect \A $auto$rtlil.cc:3574:OrGate$4006
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4005
    connect \Y $auto$rtlil.cc:3574:OrGate$4006
    connect \B $auto$rtlil.cc:3572:AndGate$4004
    connect \A $auto$rtlil.cc:3572:AndGate$4000
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4015
    connect \Y $auto$rtlil.cc:3572:AndGate$4016
    connect \B \B2
    connect \A $auto$rtlil.cc:3571:NotGate$4014
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4009
    connect \Y $auto$rtlil.cc:3572:AndGate$4010
    connect \B \B2
    connect \A $auto$rtlil.cc:3571:NotGate$4008
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4003
    connect \Y $auto$rtlil.cc:3572:AndGate$4004
    connect \B \B1
    connect \A $auto$rtlil.cc:3571:NotGate$4002
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3999
    connect \Y $auto$rtlil.cc:3572:AndGate$4000
    connect \B \B1
    connect \A $auto$rtlil.cc:3571:NotGate$3998
  end
  connect \X $auto$rtlil.cc:3574:OrGate$4018
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o22ai_4
  wire output 5 \Y
  attribute \capacitance "0.0083220000"
  wire input 4 \B2
  attribute \capacitance "0.0089300000"
  wire input 3 \B1
  attribute \capacitance "0.0084970000"
  wire input 2 \A2
  attribute \capacitance "0.0091080000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3992
  wire $auto$rtlil.cc:3572:AndGate$3990
  wire $auto$rtlil.cc:3572:AndGate$3984
  wire $auto$rtlil.cc:3571:NotGate$3988
  wire $auto$rtlil.cc:3571:NotGate$3986
  wire $auto$rtlil.cc:3571:NotGate$3982
  wire $auto$rtlil.cc:3571:NotGate$3980
  cell $specify2 $auto$liberty.cc:754:execute$3996
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3995
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3994
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3993
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3987
    connect \Y $auto$rtlil.cc:3571:NotGate$3988
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3985
    connect \Y $auto$rtlil.cc:3571:NotGate$3986
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3981
    connect \Y $auto$rtlil.cc:3571:NotGate$3982
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3979
    connect \Y $auto$rtlil.cc:3571:NotGate$3980
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3991
    connect \Y $auto$rtlil.cc:3574:OrGate$3992
    connect \B $auto$rtlil.cc:3572:AndGate$3990
    connect \A $auto$rtlil.cc:3572:AndGate$3984
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3989
    connect \Y $auto$rtlil.cc:3572:AndGate$3990
    connect \B $auto$rtlil.cc:3571:NotGate$3988
    connect \A $auto$rtlil.cc:3571:NotGate$3986
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3983
    connect \Y $auto$rtlil.cc:3572:AndGate$3984
    connect \B $auto$rtlil.cc:3571:NotGate$3982
    connect \A $auto$rtlil.cc:3571:NotGate$3980
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3992
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o22ai_2
  wire output 5 \Y
  attribute \capacitance "0.0043140000"
  wire input 4 \B2
  attribute \capacitance "0.0042990000"
  wire input 3 \B1
  attribute \capacitance "0.0043120000"
  wire input 2 \A2
  attribute \capacitance "0.0043670000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3974
  wire $auto$rtlil.cc:3572:AndGate$3972
  wire $auto$rtlil.cc:3572:AndGate$3966
  wire $auto$rtlil.cc:3571:NotGate$3970
  wire $auto$rtlil.cc:3571:NotGate$3968
  wire $auto$rtlil.cc:3571:NotGate$3964
  wire $auto$rtlil.cc:3571:NotGate$3962
  cell $specify2 $auto$liberty.cc:754:execute$3978
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3977
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3976
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3975
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3969
    connect \Y $auto$rtlil.cc:3571:NotGate$3970
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3967
    connect \Y $auto$rtlil.cc:3571:NotGate$3968
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3963
    connect \Y $auto$rtlil.cc:3571:NotGate$3964
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3961
    connect \Y $auto$rtlil.cc:3571:NotGate$3962
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3973
    connect \Y $auto$rtlil.cc:3574:OrGate$3974
    connect \B $auto$rtlil.cc:3572:AndGate$3972
    connect \A $auto$rtlil.cc:3572:AndGate$3966
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3971
    connect \Y $auto$rtlil.cc:3572:AndGate$3972
    connect \B $auto$rtlil.cc:3571:NotGate$3970
    connect \A $auto$rtlil.cc:3571:NotGate$3968
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3965
    connect \Y $auto$rtlil.cc:3572:AndGate$3966
    connect \B $auto$rtlil.cc:3571:NotGate$3964
    connect \A $auto$rtlil.cc:3571:NotGate$3962
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3974
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o22ai_1
  wire output 5 \Y
  attribute \capacitance "0.0023630000"
  wire input 4 \B2
  attribute \capacitance "0.0024310000"
  wire input 3 \B1
  attribute \capacitance "0.0023450000"
  wire input 2 \A2
  attribute \capacitance "0.0023300000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3956
  wire $auto$rtlil.cc:3572:AndGate$3954
  wire $auto$rtlil.cc:3572:AndGate$3948
  wire $auto$rtlil.cc:3571:NotGate$3952
  wire $auto$rtlil.cc:3571:NotGate$3950
  wire $auto$rtlil.cc:3571:NotGate$3946
  wire $auto$rtlil.cc:3571:NotGate$3944
  cell $specify2 $auto$liberty.cc:754:execute$3960
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3959
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3958
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3957
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3951
    connect \Y $auto$rtlil.cc:3571:NotGate$3952
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3949
    connect \Y $auto$rtlil.cc:3571:NotGate$3950
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3945
    connect \Y $auto$rtlil.cc:3571:NotGate$3946
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3943
    connect \Y $auto$rtlil.cc:3571:NotGate$3944
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3955
    connect \Y $auto$rtlil.cc:3574:OrGate$3956
    connect \B $auto$rtlil.cc:3572:AndGate$3954
    connect \A $auto$rtlil.cc:3572:AndGate$3948
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3953
    connect \Y $auto$rtlil.cc:3572:AndGate$3954
    connect \B $auto$rtlil.cc:3571:NotGate$3952
    connect \A $auto$rtlil.cc:3571:NotGate$3950
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3947
    connect \Y $auto$rtlil.cc:3572:AndGate$3948
    connect \B $auto$rtlil.cc:3571:NotGate$3946
    connect \A $auto$rtlil.cc:3571:NotGate$3944
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3956
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o22a_4
  wire output 5 \X
  attribute \capacitance "0.0043130000"
  wire input 4 \B2
  attribute \capacitance "0.0048190000"
  wire input 3 \B1
  attribute \capacitance "0.0043350000"
  wire input 2 \A2
  attribute \capacitance "0.0047950000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3938
  wire $auto$rtlil.cc:3574:OrGate$3934
  wire $auto$rtlil.cc:3574:OrGate$3930
  wire $auto$rtlil.cc:3572:AndGate$3936
  wire $auto$rtlil.cc:3572:AndGate$3932
  wire $auto$rtlil.cc:3572:AndGate$3928
  wire $auto$rtlil.cc:3572:AndGate$3926
  cell $specify2 $auto$liberty.cc:754:execute$3942
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3941
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3940
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3939
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3937
    connect \Y $auto$rtlil.cc:3574:OrGate$3938
    connect \B $auto$rtlil.cc:3572:AndGate$3936
    connect \A $auto$rtlil.cc:3574:OrGate$3934
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3933
    connect \Y $auto$rtlil.cc:3574:OrGate$3934
    connect \B $auto$rtlil.cc:3572:AndGate$3932
    connect \A $auto$rtlil.cc:3574:OrGate$3930
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3929
    connect \Y $auto$rtlil.cc:3574:OrGate$3930
    connect \B $auto$rtlil.cc:3572:AndGate$3928
    connect \A $auto$rtlil.cc:3572:AndGate$3926
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3935
    connect \Y $auto$rtlil.cc:3572:AndGate$3936
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3931
    connect \Y $auto$rtlil.cc:3572:AndGate$3932
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3927
    connect \Y $auto$rtlil.cc:3572:AndGate$3928
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3925
    connect \Y $auto$rtlil.cc:3572:AndGate$3926
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3938
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o22a_2
  wire output 5 \X
  attribute \capacitance "0.0023440000"
  wire input 4 \B2
  attribute \capacitance "0.0023890000"
  wire input 3 \B1
  attribute \capacitance "0.0023550000"
  wire input 2 \A2
  attribute \capacitance "0.0023490000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3920
  wire $auto$rtlil.cc:3574:OrGate$3916
  wire $auto$rtlil.cc:3574:OrGate$3912
  wire $auto$rtlil.cc:3572:AndGate$3918
  wire $auto$rtlil.cc:3572:AndGate$3914
  wire $auto$rtlil.cc:3572:AndGate$3910
  wire $auto$rtlil.cc:3572:AndGate$3908
  cell $specify2 $auto$liberty.cc:754:execute$3924
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3923
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3922
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3921
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3919
    connect \Y $auto$rtlil.cc:3574:OrGate$3920
    connect \B $auto$rtlil.cc:3572:AndGate$3918
    connect \A $auto$rtlil.cc:3574:OrGate$3916
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3915
    connect \Y $auto$rtlil.cc:3574:OrGate$3916
    connect \B $auto$rtlil.cc:3572:AndGate$3914
    connect \A $auto$rtlil.cc:3574:OrGate$3912
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3911
    connect \Y $auto$rtlil.cc:3574:OrGate$3912
    connect \B $auto$rtlil.cc:3572:AndGate$3910
    connect \A $auto$rtlil.cc:3572:AndGate$3908
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3917
    connect \Y $auto$rtlil.cc:3572:AndGate$3918
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3913
    connect \Y $auto$rtlil.cc:3572:AndGate$3914
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3909
    connect \Y $auto$rtlil.cc:3572:AndGate$3910
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3907
    connect \Y $auto$rtlil.cc:3572:AndGate$3908
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3920
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o22a_1
  wire output 5 \X
  attribute \capacitance "0.0023640000"
  wire input 4 \B2
  attribute \capacitance "0.0024050000"
  wire input 3 \B1
  attribute \capacitance "0.0024230000"
  wire input 2 \A2
  attribute \capacitance "0.0023540000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3902
  wire $auto$rtlil.cc:3574:OrGate$3898
  wire $auto$rtlil.cc:3574:OrGate$3894
  wire $auto$rtlil.cc:3572:AndGate$3900
  wire $auto$rtlil.cc:3572:AndGate$3896
  wire $auto$rtlil.cc:3572:AndGate$3892
  wire $auto$rtlil.cc:3572:AndGate$3890
  cell $specify2 $auto$liberty.cc:754:execute$3906
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3905
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3904
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3903
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3901
    connect \Y $auto$rtlil.cc:3574:OrGate$3902
    connect \B $auto$rtlil.cc:3572:AndGate$3900
    connect \A $auto$rtlil.cc:3574:OrGate$3898
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3897
    connect \Y $auto$rtlil.cc:3574:OrGate$3898
    connect \B $auto$rtlil.cc:3572:AndGate$3896
    connect \A $auto$rtlil.cc:3574:OrGate$3894
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3893
    connect \Y $auto$rtlil.cc:3574:OrGate$3894
    connect \B $auto$rtlil.cc:3572:AndGate$3892
    connect \A $auto$rtlil.cc:3572:AndGate$3890
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3899
    connect \Y $auto$rtlil.cc:3572:AndGate$3900
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3895
    connect \Y $auto$rtlil.cc:3572:AndGate$3896
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3891
    connect \Y $auto$rtlil.cc:3572:AndGate$3892
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3889
    connect \Y $auto$rtlil.cc:3572:AndGate$3890
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3902
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o221ai_4
  wire output 5 \Y
  attribute \capacitance "0.0084170000"
  wire input 6 \C1
  attribute \capacitance "0.0081250000"
  wire input 4 \B2
  attribute \capacitance "0.0089150000"
  wire input 3 \B1
  attribute \capacitance "0.0084800000"
  wire input 2 \A2
  attribute \capacitance "0.0091070000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3883
  wire $auto$rtlil.cc:3574:OrGate$3879
  wire $auto$rtlil.cc:3572:AndGate$3877
  wire $auto$rtlil.cc:3572:AndGate$3871
  wire $auto$rtlil.cc:3571:NotGate$3881
  wire $auto$rtlil.cc:3571:NotGate$3875
  wire $auto$rtlil.cc:3571:NotGate$3873
  wire $auto$rtlil.cc:3571:NotGate$3869
  wire $auto$rtlil.cc:3571:NotGate$3867
  cell $specify2 $auto$liberty.cc:754:execute$3888
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3887
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3886
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3885
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3884
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3880
    connect \Y $auto$rtlil.cc:3571:NotGate$3881
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3874
    connect \Y $auto$rtlil.cc:3571:NotGate$3875
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3872
    connect \Y $auto$rtlil.cc:3571:NotGate$3873
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3868
    connect \Y $auto$rtlil.cc:3571:NotGate$3869
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3866
    connect \Y $auto$rtlil.cc:3571:NotGate$3867
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3882
    connect \Y $auto$rtlil.cc:3574:OrGate$3883
    connect \B $auto$rtlil.cc:3571:NotGate$3881
    connect \A $auto$rtlil.cc:3574:OrGate$3879
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3878
    connect \Y $auto$rtlil.cc:3574:OrGate$3879
    connect \B $auto$rtlil.cc:3572:AndGate$3877
    connect \A $auto$rtlil.cc:3572:AndGate$3871
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3876
    connect \Y $auto$rtlil.cc:3572:AndGate$3877
    connect \B $auto$rtlil.cc:3571:NotGate$3875
    connect \A $auto$rtlil.cc:3571:NotGate$3873
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3870
    connect \Y $auto$rtlil.cc:3572:AndGate$3871
    connect \B $auto$rtlil.cc:3571:NotGate$3869
    connect \A $auto$rtlil.cc:3571:NotGate$3867
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3883
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o221ai_2
  wire output 5 \Y
  attribute \capacitance "0.0042400000"
  wire input 6 \C1
  attribute \capacitance "0.0042780000"
  wire input 4 \B2
  attribute \capacitance "0.0048790000"
  wire input 3 \B1
  attribute \capacitance "0.0043180000"
  wire input 2 \A2
  attribute \capacitance "0.0047770000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3860
  wire $auto$rtlil.cc:3574:OrGate$3856
  wire $auto$rtlil.cc:3572:AndGate$3854
  wire $auto$rtlil.cc:3572:AndGate$3848
  wire $auto$rtlil.cc:3571:NotGate$3858
  wire $auto$rtlil.cc:3571:NotGate$3852
  wire $auto$rtlil.cc:3571:NotGate$3850
  wire $auto$rtlil.cc:3571:NotGate$3846
  wire $auto$rtlil.cc:3571:NotGate$3844
  cell $specify2 $auto$liberty.cc:754:execute$3865
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3864
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3863
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3862
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3861
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3857
    connect \Y $auto$rtlil.cc:3571:NotGate$3858
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3851
    connect \Y $auto$rtlil.cc:3571:NotGate$3852
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3849
    connect \Y $auto$rtlil.cc:3571:NotGate$3850
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3845
    connect \Y $auto$rtlil.cc:3571:NotGate$3846
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3843
    connect \Y $auto$rtlil.cc:3571:NotGate$3844
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3859
    connect \Y $auto$rtlil.cc:3574:OrGate$3860
    connect \B $auto$rtlil.cc:3571:NotGate$3858
    connect \A $auto$rtlil.cc:3574:OrGate$3856
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3855
    connect \Y $auto$rtlil.cc:3574:OrGate$3856
    connect \B $auto$rtlil.cc:3572:AndGate$3854
    connect \A $auto$rtlil.cc:3572:AndGate$3848
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3853
    connect \Y $auto$rtlil.cc:3572:AndGate$3854
    connect \B $auto$rtlil.cc:3571:NotGate$3852
    connect \A $auto$rtlil.cc:3571:NotGate$3850
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3847
    connect \Y $auto$rtlil.cc:3572:AndGate$3848
    connect \B $auto$rtlil.cc:3571:NotGate$3846
    connect \A $auto$rtlil.cc:3571:NotGate$3844
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3860
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o221ai_1
  wire output 5 \Y
  attribute \capacitance "0.0022480000"
  wire input 6 \C1
  attribute \capacitance "0.0023020000"
  wire input 4 \B2
  attribute \capacitance "0.0023190000"
  wire input 3 \B1
  attribute \capacitance "0.0023230000"
  wire input 2 \A2
  attribute \capacitance "0.0023270000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3837
  wire $auto$rtlil.cc:3574:OrGate$3833
  wire $auto$rtlil.cc:3572:AndGate$3831
  wire $auto$rtlil.cc:3572:AndGate$3825
  wire $auto$rtlil.cc:3571:NotGate$3835
  wire $auto$rtlil.cc:3571:NotGate$3829
  wire $auto$rtlil.cc:3571:NotGate$3827
  wire $auto$rtlil.cc:3571:NotGate$3823
  wire $auto$rtlil.cc:3571:NotGate$3821
  cell $specify2 $auto$liberty.cc:754:execute$3842
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3841
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3840
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3839
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3838
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3834
    connect \Y $auto$rtlil.cc:3571:NotGate$3835
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3828
    connect \Y $auto$rtlil.cc:3571:NotGate$3829
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3826
    connect \Y $auto$rtlil.cc:3571:NotGate$3827
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3822
    connect \Y $auto$rtlil.cc:3571:NotGate$3823
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3820
    connect \Y $auto$rtlil.cc:3571:NotGate$3821
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3836
    connect \Y $auto$rtlil.cc:3574:OrGate$3837
    connect \B $auto$rtlil.cc:3571:NotGate$3835
    connect \A $auto$rtlil.cc:3574:OrGate$3833
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3832
    connect \Y $auto$rtlil.cc:3574:OrGate$3833
    connect \B $auto$rtlil.cc:3572:AndGate$3831
    connect \A $auto$rtlil.cc:3572:AndGate$3825
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3830
    connect \Y $auto$rtlil.cc:3572:AndGate$3831
    connect \B $auto$rtlil.cc:3571:NotGate$3829
    connect \A $auto$rtlil.cc:3571:NotGate$3827
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3824
    connect \Y $auto$rtlil.cc:3572:AndGate$3825
    connect \B $auto$rtlil.cc:3571:NotGate$3823
    connect \A $auto$rtlil.cc:3571:NotGate$3821
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3837
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o221a_4
  wire output 5 \X
  attribute \capacitance "0.0043050000"
  wire input 6 \C1
  attribute \capacitance "0.0042740000"
  wire input 4 \B2
  attribute \capacitance "0.0047430000"
  wire input 3 \B1
  attribute \capacitance "0.0043010000"
  wire input 2 \A2
  attribute \capacitance "0.0048640000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3814
  wire $auto$rtlil.cc:3574:OrGate$3808
  wire $auto$rtlil.cc:3574:OrGate$3802
  wire $auto$rtlil.cc:3572:AndGate$3812
  wire $auto$rtlil.cc:3572:AndGate$3810
  wire $auto$rtlil.cc:3572:AndGate$3806
  wire $auto$rtlil.cc:3572:AndGate$3804
  wire $auto$rtlil.cc:3572:AndGate$3800
  wire $auto$rtlil.cc:3572:AndGate$3798
  wire $auto$rtlil.cc:3572:AndGate$3796
  wire $auto$rtlil.cc:3572:AndGate$3794
  cell $specify2 $auto$liberty.cc:754:execute$3819
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3818
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3817
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3816
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3815
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3813
    connect \Y $auto$rtlil.cc:3574:OrGate$3814
    connect \B $auto$rtlil.cc:3572:AndGate$3812
    connect \A $auto$rtlil.cc:3574:OrGate$3808
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3807
    connect \Y $auto$rtlil.cc:3574:OrGate$3808
    connect \B $auto$rtlil.cc:3572:AndGate$3806
    connect \A $auto$rtlil.cc:3574:OrGate$3802
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3801
    connect \Y $auto$rtlil.cc:3574:OrGate$3802
    connect \B $auto$rtlil.cc:3572:AndGate$3800
    connect \A $auto$rtlil.cc:3572:AndGate$3796
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3811
    connect \Y $auto$rtlil.cc:3572:AndGate$3812
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3810
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3809
    connect \Y $auto$rtlil.cc:3572:AndGate$3810
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3805
    connect \Y $auto$rtlil.cc:3572:AndGate$3806
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3804
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3803
    connect \Y $auto$rtlil.cc:3572:AndGate$3804
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3799
    connect \Y $auto$rtlil.cc:3572:AndGate$3800
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3798
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3797
    connect \Y $auto$rtlil.cc:3572:AndGate$3798
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3795
    connect \Y $auto$rtlil.cc:3572:AndGate$3796
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3794
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3793
    connect \Y $auto$rtlil.cc:3572:AndGate$3794
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3814
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o221a_2
  wire output 5 \X
  attribute \capacitance "0.0023120000"
  wire input 6 \C1
  attribute \capacitance "0.0023400000"
  wire input 4 \B2
  attribute \capacitance "0.0023330000"
  wire input 3 \B1
  attribute \capacitance "0.0023810000"
  wire input 2 \A2
  attribute \capacitance "0.0023740000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3787
  wire $auto$rtlil.cc:3574:OrGate$3781
  wire $auto$rtlil.cc:3574:OrGate$3775
  wire $auto$rtlil.cc:3572:AndGate$3785
  wire $auto$rtlil.cc:3572:AndGate$3783
  wire $auto$rtlil.cc:3572:AndGate$3779
  wire $auto$rtlil.cc:3572:AndGate$3777
  wire $auto$rtlil.cc:3572:AndGate$3773
  wire $auto$rtlil.cc:3572:AndGate$3771
  wire $auto$rtlil.cc:3572:AndGate$3769
  wire $auto$rtlil.cc:3572:AndGate$3767
  cell $specify2 $auto$liberty.cc:754:execute$3792
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3791
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3790
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3789
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3788
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3786
    connect \Y $auto$rtlil.cc:3574:OrGate$3787
    connect \B $auto$rtlil.cc:3572:AndGate$3785
    connect \A $auto$rtlil.cc:3574:OrGate$3781
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3780
    connect \Y $auto$rtlil.cc:3574:OrGate$3781
    connect \B $auto$rtlil.cc:3572:AndGate$3779
    connect \A $auto$rtlil.cc:3574:OrGate$3775
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3774
    connect \Y $auto$rtlil.cc:3574:OrGate$3775
    connect \B $auto$rtlil.cc:3572:AndGate$3773
    connect \A $auto$rtlil.cc:3572:AndGate$3769
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3784
    connect \Y $auto$rtlil.cc:3572:AndGate$3785
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3783
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3782
    connect \Y $auto$rtlil.cc:3572:AndGate$3783
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3778
    connect \Y $auto$rtlil.cc:3572:AndGate$3779
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3777
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3776
    connect \Y $auto$rtlil.cc:3572:AndGate$3777
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3772
    connect \Y $auto$rtlil.cc:3572:AndGate$3773
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3770
    connect \Y $auto$rtlil.cc:3572:AndGate$3771
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3768
    connect \Y $auto$rtlil.cc:3572:AndGate$3769
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3767
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3766
    connect \Y $auto$rtlil.cc:3572:AndGate$3767
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3787
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o221a_1
  wire output 5 \X
  attribute \capacitance "0.0023180000"
  wire input 6 \C1
  attribute \capacitance "0.0023550000"
  wire input 4 \B2
  attribute \capacitance "0.0023410000"
  wire input 3 \B1
  attribute \capacitance "0.0024010000"
  wire input 2 \A2
  attribute \capacitance "0.0023800000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3760
  wire $auto$rtlil.cc:3574:OrGate$3754
  wire $auto$rtlil.cc:3574:OrGate$3748
  wire $auto$rtlil.cc:3572:AndGate$3758
  wire $auto$rtlil.cc:3572:AndGate$3756
  wire $auto$rtlil.cc:3572:AndGate$3752
  wire $auto$rtlil.cc:3572:AndGate$3750
  wire $auto$rtlil.cc:3572:AndGate$3746
  wire $auto$rtlil.cc:3572:AndGate$3744
  wire $auto$rtlil.cc:3572:AndGate$3742
  wire $auto$rtlil.cc:3572:AndGate$3740
  cell $specify2 $auto$liberty.cc:754:execute$3765
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3764
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3763
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3762
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3761
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3759
    connect \Y $auto$rtlil.cc:3574:OrGate$3760
    connect \B $auto$rtlil.cc:3572:AndGate$3758
    connect \A $auto$rtlil.cc:3574:OrGate$3754
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3753
    connect \Y $auto$rtlil.cc:3574:OrGate$3754
    connect \B $auto$rtlil.cc:3572:AndGate$3752
    connect \A $auto$rtlil.cc:3574:OrGate$3748
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3747
    connect \Y $auto$rtlil.cc:3574:OrGate$3748
    connect \B $auto$rtlil.cc:3572:AndGate$3746
    connect \A $auto$rtlil.cc:3572:AndGate$3742
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3757
    connect \Y $auto$rtlil.cc:3572:AndGate$3758
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3756
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3755
    connect \Y $auto$rtlil.cc:3572:AndGate$3756
    connect \B \B2
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3751
    connect \Y $auto$rtlil.cc:3572:AndGate$3752
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3750
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3749
    connect \Y $auto$rtlil.cc:3572:AndGate$3750
    connect \B \B2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3745
    connect \Y $auto$rtlil.cc:3572:AndGate$3746
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3744
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3743
    connect \Y $auto$rtlil.cc:3572:AndGate$3744
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3741
    connect \Y $auto$rtlil.cc:3572:AndGate$3742
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3740
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3739
    connect \Y $auto$rtlil.cc:3572:AndGate$3740
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3760
end
attribute \whitebox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21bai_4
  wire output 3 \Y
  attribute \capacitance "0.0023560000"
  wire input 4 \B1_N
  attribute \capacitance "0.0085010000"
  wire input 2 \A2
  attribute \capacitance "0.0088780000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3735
  wire $auto$rtlil.cc:3572:AndGate$3733
  wire $auto$rtlil.cc:3571:NotGate$3731
  wire $auto$rtlil.cc:3571:NotGate$3729
  cell $specify2 $auto$liberty.cc:754:execute$3738
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3737
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3736
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3730
    connect \Y $auto$rtlil.cc:3571:NotGate$3731
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3728
    connect \Y $auto$rtlil.cc:3571:NotGate$3729
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3734
    connect \Y $auto$rtlil.cc:3574:OrGate$3735
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3572:AndGate$3733
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3732
    connect \Y $auto$rtlil.cc:3572:AndGate$3733
    connect \B $auto$rtlil.cc:3571:NotGate$3731
    connect \A $auto$rtlil.cc:3571:NotGate$3729
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3735
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21bai_2
  wire output 3 \Y
  attribute \capacitance "0.0013440000"
  wire input 4 \B1_N
  attribute \capacitance "0.0044110000"
  wire input 2 \A2
  attribute \capacitance "0.0043790000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3724
  wire $auto$rtlil.cc:3572:AndGate$3722
  wire $auto$rtlil.cc:3571:NotGate$3720
  wire $auto$rtlil.cc:3571:NotGate$3718
  cell $specify2 $auto$liberty.cc:754:execute$3727
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3726
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3725
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3719
    connect \Y $auto$rtlil.cc:3571:NotGate$3720
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3717
    connect \Y $auto$rtlil.cc:3571:NotGate$3718
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3723
    connect \Y $auto$rtlil.cc:3574:OrGate$3724
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3572:AndGate$3722
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3721
    connect \Y $auto$rtlil.cc:3572:AndGate$3722
    connect \B $auto$rtlil.cc:3571:NotGate$3720
    connect \A $auto$rtlil.cc:3571:NotGate$3718
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3724
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21bai_1
  wire output 3 \Y
  attribute \capacitance "0.0016960000"
  wire input 4 \B1_N
  attribute \capacitance "0.0023380000"
  wire input 2 \A2
  attribute \capacitance "0.0023460000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3713
  wire $auto$rtlil.cc:3572:AndGate$3711
  wire $auto$rtlil.cc:3571:NotGate$3709
  wire $auto$rtlil.cc:3571:NotGate$3707
  cell $specify2 $auto$liberty.cc:754:execute$3716
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3715
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3714
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3708
    connect \Y $auto$rtlil.cc:3571:NotGate$3709
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3706
    connect \Y $auto$rtlil.cc:3571:NotGate$3707
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3712
    connect \Y $auto$rtlil.cc:3574:OrGate$3713
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3572:AndGate$3711
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3710
    connect \Y $auto$rtlil.cc:3572:AndGate$3711
    connect \B $auto$rtlil.cc:3571:NotGate$3709
    connect \A $auto$rtlil.cc:3571:NotGate$3707
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3713
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21ba_4
  wire output 3 \X
  attribute \capacitance "0.0023920000"
  wire input 4 \B1_N
  attribute \capacitance "0.0043840000"
  wire input 2 \A2
  attribute \capacitance "0.0043960000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3702
  wire $auto$rtlil.cc:3572:AndGate$3700
  wire $auto$rtlil.cc:3572:AndGate$3696
  wire $auto$rtlil.cc:3571:NotGate$3698
  wire $auto$rtlil.cc:3571:NotGate$3694
  cell $specify2 $auto$liberty.cc:754:execute$3705
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3704
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3703
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3697
    connect \Y $auto$rtlil.cc:3571:NotGate$3698
    connect \A \B1_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3693
    connect \Y $auto$rtlil.cc:3571:NotGate$3694
    connect \A \B1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3701
    connect \Y $auto$rtlil.cc:3574:OrGate$3702
    connect \B $auto$rtlil.cc:3572:AndGate$3700
    connect \A $auto$rtlil.cc:3572:AndGate$3696
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3699
    connect \Y $auto$rtlil.cc:3572:AndGate$3700
    connect \B $auto$rtlil.cc:3571:NotGate$3698
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3695
    connect \Y $auto$rtlil.cc:3572:AndGate$3696
    connect \B $auto$rtlil.cc:3571:NotGate$3694
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3702
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21ba_2
  wire output 3 \X
  attribute \capacitance "0.0013850000"
  wire input 4 \B1_N
  attribute \capacitance "0.0023780000"
  wire input 2 \A2
  attribute \capacitance "0.0023900000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3689
  wire $auto$rtlil.cc:3572:AndGate$3687
  wire $auto$rtlil.cc:3572:AndGate$3683
  wire $auto$rtlil.cc:3571:NotGate$3685
  wire $auto$rtlil.cc:3571:NotGate$3681
  cell $specify2 $auto$liberty.cc:754:execute$3692
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3691
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3690
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3684
    connect \Y $auto$rtlil.cc:3571:NotGate$3685
    connect \A \B1_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3680
    connect \Y $auto$rtlil.cc:3571:NotGate$3681
    connect \A \B1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3688
    connect \Y $auto$rtlil.cc:3574:OrGate$3689
    connect \B $auto$rtlil.cc:3572:AndGate$3687
    connect \A $auto$rtlil.cc:3572:AndGate$3683
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3686
    connect \Y $auto$rtlil.cc:3572:AndGate$3687
    connect \B $auto$rtlil.cc:3571:NotGate$3685
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3682
    connect \Y $auto$rtlil.cc:3572:AndGate$3683
    connect \B $auto$rtlil.cc:3571:NotGate$3681
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3689
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21ba_1
  wire output 3 \X
  attribute \capacitance "0.0013550000"
  wire input 4 \B1_N
  attribute \capacitance "0.0024160000"
  wire input 2 \A2
  attribute \capacitance "0.0023960000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3676
  wire $auto$rtlil.cc:3572:AndGate$3674
  wire $auto$rtlil.cc:3572:AndGate$3670
  wire $auto$rtlil.cc:3571:NotGate$3672
  wire $auto$rtlil.cc:3571:NotGate$3668
  cell $specify2 $auto$liberty.cc:754:execute$3679
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3678
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3677
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3671
    connect \Y $auto$rtlil.cc:3571:NotGate$3672
    connect \A \B1_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3667
    connect \Y $auto$rtlil.cc:3571:NotGate$3668
    connect \A \B1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3675
    connect \Y $auto$rtlil.cc:3574:OrGate$3676
    connect \B $auto$rtlil.cc:3572:AndGate$3674
    connect \A $auto$rtlil.cc:3572:AndGate$3670
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3673
    connect \Y $auto$rtlil.cc:3572:AndGate$3674
    connect \B $auto$rtlil.cc:3571:NotGate$3672
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3669
    connect \Y $auto$rtlil.cc:3572:AndGate$3670
    connect \B $auto$rtlil.cc:3571:NotGate$3668
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3676
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21ai_4
  wire output 4 \Y
  attribute \capacitance "0.0086920000"
  wire input 3 \B1
  attribute \capacitance "0.0084740000"
  wire input 2 \A2
  attribute \capacitance "0.0091440000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3663
  wire $auto$rtlil.cc:3572:AndGate$3659
  wire $auto$rtlil.cc:3571:NotGate$3661
  wire $auto$rtlil.cc:3571:NotGate$3657
  wire $auto$rtlil.cc:3571:NotGate$3655
  cell $specify2 $auto$liberty.cc:754:execute$3666
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3665
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3664
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3660
    connect \Y $auto$rtlil.cc:3571:NotGate$3661
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3656
    connect \Y $auto$rtlil.cc:3571:NotGate$3657
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3654
    connect \Y $auto$rtlil.cc:3571:NotGate$3655
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3662
    connect \Y $auto$rtlil.cc:3574:OrGate$3663
    connect \B $auto$rtlil.cc:3571:NotGate$3661
    connect \A $auto$rtlil.cc:3572:AndGate$3659
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3658
    connect \Y $auto$rtlil.cc:3572:AndGate$3659
    connect \B $auto$rtlil.cc:3571:NotGate$3657
    connect \A $auto$rtlil.cc:3571:NotGate$3655
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3663
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21ai_2
  wire output 4 \Y
  attribute \capacitance "0.0043790000"
  wire input 3 \B1
  attribute \capacitance "0.0044220000"
  wire input 2 \A2
  attribute \capacitance "0.0048320000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3650
  wire $auto$rtlil.cc:3572:AndGate$3646
  wire $auto$rtlil.cc:3571:NotGate$3648
  wire $auto$rtlil.cc:3571:NotGate$3644
  wire $auto$rtlil.cc:3571:NotGate$3642
  cell $specify2 $auto$liberty.cc:754:execute$3653
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3652
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3651
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3647
    connect \Y $auto$rtlil.cc:3571:NotGate$3648
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3643
    connect \Y $auto$rtlil.cc:3571:NotGate$3644
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3641
    connect \Y $auto$rtlil.cc:3571:NotGate$3642
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3649
    connect \Y $auto$rtlil.cc:3574:OrGate$3650
    connect \B $auto$rtlil.cc:3571:NotGate$3648
    connect \A $auto$rtlil.cc:3572:AndGate$3646
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3645
    connect \Y $auto$rtlil.cc:3572:AndGate$3646
    connect \B $auto$rtlil.cc:3571:NotGate$3644
    connect \A $auto$rtlil.cc:3571:NotGate$3642
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3650
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21ai_1
  wire output 4 \Y
  attribute \capacitance "0.0019960000"
  wire input 3 \B1
  attribute \capacitance "0.0024590000"
  wire input 2 \A2
  attribute \capacitance "0.0023350000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3637
  wire $auto$rtlil.cc:3572:AndGate$3633
  wire $auto$rtlil.cc:3571:NotGate$3635
  wire $auto$rtlil.cc:3571:NotGate$3631
  wire $auto$rtlil.cc:3571:NotGate$3629
  cell $specify2 $auto$liberty.cc:754:execute$3640
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3639
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3638
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3634
    connect \Y $auto$rtlil.cc:3571:NotGate$3635
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3630
    connect \Y $auto$rtlil.cc:3571:NotGate$3631
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3628
    connect \Y $auto$rtlil.cc:3571:NotGate$3629
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3636
    connect \Y $auto$rtlil.cc:3574:OrGate$3637
    connect \B $auto$rtlil.cc:3571:NotGate$3635
    connect \A $auto$rtlil.cc:3572:AndGate$3633
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3632
    connect \Y $auto$rtlil.cc:3572:AndGate$3633
    connect \B $auto$rtlil.cc:3571:NotGate$3631
    connect \A $auto$rtlil.cc:3571:NotGate$3629
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3637
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21ai_0
  wire output 4 \Y
  attribute \capacitance "0.0016580000"
  wire input 3 \B1
  attribute \capacitance "0.0017060000"
  wire input 2 \A2
  attribute \capacitance "0.0017470000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3624
  wire $auto$rtlil.cc:3572:AndGate$3620
  wire $auto$rtlil.cc:3571:NotGate$3622
  wire $auto$rtlil.cc:3571:NotGate$3618
  wire $auto$rtlil.cc:3571:NotGate$3616
  cell $specify2 $auto$liberty.cc:754:execute$3627
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3626
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3625
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3621
    connect \Y $auto$rtlil.cc:3571:NotGate$3622
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3617
    connect \Y $auto$rtlil.cc:3571:NotGate$3618
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3615
    connect \Y $auto$rtlil.cc:3571:NotGate$3616
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3623
    connect \Y $auto$rtlil.cc:3574:OrGate$3624
    connect \B $auto$rtlil.cc:3571:NotGate$3622
    connect \A $auto$rtlil.cc:3572:AndGate$3620
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3619
    connect \Y $auto$rtlil.cc:3572:AndGate$3620
    connect \B $auto$rtlil.cc:3571:NotGate$3618
    connect \A $auto$rtlil.cc:3571:NotGate$3616
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3624
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21a_4
  wire output 4 \X
  attribute \capacitance "0.0045100000"
  wire input 3 \B1
  attribute \capacitance "0.0044330000"
  wire input 2 \A2
  attribute \capacitance "0.0048480000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3611
  wire $auto$rtlil.cc:3572:AndGate$3609
  wire $auto$rtlil.cc:3572:AndGate$3607
  cell $specify2 $auto$liberty.cc:754:execute$3614
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3613
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3612
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3610
    connect \Y $auto$rtlil.cc:3574:OrGate$3611
    connect \B $auto$rtlil.cc:3572:AndGate$3609
    connect \A $auto$rtlil.cc:3572:AndGate$3607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3608
    connect \Y $auto$rtlil.cc:3572:AndGate$3609
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3606
    connect \Y $auto$rtlil.cc:3572:AndGate$3607
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3611
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21a_2
  wire output 4 \X
  attribute \capacitance "0.0024110000"
  wire input 3 \B1
  attribute \capacitance "0.0024040000"
  wire input 2 \A2
  attribute \capacitance "0.0023320000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3602
  wire $auto$rtlil.cc:3572:AndGate$3600
  wire $auto$rtlil.cc:3572:AndGate$3598
  cell $specify2 $auto$liberty.cc:754:execute$3605
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3604
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3603
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3601
    connect \Y $auto$rtlil.cc:3574:OrGate$3602
    connect \B $auto$rtlil.cc:3572:AndGate$3600
    connect \A $auto$rtlil.cc:3572:AndGate$3598
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3599
    connect \Y $auto$rtlil.cc:3572:AndGate$3600
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3597
    connect \Y $auto$rtlil.cc:3572:AndGate$3598
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3602
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o21a_1
  wire output 4 \X
  attribute \capacitance "0.0023690000"
  wire input 3 \B1
  attribute \capacitance "0.0024150000"
  wire input 2 \A2
  attribute \capacitance "0.0023610000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3593
  wire $auto$rtlil.cc:3572:AndGate$3591
  wire $auto$rtlil.cc:3572:AndGate$3589
  cell $specify2 $auto$liberty.cc:754:execute$3596
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3595
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3594
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3592
    connect \Y $auto$rtlil.cc:3574:OrGate$3593
    connect \B $auto$rtlil.cc:3572:AndGate$3591
    connect \A $auto$rtlil.cc:3572:AndGate$3589
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3590
    connect \Y $auto$rtlil.cc:3572:AndGate$3591
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3588
    connect \Y $auto$rtlil.cc:3572:AndGate$3589
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3593
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o211ai_4
  wire output 4 \Y
  attribute \capacitance "0.0084390000"
  wire input 5 \C1
  attribute \capacitance "0.0090450000"
  wire input 3 \B1
  attribute \capacitance "0.0085000000"
  wire input 2 \A2
  attribute \capacitance "0.0090560000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3583
  wire $auto$rtlil.cc:3574:OrGate$3579
  wire $auto$rtlil.cc:3572:AndGate$3575
  wire $auto$rtlil.cc:3571:NotGate$3581
  wire $auto$rtlil.cc:3571:NotGate$3577
  wire $auto$rtlil.cc:3571:NotGate$3573
  wire $auto$rtlil.cc:3571:NotGate$3571
  cell $specify2 $auto$liberty.cc:754:execute$3587
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3586
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3585
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3584
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3580
    connect \Y $auto$rtlil.cc:3571:NotGate$3581
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3576
    connect \Y $auto$rtlil.cc:3571:NotGate$3577
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3572
    connect \Y $auto$rtlil.cc:3571:NotGate$3573
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3570
    connect \Y $auto$rtlil.cc:3571:NotGate$3571
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3582
    connect \Y $auto$rtlil.cc:3574:OrGate$3583
    connect \B $auto$rtlil.cc:3571:NotGate$3581
    connect \A $auto$rtlil.cc:3574:OrGate$3579
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3578
    connect \Y $auto$rtlil.cc:3574:OrGate$3579
    connect \B $auto$rtlil.cc:3571:NotGate$3577
    connect \A $auto$rtlil.cc:3572:AndGate$3575
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3574
    connect \Y $auto$rtlil.cc:3572:AndGate$3575
    connect \B $auto$rtlil.cc:3571:NotGate$3573
    connect \A $auto$rtlil.cc:3571:NotGate$3571
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3583
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o211ai_2
  wire output 4 \Y
  attribute \capacitance "0.0043510000"
  wire input 5 \C1
  attribute \capacitance "0.0043810000"
  wire input 3 \B1
  attribute \capacitance "0.0043690000"
  wire input 2 \A2
  attribute \capacitance "0.0043840000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3565
  wire $auto$rtlil.cc:3574:OrGate$3561
  wire $auto$rtlil.cc:3572:AndGate$3557
  wire $auto$rtlil.cc:3571:NotGate$3563
  wire $auto$rtlil.cc:3571:NotGate$3559
  wire $auto$rtlil.cc:3571:NotGate$3555
  wire $auto$rtlil.cc:3571:NotGate$3553
  cell $specify2 $auto$liberty.cc:754:execute$3569
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3568
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3567
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3566
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3562
    connect \Y $auto$rtlil.cc:3571:NotGate$3563
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3558
    connect \Y $auto$rtlil.cc:3571:NotGate$3559
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3554
    connect \Y $auto$rtlil.cc:3571:NotGate$3555
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3552
    connect \Y $auto$rtlil.cc:3571:NotGate$3553
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3564
    connect \Y $auto$rtlil.cc:3574:OrGate$3565
    connect \B $auto$rtlil.cc:3571:NotGate$3563
    connect \A $auto$rtlil.cc:3574:OrGate$3561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3560
    connect \Y $auto$rtlil.cc:3574:OrGate$3561
    connect \B $auto$rtlil.cc:3571:NotGate$3559
    connect \A $auto$rtlil.cc:3572:AndGate$3557
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3556
    connect \Y $auto$rtlil.cc:3572:AndGate$3557
    connect \B $auto$rtlil.cc:3571:NotGate$3555
    connect \A $auto$rtlil.cc:3571:NotGate$3553
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3565
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o211ai_1
  wire output 4 \Y
  attribute \capacitance "0.0023590000"
  wire input 5 \C1
  attribute \capacitance "0.0023400000"
  wire input 3 \B1
  attribute \capacitance "0.0023310000"
  wire input 2 \A2
  attribute \capacitance "0.0023410000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3547
  wire $auto$rtlil.cc:3574:OrGate$3543
  wire $auto$rtlil.cc:3572:AndGate$3539
  wire $auto$rtlil.cc:3571:NotGate$3545
  wire $auto$rtlil.cc:3571:NotGate$3541
  wire $auto$rtlil.cc:3571:NotGate$3537
  wire $auto$rtlil.cc:3571:NotGate$3535
  cell $specify2 $auto$liberty.cc:754:execute$3551
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3550
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3549
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3548
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3544
    connect \Y $auto$rtlil.cc:3571:NotGate$3545
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3540
    connect \Y $auto$rtlil.cc:3571:NotGate$3541
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3536
    connect \Y $auto$rtlil.cc:3571:NotGate$3537
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3534
    connect \Y $auto$rtlil.cc:3571:NotGate$3535
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3546
    connect \Y $auto$rtlil.cc:3574:OrGate$3547
    connect \B $auto$rtlil.cc:3571:NotGate$3545
    connect \A $auto$rtlil.cc:3574:OrGate$3543
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3542
    connect \Y $auto$rtlil.cc:3574:OrGate$3543
    connect \B $auto$rtlil.cc:3571:NotGate$3541
    connect \A $auto$rtlil.cc:3572:AndGate$3539
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3538
    connect \Y $auto$rtlil.cc:3572:AndGate$3539
    connect \B $auto$rtlil.cc:3571:NotGate$3537
    connect \A $auto$rtlil.cc:3571:NotGate$3535
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3547
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o211a_4
  wire output 4 \X
  attribute \capacitance "0.0044470000"
  wire input 5 \C1
  attribute \capacitance "0.0049490000"
  wire input 3 \B1
  attribute \capacitance "0.0044610000"
  wire input 2 \A2
  attribute \capacitance "0.0048630000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3529
  wire $auto$rtlil.cc:3572:AndGate$3527
  wire $auto$rtlil.cc:3572:AndGate$3525
  wire $auto$rtlil.cc:3572:AndGate$3523
  wire $auto$rtlil.cc:3572:AndGate$3521
  cell $specify2 $auto$liberty.cc:754:execute$3533
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3532
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3531
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3530
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3528
    connect \Y $auto$rtlil.cc:3574:OrGate$3529
    connect \B $auto$rtlil.cc:3572:AndGate$3527
    connect \A $auto$rtlil.cc:3572:AndGate$3523
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3526
    connect \Y $auto$rtlil.cc:3572:AndGate$3527
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3524
    connect \Y $auto$rtlil.cc:3572:AndGate$3525
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3522
    connect \Y $auto$rtlil.cc:3572:AndGate$3523
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3521
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3520
    connect \Y $auto$rtlil.cc:3572:AndGate$3521
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3529
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o211a_2
  wire output 4 \X
  attribute \capacitance "0.0023710000"
  wire input 5 \C1
  attribute \capacitance "0.0023420000"
  wire input 3 \B1
  attribute \capacitance "0.0023240000"
  wire input 2 \A2
  attribute \capacitance "0.0024100000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3515
  wire $auto$rtlil.cc:3572:AndGate$3513
  wire $auto$rtlil.cc:3572:AndGate$3511
  wire $auto$rtlil.cc:3572:AndGate$3509
  wire $auto$rtlil.cc:3572:AndGate$3507
  cell $specify2 $auto$liberty.cc:754:execute$3519
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3518
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3517
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3516
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3514
    connect \Y $auto$rtlil.cc:3574:OrGate$3515
    connect \B $auto$rtlil.cc:3572:AndGate$3513
    connect \A $auto$rtlil.cc:3572:AndGate$3509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3512
    connect \Y $auto$rtlil.cc:3572:AndGate$3513
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3511
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3510
    connect \Y $auto$rtlil.cc:3572:AndGate$3511
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3508
    connect \Y $auto$rtlil.cc:3572:AndGate$3509
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3507
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3506
    connect \Y $auto$rtlil.cc:3572:AndGate$3507
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3515
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o211a_1
  wire output 4 \X
  attribute \capacitance "0.0023460000"
  wire input 5 \C1
  attribute \capacitance "0.0023110000"
  wire input 3 \B1
  attribute \capacitance "0.0023450000"
  wire input 2 \A2
  attribute \capacitance "0.0023550000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3501
  wire $auto$rtlil.cc:3572:AndGate$3499
  wire $auto$rtlil.cc:3572:AndGate$3497
  wire $auto$rtlil.cc:3572:AndGate$3495
  wire $auto$rtlil.cc:3572:AndGate$3493
  cell $specify2 $auto$liberty.cc:754:execute$3505
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3504
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3503
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3502
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3500
    connect \Y $auto$rtlil.cc:3574:OrGate$3501
    connect \B $auto$rtlil.cc:3572:AndGate$3499
    connect \A $auto$rtlil.cc:3572:AndGate$3495
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3498
    connect \Y $auto$rtlil.cc:3572:AndGate$3499
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3497
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3496
    connect \Y $auto$rtlil.cc:3572:AndGate$3497
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3494
    connect \Y $auto$rtlil.cc:3572:AndGate$3495
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3492
    connect \Y $auto$rtlil.cc:3572:AndGate$3493
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3501
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2111ai_4
  wire output 4 \Y
  attribute \capacitance "0.0083610000"
  wire input 6 \D1
  attribute \capacitance "0.0083670000"
  wire input 5 \C1
  attribute \capacitance "0.0084830000"
  wire input 3 \B1
  attribute \capacitance "0.0084330000"
  wire input 2 \A2
  attribute \capacitance "0.0086720000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3486
  wire $auto$rtlil.cc:3574:OrGate$3482
  wire $auto$rtlil.cc:3574:OrGate$3478
  wire $auto$rtlil.cc:3572:AndGate$3474
  wire $auto$rtlil.cc:3571:NotGate$3484
  wire $auto$rtlil.cc:3571:NotGate$3480
  wire $auto$rtlil.cc:3571:NotGate$3476
  wire $auto$rtlil.cc:3571:NotGate$3472
  wire $auto$rtlil.cc:3571:NotGate$3470
  cell $specify2 $auto$liberty.cc:754:execute$3491
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3490
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3489
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3488
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3487
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3483
    connect \Y $auto$rtlil.cc:3571:NotGate$3484
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3479
    connect \Y $auto$rtlil.cc:3571:NotGate$3480
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3475
    connect \Y $auto$rtlil.cc:3571:NotGate$3476
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3471
    connect \Y $auto$rtlil.cc:3571:NotGate$3472
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3469
    connect \Y $auto$rtlil.cc:3571:NotGate$3470
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3485
    connect \Y $auto$rtlil.cc:3574:OrGate$3486
    connect \B $auto$rtlil.cc:3571:NotGate$3484
    connect \A $auto$rtlil.cc:3574:OrGate$3482
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3481
    connect \Y $auto$rtlil.cc:3574:OrGate$3482
    connect \B $auto$rtlil.cc:3571:NotGate$3480
    connect \A $auto$rtlil.cc:3574:OrGate$3478
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3477
    connect \Y $auto$rtlil.cc:3574:OrGate$3478
    connect \B $auto$rtlil.cc:3571:NotGate$3476
    connect \A $auto$rtlil.cc:3572:AndGate$3474
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3473
    connect \Y $auto$rtlil.cc:3572:AndGate$3474
    connect \B $auto$rtlil.cc:3571:NotGate$3472
    connect \A $auto$rtlil.cc:3571:NotGate$3470
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3486
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2111ai_2
  wire output 4 \Y
  attribute \capacitance "0.0042940000"
  wire input 6 \D1
  attribute \capacitance "0.0043070000"
  wire input 5 \C1
  attribute \capacitance "0.0044470000"
  wire input 3 \B1
  attribute \capacitance "0.0043280000"
  wire input 2 \A2
  attribute \capacitance "0.0043420000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3463
  wire $auto$rtlil.cc:3574:OrGate$3459
  wire $auto$rtlil.cc:3574:OrGate$3455
  wire $auto$rtlil.cc:3572:AndGate$3451
  wire $auto$rtlil.cc:3571:NotGate$3461
  wire $auto$rtlil.cc:3571:NotGate$3457
  wire $auto$rtlil.cc:3571:NotGate$3453
  wire $auto$rtlil.cc:3571:NotGate$3449
  wire $auto$rtlil.cc:3571:NotGate$3447
  cell $specify2 $auto$liberty.cc:754:execute$3468
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3467
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3466
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3465
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3464
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3460
    connect \Y $auto$rtlil.cc:3571:NotGate$3461
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3456
    connect \Y $auto$rtlil.cc:3571:NotGate$3457
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3452
    connect \Y $auto$rtlil.cc:3571:NotGate$3453
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3448
    connect \Y $auto$rtlil.cc:3571:NotGate$3449
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3446
    connect \Y $auto$rtlil.cc:3571:NotGate$3447
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3462
    connect \Y $auto$rtlil.cc:3574:OrGate$3463
    connect \B $auto$rtlil.cc:3571:NotGate$3461
    connect \A $auto$rtlil.cc:3574:OrGate$3459
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3458
    connect \Y $auto$rtlil.cc:3574:OrGate$3459
    connect \B $auto$rtlil.cc:3571:NotGate$3457
    connect \A $auto$rtlil.cc:3574:OrGate$3455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3454
    connect \Y $auto$rtlil.cc:3574:OrGate$3455
    connect \B $auto$rtlil.cc:3571:NotGate$3453
    connect \A $auto$rtlil.cc:3572:AndGate$3451
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3450
    connect \Y $auto$rtlil.cc:3572:AndGate$3451
    connect \B $auto$rtlil.cc:3571:NotGate$3449
    connect \A $auto$rtlil.cc:3571:NotGate$3447
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3463
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2111ai_1
  wire output 4 \Y
  attribute \capacitance "0.0023090000"
  wire input 6 \D1
  attribute \capacitance "0.0024040000"
  wire input 5 \C1
  attribute \capacitance "0.0023240000"
  wire input 3 \B1
  attribute \capacitance "0.0023850000"
  wire input 2 \A2
  attribute \capacitance "0.0023260000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3440
  wire $auto$rtlil.cc:3574:OrGate$3436
  wire $auto$rtlil.cc:3574:OrGate$3432
  wire $auto$rtlil.cc:3572:AndGate$3428
  wire $auto$rtlil.cc:3571:NotGate$3438
  wire $auto$rtlil.cc:3571:NotGate$3434
  wire $auto$rtlil.cc:3571:NotGate$3430
  wire $auto$rtlil.cc:3571:NotGate$3426
  wire $auto$rtlil.cc:3571:NotGate$3424
  cell $specify2 $auto$liberty.cc:754:execute$3445
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3444
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3443
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3442
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3441
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3437
    connect \Y $auto$rtlil.cc:3571:NotGate$3438
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3433
    connect \Y $auto$rtlil.cc:3571:NotGate$3434
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3429
    connect \Y $auto$rtlil.cc:3571:NotGate$3430
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3425
    connect \Y $auto$rtlil.cc:3571:NotGate$3426
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3423
    connect \Y $auto$rtlil.cc:3571:NotGate$3424
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3439
    connect \Y $auto$rtlil.cc:3574:OrGate$3440
    connect \B $auto$rtlil.cc:3571:NotGate$3438
    connect \A $auto$rtlil.cc:3574:OrGate$3436
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3435
    connect \Y $auto$rtlil.cc:3574:OrGate$3436
    connect \B $auto$rtlil.cc:3571:NotGate$3434
    connect \A $auto$rtlil.cc:3574:OrGate$3432
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3431
    connect \Y $auto$rtlil.cc:3574:OrGate$3432
    connect \B $auto$rtlil.cc:3571:NotGate$3430
    connect \A $auto$rtlil.cc:3572:AndGate$3428
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3427
    connect \Y $auto$rtlil.cc:3572:AndGate$3428
    connect \B $auto$rtlil.cc:3571:NotGate$3426
    connect \A $auto$rtlil.cc:3571:NotGate$3424
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3440
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2111a_4
  wire output 4 \X
  attribute \capacitance "0.0043290000"
  wire input 6 \D1
  attribute \capacitance "0.0047180000"
  wire input 5 \C1
  attribute \capacitance "0.0043640000"
  wire input 3 \B1
  attribute \capacitance "0.0046810000"
  wire input 2 \A2
  attribute \capacitance "0.0043670000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3417
  wire $auto$rtlil.cc:3572:AndGate$3415
  wire $auto$rtlil.cc:3572:AndGate$3413
  wire $auto$rtlil.cc:3572:AndGate$3411
  wire $auto$rtlil.cc:3572:AndGate$3409
  wire $auto$rtlil.cc:3572:AndGate$3407
  wire $auto$rtlil.cc:3572:AndGate$3405
  cell $specify2 $auto$liberty.cc:754:execute$3422
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3421
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3420
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3419
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3418
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3416
    connect \Y $auto$rtlil.cc:3574:OrGate$3417
    connect \B $auto$rtlil.cc:3572:AndGate$3415
    connect \A $auto$rtlil.cc:3572:AndGate$3409
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3414
    connect \Y $auto$rtlil.cc:3572:AndGate$3415
    connect \B \D1
    connect \A $auto$rtlil.cc:3572:AndGate$3413
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3412
    connect \Y $auto$rtlil.cc:3572:AndGate$3413
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3410
    connect \Y $auto$rtlil.cc:3572:AndGate$3411
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3408
    connect \Y $auto$rtlil.cc:3572:AndGate$3409
    connect \B \D1
    connect \A $auto$rtlil.cc:3572:AndGate$3407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3406
    connect \Y $auto$rtlil.cc:3572:AndGate$3407
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3405
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3404
    connect \Y $auto$rtlil.cc:3572:AndGate$3405
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3417
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2111a_2
  wire output 4 \X
  attribute \capacitance "0.0023650000"
  wire input 6 \D1
  attribute \capacitance "0.0024500000"
  wire input 5 \C1
  attribute \capacitance "0.0023230000"
  wire input 3 \B1
  attribute \capacitance "0.0023830000"
  wire input 2 \A2
  attribute \capacitance "0.0024700000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3398
  wire $auto$rtlil.cc:3572:AndGate$3396
  wire $auto$rtlil.cc:3572:AndGate$3394
  wire $auto$rtlil.cc:3572:AndGate$3392
  wire $auto$rtlil.cc:3572:AndGate$3390
  wire $auto$rtlil.cc:3572:AndGate$3388
  wire $auto$rtlil.cc:3572:AndGate$3386
  cell $specify2 $auto$liberty.cc:754:execute$3403
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3402
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3401
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3400
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3399
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3397
    connect \Y $auto$rtlil.cc:3574:OrGate$3398
    connect \B $auto$rtlil.cc:3572:AndGate$3396
    connect \A $auto$rtlil.cc:3572:AndGate$3390
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3395
    connect \Y $auto$rtlil.cc:3572:AndGate$3396
    connect \B \D1
    connect \A $auto$rtlil.cc:3572:AndGate$3394
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3393
    connect \Y $auto$rtlil.cc:3572:AndGate$3394
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3392
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3391
    connect \Y $auto$rtlil.cc:3572:AndGate$3392
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3389
    connect \Y $auto$rtlil.cc:3572:AndGate$3390
    connect \B \D1
    connect \A $auto$rtlil.cc:3572:AndGate$3388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3387
    connect \Y $auto$rtlil.cc:3572:AndGate$3388
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3386
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3385
    connect \Y $auto$rtlil.cc:3572:AndGate$3386
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3398
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__o2111a_1
  wire output 4 \X
  attribute \capacitance "0.0023640000"
  wire input 6 \D1
  attribute \capacitance "0.0023800000"
  wire input 5 \C1
  attribute \capacitance "0.0023600000"
  wire input 3 \B1
  attribute \capacitance "0.0023410000"
  wire input 2 \A2
  attribute \capacitance "0.0023640000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$3379
  wire $auto$rtlil.cc:3572:AndGate$3377
  wire $auto$rtlil.cc:3572:AndGate$3375
  wire $auto$rtlil.cc:3572:AndGate$3373
  wire $auto$rtlil.cc:3572:AndGate$3371
  wire $auto$rtlil.cc:3572:AndGate$3369
  wire $auto$rtlil.cc:3572:AndGate$3367
  cell $specify2 $auto$liberty.cc:754:execute$3384
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3383
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3382
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3381
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$3380
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3378
    connect \Y $auto$rtlil.cc:3574:OrGate$3379
    connect \B $auto$rtlil.cc:3572:AndGate$3377
    connect \A $auto$rtlil.cc:3572:AndGate$3371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3376
    connect \Y $auto$rtlil.cc:3572:AndGate$3377
    connect \B \D1
    connect \A $auto$rtlil.cc:3572:AndGate$3375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3374
    connect \Y $auto$rtlil.cc:3572:AndGate$3375
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3373
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3372
    connect \Y $auto$rtlil.cc:3572:AndGate$3373
    connect \B \B1
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3370
    connect \Y $auto$rtlil.cc:3572:AndGate$3371
    connect \B \D1
    connect \A $auto$rtlil.cc:3572:AndGate$3369
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3368
    connect \Y $auto$rtlil.cc:3572:AndGate$3369
    connect \B \C1
    connect \A $auto$rtlil.cc:3572:AndGate$3367
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3366
    connect \Y $auto$rtlil.cc:3572:AndGate$3367
    connect \B \B1
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$3379
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4bb_4
  wire output 3 \Y
  attribute \capacitance "0.0023990000"
  wire input 5 \D_N
  attribute \capacitance "0.0023790000"
  wire input 4 \C_N
  attribute \capacitance "0.0085340000"
  wire input 2 \B
  attribute \capacitance "0.0086380000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3361
  wire $auto$rtlil.cc:3572:AndGate$3359
  wire $auto$rtlil.cc:3572:AndGate$3357
  wire $auto$rtlil.cc:3571:NotGate$3355
  wire $auto$rtlil.cc:3571:NotGate$3353
  cell $specify2 $auto$liberty.cc:754:execute$3365
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3364
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3363
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3362
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3354
    connect \Y $auto$rtlil.cc:3571:NotGate$3355
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3352
    connect \Y $auto$rtlil.cc:3571:NotGate$3353
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3360
    connect \Y $auto$rtlil.cc:3572:AndGate$3361
    connect \B \D_N
    connect \A $auto$rtlil.cc:3572:AndGate$3359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3358
    connect \Y $auto$rtlil.cc:3572:AndGate$3359
    connect \B \C_N
    connect \A $auto$rtlil.cc:3572:AndGate$3357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3356
    connect \Y $auto$rtlil.cc:3572:AndGate$3357
    connect \B $auto$rtlil.cc:3571:NotGate$3355
    connect \A $auto$rtlil.cc:3571:NotGate$3353
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3361
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4bb_2
  wire output 3 \Y
  attribute \capacitance "0.0014870000"
  wire input 5 \D_N
  attribute \capacitance "0.0013610000"
  wire input 4 \C_N
  attribute \capacitance "0.0043280000"
  wire input 2 \B
  attribute \capacitance "0.0043720000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3347
  wire $auto$rtlil.cc:3572:AndGate$3345
  wire $auto$rtlil.cc:3572:AndGate$3343
  wire $auto$rtlil.cc:3571:NotGate$3341
  wire $auto$rtlil.cc:3571:NotGate$3339
  cell $specify2 $auto$liberty.cc:754:execute$3351
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3350
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3349
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3348
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3340
    connect \Y $auto$rtlil.cc:3571:NotGate$3341
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3338
    connect \Y $auto$rtlil.cc:3571:NotGate$3339
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3346
    connect \Y $auto$rtlil.cc:3572:AndGate$3347
    connect \B \D_N
    connect \A $auto$rtlil.cc:3572:AndGate$3345
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3344
    connect \Y $auto$rtlil.cc:3572:AndGate$3345
    connect \B \C_N
    connect \A $auto$rtlil.cc:3572:AndGate$3343
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3342
    connect \Y $auto$rtlil.cc:3572:AndGate$3343
    connect \B $auto$rtlil.cc:3571:NotGate$3341
    connect \A $auto$rtlil.cc:3571:NotGate$3339
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3347
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4bb_1
  wire output 3 \Y
  attribute \capacitance "0.0013900000"
  wire input 5 \D_N
  attribute \capacitance "0.0015020000"
  wire input 4 \C_N
  attribute \capacitance "0.0023560000"
  wire input 2 \B
  attribute \capacitance "0.0023290000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3333
  wire $auto$rtlil.cc:3572:AndGate$3331
  wire $auto$rtlil.cc:3572:AndGate$3329
  wire $auto$rtlil.cc:3571:NotGate$3327
  wire $auto$rtlil.cc:3571:NotGate$3325
  cell $specify2 $auto$liberty.cc:754:execute$3337
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3336
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3335
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3334
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3326
    connect \Y $auto$rtlil.cc:3571:NotGate$3327
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3324
    connect \Y $auto$rtlil.cc:3571:NotGate$3325
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3332
    connect \Y $auto$rtlil.cc:3572:AndGate$3333
    connect \B \D_N
    connect \A $auto$rtlil.cc:3572:AndGate$3331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3330
    connect \Y $auto$rtlil.cc:3572:AndGate$3331
    connect \B \C_N
    connect \A $auto$rtlil.cc:3572:AndGate$3329
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3328
    connect \Y $auto$rtlil.cc:3572:AndGate$3329
    connect \B $auto$rtlil.cc:3571:NotGate$3327
    connect \A $auto$rtlil.cc:3571:NotGate$3325
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3333
end
attribute \whitebox 1
attribute \area "23.772800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4b_4
  wire output 4 \Y
  attribute \capacitance "0.0024210000"
  wire input 5 \D_N
  attribute \capacitance "0.0083790000"
  wire input 3 \C
  attribute \capacitance "0.0084790000"
  wire input 2 \B
  attribute \capacitance "0.0085850000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3319
  wire $auto$rtlil.cc:3572:AndGate$3317
  wire $auto$rtlil.cc:3572:AndGate$3313
  wire $auto$rtlil.cc:3571:NotGate$3315
  wire $auto$rtlil.cc:3571:NotGate$3311
  wire $auto$rtlil.cc:3571:NotGate$3309
  cell $specify2 $auto$liberty.cc:754:execute$3323
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3322
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3321
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3320
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3314
    connect \Y $auto$rtlil.cc:3571:NotGate$3315
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3310
    connect \Y $auto$rtlil.cc:3571:NotGate$3311
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3308
    connect \Y $auto$rtlil.cc:3571:NotGate$3309
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3318
    connect \Y $auto$rtlil.cc:3572:AndGate$3319
    connect \B \D_N
    connect \A $auto$rtlil.cc:3572:AndGate$3317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3316
    connect \Y $auto$rtlil.cc:3572:AndGate$3317
    connect \B $auto$rtlil.cc:3571:NotGate$3315
    connect \A $auto$rtlil.cc:3572:AndGate$3313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3312
    connect \Y $auto$rtlil.cc:3572:AndGate$3313
    connect \B $auto$rtlil.cc:3571:NotGate$3311
    connect \A $auto$rtlil.cc:3571:NotGate$3309
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3319
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4b_2
  wire output 4 \Y
  attribute \capacitance "0.0014290000"
  wire input 5 \D_N
  attribute \capacitance "0.0043030000"
  wire input 3 \C
  attribute \capacitance "0.0044220000"
  wire input 2 \B
  attribute \capacitance "0.0044560000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3303
  wire $auto$rtlil.cc:3572:AndGate$3301
  wire $auto$rtlil.cc:3572:AndGate$3297
  wire $auto$rtlil.cc:3571:NotGate$3299
  wire $auto$rtlil.cc:3571:NotGate$3295
  wire $auto$rtlil.cc:3571:NotGate$3293
  cell $specify2 $auto$liberty.cc:754:execute$3307
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3306
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3305
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3304
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3298
    connect \Y $auto$rtlil.cc:3571:NotGate$3299
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3294
    connect \Y $auto$rtlil.cc:3571:NotGate$3295
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3292
    connect \Y $auto$rtlil.cc:3571:NotGate$3293
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3302
    connect \Y $auto$rtlil.cc:3572:AndGate$3303
    connect \B \D_N
    connect \A $auto$rtlil.cc:3572:AndGate$3301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3300
    connect \Y $auto$rtlil.cc:3572:AndGate$3301
    connect \B $auto$rtlil.cc:3571:NotGate$3299
    connect \A $auto$rtlil.cc:3572:AndGate$3297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3296
    connect \Y $auto$rtlil.cc:3572:AndGate$3297
    connect \B $auto$rtlil.cc:3571:NotGate$3295
    connect \A $auto$rtlil.cc:3571:NotGate$3293
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3303
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4b_1
  wire output 4 \Y
  attribute \capacitance "0.0014580000"
  wire input 5 \D_N
  attribute \capacitance "0.0023450000"
  wire input 3 \C
  attribute \capacitance "0.0023770000"
  wire input 2 \B
  attribute \capacitance "0.0023910000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3287
  wire $auto$rtlil.cc:3572:AndGate$3285
  wire $auto$rtlil.cc:3572:AndGate$3281
  wire $auto$rtlil.cc:3571:NotGate$3283
  wire $auto$rtlil.cc:3571:NotGate$3279
  wire $auto$rtlil.cc:3571:NotGate$3277
  cell $specify2 $auto$liberty.cc:754:execute$3291
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3290
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3289
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3288
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3282
    connect \Y $auto$rtlil.cc:3571:NotGate$3283
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3278
    connect \Y $auto$rtlil.cc:3571:NotGate$3279
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3276
    connect \Y $auto$rtlil.cc:3571:NotGate$3277
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3286
    connect \Y $auto$rtlil.cc:3572:AndGate$3287
    connect \B \D_N
    connect \A $auto$rtlil.cc:3572:AndGate$3285
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3284
    connect \Y $auto$rtlil.cc:3572:AndGate$3285
    connect \B $auto$rtlil.cc:3571:NotGate$3283
    connect \A $auto$rtlil.cc:3572:AndGate$3281
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3280
    connect \Y $auto$rtlil.cc:3572:AndGate$3281
    connect \B $auto$rtlil.cc:3571:NotGate$3279
    connect \A $auto$rtlil.cc:3571:NotGate$3277
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3287
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4_4
  wire output 5 \Y
  attribute \capacitance "0.0085430000"
  wire input 4 \D
  attribute \capacitance "0.0083640000"
  wire input 3 \C
  attribute \capacitance "0.0085660000"
  wire input 2 \B
  attribute \capacitance "0.0086290000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3271
  wire $auto$rtlil.cc:3572:AndGate$3267
  wire $auto$rtlil.cc:3572:AndGate$3263
  wire $auto$rtlil.cc:3571:NotGate$3269
  wire $auto$rtlil.cc:3571:NotGate$3265
  wire $auto$rtlil.cc:3571:NotGate$3261
  wire $auto$rtlil.cc:3571:NotGate$3259
  cell $specify2 $auto$liberty.cc:754:execute$3275
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3274
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3273
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3272
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3268
    connect \Y $auto$rtlil.cc:3571:NotGate$3269
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3264
    connect \Y $auto$rtlil.cc:3571:NotGate$3265
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3260
    connect \Y $auto$rtlil.cc:3571:NotGate$3261
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3258
    connect \Y $auto$rtlil.cc:3571:NotGate$3259
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3270
    connect \Y $auto$rtlil.cc:3572:AndGate$3271
    connect \B $auto$rtlil.cc:3571:NotGate$3269
    connect \A $auto$rtlil.cc:3572:AndGate$3267
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3266
    connect \Y $auto$rtlil.cc:3572:AndGate$3267
    connect \B $auto$rtlil.cc:3571:NotGate$3265
    connect \A $auto$rtlil.cc:3572:AndGate$3263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3262
    connect \Y $auto$rtlil.cc:3572:AndGate$3263
    connect \B $auto$rtlil.cc:3571:NotGate$3261
    connect \A $auto$rtlil.cc:3571:NotGate$3259
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3271
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4_2
  wire output 5 \Y
  attribute \capacitance "0.0042970000"
  wire input 4 \D
  attribute \capacitance "0.0043000000"
  wire input 3 \C
  attribute \capacitance "0.0043070000"
  wire input 2 \B
  attribute \capacitance "0.0043590000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3253
  wire $auto$rtlil.cc:3572:AndGate$3249
  wire $auto$rtlil.cc:3572:AndGate$3245
  wire $auto$rtlil.cc:3571:NotGate$3251
  wire $auto$rtlil.cc:3571:NotGate$3247
  wire $auto$rtlil.cc:3571:NotGate$3243
  wire $auto$rtlil.cc:3571:NotGate$3241
  cell $specify2 $auto$liberty.cc:754:execute$3257
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3256
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3255
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3254
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3250
    connect \Y $auto$rtlil.cc:3571:NotGate$3251
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3246
    connect \Y $auto$rtlil.cc:3571:NotGate$3247
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3242
    connect \Y $auto$rtlil.cc:3571:NotGate$3243
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3240
    connect \Y $auto$rtlil.cc:3571:NotGate$3241
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3252
    connect \Y $auto$rtlil.cc:3572:AndGate$3253
    connect \B $auto$rtlil.cc:3571:NotGate$3251
    connect \A $auto$rtlil.cc:3572:AndGate$3249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3248
    connect \Y $auto$rtlil.cc:3572:AndGate$3249
    connect \B $auto$rtlil.cc:3571:NotGate$3247
    connect \A $auto$rtlil.cc:3572:AndGate$3245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3244
    connect \Y $auto$rtlil.cc:3572:AndGate$3245
    connect \B $auto$rtlil.cc:3571:NotGate$3243
    connect \A $auto$rtlil.cc:3571:NotGate$3241
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3253
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor4_1
  wire output 5 \Y
  attribute \capacitance "0.0023470000"
  wire input 4 \D
  attribute \capacitance "0.0024120000"
  wire input 3 \C
  attribute \capacitance "0.0023450000"
  wire input 2 \B
  attribute \capacitance "0.0023370000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3235
  wire $auto$rtlil.cc:3572:AndGate$3231
  wire $auto$rtlil.cc:3572:AndGate$3227
  wire $auto$rtlil.cc:3571:NotGate$3233
  wire $auto$rtlil.cc:3571:NotGate$3229
  wire $auto$rtlil.cc:3571:NotGate$3225
  wire $auto$rtlil.cc:3571:NotGate$3223
  cell $specify2 $auto$liberty.cc:754:execute$3239
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3238
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3237
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3236
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3232
    connect \Y $auto$rtlil.cc:3571:NotGate$3233
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3228
    connect \Y $auto$rtlil.cc:3571:NotGate$3229
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3224
    connect \Y $auto$rtlil.cc:3571:NotGate$3225
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3222
    connect \Y $auto$rtlil.cc:3571:NotGate$3223
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3234
    connect \Y $auto$rtlil.cc:3572:AndGate$3235
    connect \B $auto$rtlil.cc:3571:NotGate$3233
    connect \A $auto$rtlil.cc:3572:AndGate$3231
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3230
    connect \Y $auto$rtlil.cc:3572:AndGate$3231
    connect \B $auto$rtlil.cc:3571:NotGate$3229
    connect \A $auto$rtlil.cc:3572:AndGate$3227
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3226
    connect \Y $auto$rtlil.cc:3572:AndGate$3227
    connect \B $auto$rtlil.cc:3571:NotGate$3225
    connect \A $auto$rtlil.cc:3571:NotGate$3223
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3235
end
attribute \whitebox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor3b_4
  wire output 3 \Y
  attribute \capacitance "0.0023650000"
  wire input 4 \C_N
  attribute \capacitance "0.0084420000"
  wire input 2 \B
  attribute \capacitance "0.0087190000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3218
  wire $auto$rtlil.cc:3572:AndGate$3216
  wire $auto$rtlil.cc:3571:NotGate$3214
  wire $auto$rtlil.cc:3571:NotGate$3212
  cell $specify2 $auto$liberty.cc:754:execute$3221
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3220
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3219
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3213
    connect \Y $auto$rtlil.cc:3571:NotGate$3214
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3211
    connect \Y $auto$rtlil.cc:3571:NotGate$3212
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3217
    connect \Y $auto$rtlil.cc:3572:AndGate$3218
    connect \B \C_N
    connect \A $auto$rtlil.cc:3572:AndGate$3216
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3215
    connect \Y $auto$rtlil.cc:3572:AndGate$3216
    connect \B $auto$rtlil.cc:3571:NotGate$3214
    connect \A $auto$rtlil.cc:3571:NotGate$3212
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3218
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor3b_2
  wire output 3 \Y
  attribute \capacitance "0.0012770000"
  wire input 4 \C_N
  attribute \capacitance "0.0044790000"
  wire input 2 \B
  attribute \capacitance "0.0043910000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3207
  wire $auto$rtlil.cc:3572:AndGate$3205
  wire $auto$rtlil.cc:3571:NotGate$3203
  wire $auto$rtlil.cc:3571:NotGate$3201
  cell $specify2 $auto$liberty.cc:754:execute$3210
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3209
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3208
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3202
    connect \Y $auto$rtlil.cc:3571:NotGate$3203
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3200
    connect \Y $auto$rtlil.cc:3571:NotGate$3201
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3206
    connect \Y $auto$rtlil.cc:3572:AndGate$3207
    connect \B \C_N
    connect \A $auto$rtlil.cc:3572:AndGate$3205
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3204
    connect \Y $auto$rtlil.cc:3572:AndGate$3205
    connect \B $auto$rtlil.cc:3571:NotGate$3203
    connect \A $auto$rtlil.cc:3571:NotGate$3201
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3207
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor3b_1
  wire output 3 \Y
  attribute \capacitance "0.0014530000"
  wire input 4 \C_N
  attribute \capacitance "0.0023770000"
  wire input 2 \B
  attribute \capacitance "0.0023970000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3196
  wire $auto$rtlil.cc:3572:AndGate$3194
  wire $auto$rtlil.cc:3571:NotGate$3192
  wire $auto$rtlil.cc:3571:NotGate$3190
  cell $specify2 $auto$liberty.cc:754:execute$3199
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3198
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3197
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3191
    connect \Y $auto$rtlil.cc:3571:NotGate$3192
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3189
    connect \Y $auto$rtlil.cc:3571:NotGate$3190
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3195
    connect \Y $auto$rtlil.cc:3572:AndGate$3196
    connect \B \C_N
    connect \A $auto$rtlil.cc:3572:AndGate$3194
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3193
    connect \Y $auto$rtlil.cc:3572:AndGate$3194
    connect \B $auto$rtlil.cc:3571:NotGate$3192
    connect \A $auto$rtlil.cc:3571:NotGate$3190
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3196
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor3_4
  wire output 4 \Y
  attribute \capacitance "0.0083840000"
  wire input 3 \C
  attribute \capacitance "0.0090040000"
  wire input 2 \B
  attribute \capacitance "0.0086740000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3185
  wire $auto$rtlil.cc:3572:AndGate$3181
  wire $auto$rtlil.cc:3571:NotGate$3183
  wire $auto$rtlil.cc:3571:NotGate$3179
  wire $auto$rtlil.cc:3571:NotGate$3177
  cell $specify2 $auto$liberty.cc:754:execute$3188
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3187
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3186
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3182
    connect \Y $auto$rtlil.cc:3571:NotGate$3183
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3178
    connect \Y $auto$rtlil.cc:3571:NotGate$3179
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3176
    connect \Y $auto$rtlil.cc:3571:NotGate$3177
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3184
    connect \Y $auto$rtlil.cc:3572:AndGate$3185
    connect \B $auto$rtlil.cc:3571:NotGate$3183
    connect \A $auto$rtlil.cc:3572:AndGate$3181
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3180
    connect \Y $auto$rtlil.cc:3572:AndGate$3181
    connect \B $auto$rtlil.cc:3571:NotGate$3179
    connect \A $auto$rtlil.cc:3571:NotGate$3177
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3185
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor3_2
  wire output 4 \Y
  attribute \capacitance "0.0043460000"
  wire input 3 \C
  attribute \capacitance "0.0043790000"
  wire input 2 \B
  attribute \capacitance "0.0043840000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3172
  wire $auto$rtlil.cc:3572:AndGate$3168
  wire $auto$rtlil.cc:3571:NotGate$3170
  wire $auto$rtlil.cc:3571:NotGate$3166
  wire $auto$rtlil.cc:3571:NotGate$3164
  cell $specify2 $auto$liberty.cc:754:execute$3175
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3174
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3173
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3169
    connect \Y $auto$rtlil.cc:3571:NotGate$3170
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3165
    connect \Y $auto$rtlil.cc:3571:NotGate$3166
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3163
    connect \Y $auto$rtlil.cc:3571:NotGate$3164
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3171
    connect \Y $auto$rtlil.cc:3572:AndGate$3172
    connect \B $auto$rtlil.cc:3571:NotGate$3170
    connect \A $auto$rtlil.cc:3572:AndGate$3168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3167
    connect \Y $auto$rtlil.cc:3572:AndGate$3168
    connect \B $auto$rtlil.cc:3571:NotGate$3166
    connect \A $auto$rtlil.cc:3571:NotGate$3164
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3172
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor3_1
  wire output 4 \Y
  attribute \capacitance "0.0023250000"
  wire input 3 \C
  attribute \capacitance "0.0023800000"
  wire input 2 \B
  attribute \capacitance "0.0024410000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3159
  wire $auto$rtlil.cc:3572:AndGate$3155
  wire $auto$rtlil.cc:3571:NotGate$3157
  wire $auto$rtlil.cc:3571:NotGate$3153
  wire $auto$rtlil.cc:3571:NotGate$3151
  cell $specify2 $auto$liberty.cc:754:execute$3162
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3161
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3160
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3156
    connect \Y $auto$rtlil.cc:3571:NotGate$3157
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3152
    connect \Y $auto$rtlil.cc:3571:NotGate$3153
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3150
    connect \Y $auto$rtlil.cc:3571:NotGate$3151
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3158
    connect \Y $auto$rtlil.cc:3572:AndGate$3159
    connect \B $auto$rtlil.cc:3571:NotGate$3157
    connect \A $auto$rtlil.cc:3572:AndGate$3155
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3154
    connect \Y $auto$rtlil.cc:3572:AndGate$3155
    connect \B $auto$rtlil.cc:3571:NotGate$3153
    connect \A $auto$rtlil.cc:3571:NotGate$3151
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3159
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor2b_4
  wire output 2 \Y
  attribute \capacitance "0.0023750000"
  wire input 3 \B_N
  attribute \capacitance "0.0086810000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3147
  wire $auto$rtlil.cc:3571:NotGate$3145
  cell $specify2 $auto$liberty.cc:754:execute$3149
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3148
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3144
    connect \Y $auto$rtlil.cc:3571:NotGate$3145
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3146
    connect \Y $auto$rtlil.cc:3572:AndGate$3147
    connect \B \B_N
    connect \A $auto$rtlil.cc:3571:NotGate$3145
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3147
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor2b_2
  wire output 2 \Y
  attribute \capacitance "0.0014500000"
  wire input 3 \B_N
  attribute \capacitance "0.0043250000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3141
  wire $auto$rtlil.cc:3571:NotGate$3139
  cell $specify2 $auto$liberty.cc:754:execute$3143
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3142
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3138
    connect \Y $auto$rtlil.cc:3571:NotGate$3139
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3140
    connect \Y $auto$rtlil.cc:3572:AndGate$3141
    connect \B \B_N
    connect \A $auto$rtlil.cc:3571:NotGate$3139
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3141
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor2b_1
  wire output 2 \Y
  attribute \capacitance "0.0014900000"
  wire input 3 \B_N
  attribute \capacitance "0.0023670000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3135
  wire $auto$rtlil.cc:3571:NotGate$3133
  cell $specify2 $auto$liberty.cc:754:execute$3137
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3136
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3132
    connect \Y $auto$rtlil.cc:3571:NotGate$3133
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3134
    connect \Y $auto$rtlil.cc:3572:AndGate$3135
    connect \B \B_N
    connect \A $auto$rtlil.cc:3571:NotGate$3133
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3135
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor2_8
  wire output 3 \Y
  attribute \capacitance "0.0168590000"
  wire input 2 \B
  attribute \capacitance "0.0169770000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3129
  wire $auto$rtlil.cc:3571:NotGate$3127
  wire $auto$rtlil.cc:3571:NotGate$3125
  cell $specify2 $auto$liberty.cc:754:execute$3131
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3130
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3126
    connect \Y $auto$rtlil.cc:3571:NotGate$3127
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3124
    connect \Y $auto$rtlil.cc:3571:NotGate$3125
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3128
    connect \Y $auto$rtlil.cc:3572:AndGate$3129
    connect \B $auto$rtlil.cc:3571:NotGate$3127
    connect \A $auto$rtlil.cc:3571:NotGate$3125
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3129
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor2_4
  wire output 3 \Y
  attribute \capacitance "0.0086870000"
  wire input 2 \B
  attribute \capacitance "0.0087330000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3121
  wire $auto$rtlil.cc:3571:NotGate$3119
  wire $auto$rtlil.cc:3571:NotGate$3117
  cell $specify2 $auto$liberty.cc:754:execute$3123
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3122
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3118
    connect \Y $auto$rtlil.cc:3571:NotGate$3119
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3116
    connect \Y $auto$rtlil.cc:3571:NotGate$3117
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3120
    connect \Y $auto$rtlil.cc:3572:AndGate$3121
    connect \B $auto$rtlil.cc:3571:NotGate$3119
    connect \A $auto$rtlil.cc:3571:NotGate$3117
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3121
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor2_2
  wire output 3 \Y
  attribute \capacitance "0.0044380000"
  wire input 2 \B
  attribute \capacitance "0.0044010000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3113
  wire $auto$rtlil.cc:3571:NotGate$3111
  wire $auto$rtlil.cc:3571:NotGate$3109
  cell $specify2 $auto$liberty.cc:754:execute$3115
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3114
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3110
    connect \Y $auto$rtlil.cc:3571:NotGate$3111
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3108
    connect \Y $auto$rtlil.cc:3571:NotGate$3109
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3112
    connect \Y $auto$rtlil.cc:3572:AndGate$3113
    connect \B $auto$rtlil.cc:3571:NotGate$3111
    connect \A $auto$rtlil.cc:3571:NotGate$3109
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3113
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nor2_1
  wire output 3 \Y
  attribute \capacitance "0.0023530000"
  wire input 2 \B
  attribute \capacitance "0.0023730000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$3105
  wire $auto$rtlil.cc:3571:NotGate$3103
  wire $auto$rtlil.cc:3571:NotGate$3101
  cell $specify2 $auto$liberty.cc:754:execute$3107
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3106
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3102
    connect \Y $auto$rtlil.cc:3571:NotGate$3103
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3100
    connect \Y $auto$rtlil.cc:3571:NotGate$3101
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3104
    connect \Y $auto$rtlil.cc:3572:AndGate$3105
    connect \B $auto$rtlil.cc:3571:NotGate$3103
    connect \A $auto$rtlil.cc:3571:NotGate$3101
  end
  connect \Y $auto$rtlil.cc:3572:AndGate$3105
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4bb_4
  wire output 3 \Y
  attribute \capacitance "0.0087430000"
  wire input 2 \D
  attribute \capacitance "0.0085950000"
  wire input 1 \C
  attribute \capacitance "0.0023850000"
  wire input 5 \B_N
  attribute \capacitance "0.0023840000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3574:OrGate$3095
  wire $auto$rtlil.cc:3574:OrGate$3091
  wire $auto$rtlil.cc:3574:OrGate$3087
  wire $auto$rtlil.cc:3571:NotGate$3093
  wire $auto$rtlil.cc:3571:NotGate$3089
  cell $specify2 $auto$liberty.cc:754:execute$3099
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3098
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3097
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3096
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3092
    connect \Y $auto$rtlil.cc:3571:NotGate$3093
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3088
    connect \Y $auto$rtlil.cc:3571:NotGate$3089
    connect \A \C
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3094
    connect \Y $auto$rtlil.cc:3574:OrGate$3095
    connect \B $auto$rtlil.cc:3571:NotGate$3093
    connect \A $auto$rtlil.cc:3574:OrGate$3091
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3090
    connect \Y $auto$rtlil.cc:3574:OrGate$3091
    connect \B $auto$rtlil.cc:3571:NotGate$3089
    connect \A $auto$rtlil.cc:3574:OrGate$3087
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3086
    connect \Y $auto$rtlil.cc:3574:OrGate$3087
    connect \B \B_N
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3095
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4bb_2
  wire output 3 \Y
  attribute \capacitance "0.0044700000"
  wire input 2 \D
  attribute \capacitance "0.0044620000"
  wire input 1 \C
  attribute \capacitance "0.0014890000"
  wire input 5 \B_N
  attribute \capacitance "0.0015000000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3574:OrGate$3081
  wire $auto$rtlil.cc:3574:OrGate$3077
  wire $auto$rtlil.cc:3574:OrGate$3073
  wire $auto$rtlil.cc:3571:NotGate$3079
  wire $auto$rtlil.cc:3571:NotGate$3075
  cell $specify2 $auto$liberty.cc:754:execute$3085
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3084
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3083
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3082
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3078
    connect \Y $auto$rtlil.cc:3571:NotGate$3079
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3074
    connect \Y $auto$rtlil.cc:3571:NotGate$3075
    connect \A \C
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3080
    connect \Y $auto$rtlil.cc:3574:OrGate$3081
    connect \B $auto$rtlil.cc:3571:NotGate$3079
    connect \A $auto$rtlil.cc:3574:OrGate$3077
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3076
    connect \Y $auto$rtlil.cc:3574:OrGate$3077
    connect \B $auto$rtlil.cc:3571:NotGate$3075
    connect \A $auto$rtlil.cc:3574:OrGate$3073
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3072
    connect \Y $auto$rtlil.cc:3574:OrGate$3073
    connect \B \B_N
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3081
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4bb_1
  wire output 3 \Y
  attribute \capacitance "0.0023130000"
  wire input 2 \D
  attribute \capacitance "0.0022900000"
  wire input 1 \C
  attribute \capacitance "0.0014960000"
  wire input 5 \B_N
  attribute \capacitance "0.0015440000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3574:OrGate$3067
  wire $auto$rtlil.cc:3574:OrGate$3063
  wire $auto$rtlil.cc:3574:OrGate$3059
  wire $auto$rtlil.cc:3571:NotGate$3065
  wire $auto$rtlil.cc:3571:NotGate$3061
  cell $specify2 $auto$liberty.cc:754:execute$3071
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3070
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3069
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3068
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3064
    connect \Y $auto$rtlil.cc:3571:NotGate$3065
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3060
    connect \Y $auto$rtlil.cc:3571:NotGate$3061
    connect \A \C
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3066
    connect \Y $auto$rtlil.cc:3574:OrGate$3067
    connect \B $auto$rtlil.cc:3571:NotGate$3065
    connect \A $auto$rtlil.cc:3574:OrGate$3063
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3062
    connect \Y $auto$rtlil.cc:3574:OrGate$3063
    connect \B $auto$rtlil.cc:3571:NotGate$3061
    connect \A $auto$rtlil.cc:3574:OrGate$3059
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3058
    connect \Y $auto$rtlil.cc:3574:OrGate$3059
    connect \B \B_N
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3067
end
attribute \whitebox 1
attribute \area "23.772800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4b_4
  wire output 4 \Y
  attribute \capacitance "0.0087340000"
  wire input 3 \D
  attribute \capacitance "0.0086320000"
  wire input 2 \C
  attribute \capacitance "0.0085040000"
  wire input 1 \B
  attribute \capacitance "0.0023740000"
  wire input 5 \A_N
  wire $auto$rtlil.cc:3574:OrGate$3053
  wire $auto$rtlil.cc:3574:OrGate$3049
  wire $auto$rtlil.cc:3574:OrGate$3045
  wire $auto$rtlil.cc:3571:NotGate$3051
  wire $auto$rtlil.cc:3571:NotGate$3047
  wire $auto$rtlil.cc:3571:NotGate$3043
  cell $specify2 $auto$liberty.cc:754:execute$3057
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3056
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3055
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3054
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3050
    connect \Y $auto$rtlil.cc:3571:NotGate$3051
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3046
    connect \Y $auto$rtlil.cc:3571:NotGate$3047
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3042
    connect \Y $auto$rtlil.cc:3571:NotGate$3043
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3052
    connect \Y $auto$rtlil.cc:3574:OrGate$3053
    connect \B $auto$rtlil.cc:3571:NotGate$3051
    connect \A $auto$rtlil.cc:3574:OrGate$3049
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3048
    connect \Y $auto$rtlil.cc:3574:OrGate$3049
    connect \B $auto$rtlil.cc:3571:NotGate$3047
    connect \A $auto$rtlil.cc:3574:OrGate$3045
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3044
    connect \Y $auto$rtlil.cc:3574:OrGate$3045
    connect \B $auto$rtlil.cc:3571:NotGate$3043
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3053
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4b_2
  wire output 4 \Y
  attribute \capacitance "0.0044730000"
  wire input 3 \D
  attribute \capacitance "0.0044460000"
  wire input 2 \C
  attribute \capacitance "0.0044400000"
  wire input 1 \B
  attribute \capacitance "0.0015060000"
  wire input 5 \A_N
  wire $auto$rtlil.cc:3574:OrGate$3037
  wire $auto$rtlil.cc:3574:OrGate$3033
  wire $auto$rtlil.cc:3574:OrGate$3029
  wire $auto$rtlil.cc:3571:NotGate$3035
  wire $auto$rtlil.cc:3571:NotGate$3031
  wire $auto$rtlil.cc:3571:NotGate$3027
  cell $specify2 $auto$liberty.cc:754:execute$3041
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3040
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3039
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3038
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3034
    connect \Y $auto$rtlil.cc:3571:NotGate$3035
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3030
    connect \Y $auto$rtlil.cc:3571:NotGate$3031
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3026
    connect \Y $auto$rtlil.cc:3571:NotGate$3027
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3036
    connect \Y $auto$rtlil.cc:3574:OrGate$3037
    connect \B $auto$rtlil.cc:3571:NotGate$3035
    connect \A $auto$rtlil.cc:3574:OrGate$3033
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3032
    connect \Y $auto$rtlil.cc:3574:OrGate$3033
    connect \B $auto$rtlil.cc:3571:NotGate$3031
    connect \A $auto$rtlil.cc:3574:OrGate$3029
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3028
    connect \Y $auto$rtlil.cc:3574:OrGate$3029
    connect \B $auto$rtlil.cc:3571:NotGate$3027
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3037
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4b_1
  wire output 4 \Y
  attribute \capacitance "0.0023190000"
  wire input 3 \D
  attribute \capacitance "0.0023280000"
  wire input 2 \C
  attribute \capacitance "0.0023110000"
  wire input 1 \B
  attribute \capacitance "0.0013760000"
  wire input 5 \A_N
  wire $auto$rtlil.cc:3574:OrGate$3021
  wire $auto$rtlil.cc:3574:OrGate$3017
  wire $auto$rtlil.cc:3574:OrGate$3013
  wire $auto$rtlil.cc:3571:NotGate$3019
  wire $auto$rtlil.cc:3571:NotGate$3015
  wire $auto$rtlil.cc:3571:NotGate$3011
  cell $specify2 $auto$liberty.cc:754:execute$3025
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3024
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3023
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3022
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3018
    connect \Y $auto$rtlil.cc:3571:NotGate$3019
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3014
    connect \Y $auto$rtlil.cc:3571:NotGate$3015
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3010
    connect \Y $auto$rtlil.cc:3571:NotGate$3011
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3020
    connect \Y $auto$rtlil.cc:3574:OrGate$3021
    connect \B $auto$rtlil.cc:3571:NotGate$3019
    connect \A $auto$rtlil.cc:3574:OrGate$3017
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3016
    connect \Y $auto$rtlil.cc:3574:OrGate$3017
    connect \B $auto$rtlil.cc:3571:NotGate$3015
    connect \A $auto$rtlil.cc:3574:OrGate$3013
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3012
    connect \Y $auto$rtlil.cc:3574:OrGate$3013
    connect \B $auto$rtlil.cc:3571:NotGate$3011
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3021
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4_4
  wire output 5 \Y
  attribute \capacitance "0.0087390000"
  wire input 4 \D
  attribute \capacitance "0.0085330000"
  wire input 3 \C
  attribute \capacitance "0.0084720000"
  wire input 2 \B
  attribute \capacitance "0.0084590000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$3005
  wire $auto$rtlil.cc:3574:OrGate$3001
  wire $auto$rtlil.cc:3574:OrGate$2997
  wire $auto$rtlil.cc:3571:NotGate$3003
  wire $auto$rtlil.cc:3571:NotGate$2999
  wire $auto$rtlil.cc:3571:NotGate$2995
  wire $auto$rtlil.cc:3571:NotGate$2993
  cell $specify2 $auto$liberty.cc:754:execute$3009
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3008
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3007
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$3006
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3002
    connect \Y $auto$rtlil.cc:3571:NotGate$3003
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2998
    connect \Y $auto$rtlil.cc:3571:NotGate$2999
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2994
    connect \Y $auto$rtlil.cc:3571:NotGate$2995
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2992
    connect \Y $auto$rtlil.cc:3571:NotGate$2993
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3004
    connect \Y $auto$rtlil.cc:3574:OrGate$3005
    connect \B $auto$rtlil.cc:3571:NotGate$3003
    connect \A $auto$rtlil.cc:3574:OrGate$3001
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3000
    connect \Y $auto$rtlil.cc:3574:OrGate$3001
    connect \B $auto$rtlil.cc:3571:NotGate$2999
    connect \A $auto$rtlil.cc:3574:OrGate$2997
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2996
    connect \Y $auto$rtlil.cc:3574:OrGate$2997
    connect \B $auto$rtlil.cc:3571:NotGate$2995
    connect \A $auto$rtlil.cc:3571:NotGate$2993
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$3005
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4_2
  wire output 5 \Y
  attribute \capacitance "0.0044380000"
  wire input 4 \D
  attribute \capacitance "0.0043170000"
  wire input 3 \C
  attribute \capacitance "0.0043790000"
  wire input 2 \B
  attribute \capacitance "0.0042940000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2987
  wire $auto$rtlil.cc:3574:OrGate$2983
  wire $auto$rtlil.cc:3574:OrGate$2979
  wire $auto$rtlil.cc:3571:NotGate$2985
  wire $auto$rtlil.cc:3571:NotGate$2981
  wire $auto$rtlil.cc:3571:NotGate$2977
  wire $auto$rtlil.cc:3571:NotGate$2975
  cell $specify2 $auto$liberty.cc:754:execute$2991
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2990
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2989
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2988
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2984
    connect \Y $auto$rtlil.cc:3571:NotGate$2985
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2980
    connect \Y $auto$rtlil.cc:3571:NotGate$2981
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2976
    connect \Y $auto$rtlil.cc:3571:NotGate$2977
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2974
    connect \Y $auto$rtlil.cc:3571:NotGate$2975
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2986
    connect \Y $auto$rtlil.cc:3574:OrGate$2987
    connect \B $auto$rtlil.cc:3571:NotGate$2985
    connect \A $auto$rtlil.cc:3574:OrGate$2983
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2982
    connect \Y $auto$rtlil.cc:3574:OrGate$2983
    connect \B $auto$rtlil.cc:3571:NotGate$2981
    connect \A $auto$rtlil.cc:3574:OrGate$2979
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2978
    connect \Y $auto$rtlil.cc:3574:OrGate$2979
    connect \B $auto$rtlil.cc:3571:NotGate$2977
    connect \A $auto$rtlil.cc:3571:NotGate$2975
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2987
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand4_1
  wire output 5 \Y
  attribute \capacitance "0.0022960000"
  wire input 4 \D
  attribute \capacitance "0.0023490000"
  wire input 3 \C
  attribute \capacitance "0.0023910000"
  wire input 2 \B
  attribute \capacitance "0.0023120000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2969
  wire $auto$rtlil.cc:3574:OrGate$2965
  wire $auto$rtlil.cc:3574:OrGate$2961
  wire $auto$rtlil.cc:3571:NotGate$2967
  wire $auto$rtlil.cc:3571:NotGate$2963
  wire $auto$rtlil.cc:3571:NotGate$2959
  wire $auto$rtlil.cc:3571:NotGate$2957
  cell $specify2 $auto$liberty.cc:754:execute$2973
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2972
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2971
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2970
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2966
    connect \Y $auto$rtlil.cc:3571:NotGate$2967
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2962
    connect \Y $auto$rtlil.cc:3571:NotGate$2963
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2958
    connect \Y $auto$rtlil.cc:3571:NotGate$2959
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2956
    connect \Y $auto$rtlil.cc:3571:NotGate$2957
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2968
    connect \Y $auto$rtlil.cc:3574:OrGate$2969
    connect \B $auto$rtlil.cc:3571:NotGate$2967
    connect \A $auto$rtlil.cc:3574:OrGate$2965
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2964
    connect \Y $auto$rtlil.cc:3574:OrGate$2965
    connect \B $auto$rtlil.cc:3571:NotGate$2963
    connect \A $auto$rtlil.cc:3574:OrGate$2961
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2960
    connect \Y $auto$rtlil.cc:3574:OrGate$2961
    connect \B $auto$rtlil.cc:3571:NotGate$2959
    connect \A $auto$rtlil.cc:3571:NotGate$2957
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2969
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand3b_4
  wire output 3 \Y
  attribute \capacitance "0.0088630000"
  wire input 2 \C
  attribute \capacitance "0.0084720000"
  wire input 1 \B
  attribute \capacitance "0.0023570000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3574:OrGate$2952
  wire $auto$rtlil.cc:3574:OrGate$2948
  wire $auto$rtlil.cc:3571:NotGate$2950
  wire $auto$rtlil.cc:3571:NotGate$2946
  cell $specify2 $auto$liberty.cc:754:execute$2955
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2954
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2953
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2949
    connect \Y $auto$rtlil.cc:3571:NotGate$2950
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2945
    connect \Y $auto$rtlil.cc:3571:NotGate$2946
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2951
    connect \Y $auto$rtlil.cc:3574:OrGate$2952
    connect \B $auto$rtlil.cc:3571:NotGate$2950
    connect \A $auto$rtlil.cc:3574:OrGate$2948
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2947
    connect \Y $auto$rtlil.cc:3574:OrGate$2948
    connect \B $auto$rtlil.cc:3571:NotGate$2946
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2952
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand3b_2
  wire output 3 \Y
  attribute \capacitance "0.0044480000"
  wire input 2 \C
  attribute \capacitance "0.0045160000"
  wire input 1 \B
  attribute \capacitance "0.0014470000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3574:OrGate$2941
  wire $auto$rtlil.cc:3574:OrGate$2937
  wire $auto$rtlil.cc:3571:NotGate$2939
  wire $auto$rtlil.cc:3571:NotGate$2935
  cell $specify2 $auto$liberty.cc:754:execute$2944
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2943
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2942
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2938
    connect \Y $auto$rtlil.cc:3571:NotGate$2939
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2934
    connect \Y $auto$rtlil.cc:3571:NotGate$2935
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2940
    connect \Y $auto$rtlil.cc:3574:OrGate$2941
    connect \B $auto$rtlil.cc:3571:NotGate$2939
    connect \A $auto$rtlil.cc:3574:OrGate$2937
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2936
    connect \Y $auto$rtlil.cc:3574:OrGate$2937
    connect \B $auto$rtlil.cc:3571:NotGate$2935
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2941
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand3b_1
  wire output 3 \Y
  attribute \capacitance "0.0023300000"
  wire input 2 \C
  attribute \capacitance "0.0023250000"
  wire input 1 \B
  attribute \capacitance "0.0013770000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3574:OrGate$2930
  wire $auto$rtlil.cc:3574:OrGate$2926
  wire $auto$rtlil.cc:3571:NotGate$2928
  wire $auto$rtlil.cc:3571:NotGate$2924
  cell $specify2 $auto$liberty.cc:754:execute$2933
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2932
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2931
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2927
    connect \Y $auto$rtlil.cc:3571:NotGate$2928
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2923
    connect \Y $auto$rtlil.cc:3571:NotGate$2924
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2929
    connect \Y $auto$rtlil.cc:3574:OrGate$2930
    connect \B $auto$rtlil.cc:3571:NotGate$2928
    connect \A $auto$rtlil.cc:3574:OrGate$2926
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2925
    connect \Y $auto$rtlil.cc:3574:OrGate$2926
    connect \B $auto$rtlil.cc:3571:NotGate$2924
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2930
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand3_4
  wire output 4 \Y
  attribute \capacitance "0.0087760000"
  wire input 3 \C
  attribute \capacitance "0.0085870000"
  wire input 2 \B
  attribute \capacitance "0.0086630000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2919
  wire $auto$rtlil.cc:3574:OrGate$2915
  wire $auto$rtlil.cc:3571:NotGate$2917
  wire $auto$rtlil.cc:3571:NotGate$2913
  wire $auto$rtlil.cc:3571:NotGate$2911
  cell $specify2 $auto$liberty.cc:754:execute$2922
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2921
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2920
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2916
    connect \Y $auto$rtlil.cc:3571:NotGate$2917
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2912
    connect \Y $auto$rtlil.cc:3571:NotGate$2913
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2910
    connect \Y $auto$rtlil.cc:3571:NotGate$2911
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2918
    connect \Y $auto$rtlil.cc:3574:OrGate$2919
    connect \B $auto$rtlil.cc:3571:NotGate$2917
    connect \A $auto$rtlil.cc:3574:OrGate$2915
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2914
    connect \Y $auto$rtlil.cc:3574:OrGate$2915
    connect \B $auto$rtlil.cc:3571:NotGate$2913
    connect \A $auto$rtlil.cc:3571:NotGate$2911
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2919
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand3_2
  wire output 4 \Y
  attribute \capacitance "0.0045040000"
  wire input 3 \C
  attribute \capacitance "0.0044680000"
  wire input 2 \B
  attribute \capacitance "0.0043400000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2906
  wire $auto$rtlil.cc:3574:OrGate$2902
  wire $auto$rtlil.cc:3571:NotGate$2904
  wire $auto$rtlil.cc:3571:NotGate$2900
  wire $auto$rtlil.cc:3571:NotGate$2898
  cell $specify2 $auto$liberty.cc:754:execute$2909
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2908
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2907
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2903
    connect \Y $auto$rtlil.cc:3571:NotGate$2904
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2899
    connect \Y $auto$rtlil.cc:3571:NotGate$2900
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2897
    connect \Y $auto$rtlil.cc:3571:NotGate$2898
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2905
    connect \Y $auto$rtlil.cc:3574:OrGate$2906
    connect \B $auto$rtlil.cc:3571:NotGate$2904
    connect \A $auto$rtlil.cc:3574:OrGate$2902
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2901
    connect \Y $auto$rtlil.cc:3574:OrGate$2902
    connect \B $auto$rtlil.cc:3571:NotGate$2900
    connect \A $auto$rtlil.cc:3571:NotGate$2898
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2906
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand3_1
  wire output 4 \Y
  attribute \capacitance "0.0023550000"
  wire input 3 \C
  attribute \capacitance "0.0023950000"
  wire input 2 \B
  attribute \capacitance "0.0023010000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2893
  wire $auto$rtlil.cc:3574:OrGate$2889
  wire $auto$rtlil.cc:3571:NotGate$2891
  wire $auto$rtlil.cc:3571:NotGate$2887
  wire $auto$rtlil.cc:3571:NotGate$2885
  cell $specify2 $auto$liberty.cc:754:execute$2896
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2895
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2894
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2890
    connect \Y $auto$rtlil.cc:3571:NotGate$2891
    connect \A \C
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2886
    connect \Y $auto$rtlil.cc:3571:NotGate$2887
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2884
    connect \Y $auto$rtlil.cc:3571:NotGate$2885
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2892
    connect \Y $auto$rtlil.cc:3574:OrGate$2893
    connect \B $auto$rtlil.cc:3571:NotGate$2891
    connect \A $auto$rtlil.cc:3574:OrGate$2889
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2888
    connect \Y $auto$rtlil.cc:3574:OrGate$2889
    connect \B $auto$rtlil.cc:3571:NotGate$2887
    connect \A $auto$rtlil.cc:3571:NotGate$2885
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2893
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand2b_4
  wire output 2 \Y
  attribute \capacitance "0.0088640000"
  wire input 1 \B
  attribute \capacitance "0.0023730000"
  wire input 3 \A_N
  wire $auto$rtlil.cc:3574:OrGate$2881
  wire $auto$rtlil.cc:3571:NotGate$2879
  cell $specify2 $auto$liberty.cc:754:execute$2883
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2882
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2878
    connect \Y $auto$rtlil.cc:3571:NotGate$2879
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2880
    connect \Y $auto$rtlil.cc:3574:OrGate$2881
    connect \B $auto$rtlil.cc:3571:NotGate$2879
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2881
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand2b_2
  wire output 2 \Y
  attribute \capacitance "0.0045610000"
  wire input 1 \B
  attribute \capacitance "0.0013780000"
  wire input 3 \A_N
  wire $auto$rtlil.cc:3574:OrGate$2875
  wire $auto$rtlil.cc:3571:NotGate$2873
  cell $specify2 $auto$liberty.cc:754:execute$2877
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2876
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2872
    connect \Y $auto$rtlil.cc:3571:NotGate$2873
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2874
    connect \Y $auto$rtlil.cc:3574:OrGate$2875
    connect \B $auto$rtlil.cc:3571:NotGate$2873
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2875
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand2b_1
  wire output 2 \Y
  attribute \capacitance "0.0023990000"
  wire input 1 \B
  attribute \capacitance "0.0013950000"
  wire input 3 \A_N
  wire $auto$rtlil.cc:3574:OrGate$2869
  wire $auto$rtlil.cc:3571:NotGate$2867
  cell $specify2 $auto$liberty.cc:754:execute$2871
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2870
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2866
    connect \Y $auto$rtlil.cc:3571:NotGate$2867
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2868
    connect \Y $auto$rtlil.cc:3574:OrGate$2869
    connect \B $auto$rtlil.cc:3571:NotGate$2867
    connect \A \A_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2869
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand2_8
  wire output 3 \Y
  attribute \capacitance "0.0172050000"
  wire input 2 \B
  attribute \capacitance "0.0169330000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2863
  wire $auto$rtlil.cc:3571:NotGate$2861
  wire $auto$rtlil.cc:3571:NotGate$2859
  cell $specify2 $auto$liberty.cc:754:execute$2865
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2864
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2860
    connect \Y $auto$rtlil.cc:3571:NotGate$2861
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2858
    connect \Y $auto$rtlil.cc:3571:NotGate$2859
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2862
    connect \Y $auto$rtlil.cc:3574:OrGate$2863
    connect \B $auto$rtlil.cc:3571:NotGate$2861
    connect \A $auto$rtlil.cc:3571:NotGate$2859
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2863
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand2_4
  wire output 3 \Y
  attribute \capacitance "0.0088300000"
  wire input 2 \B
  attribute \capacitance "0.0085370000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2855
  wire $auto$rtlil.cc:3571:NotGate$2853
  wire $auto$rtlil.cc:3571:NotGate$2851
  cell $specify2 $auto$liberty.cc:754:execute$2857
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2856
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2852
    connect \Y $auto$rtlil.cc:3571:NotGate$2853
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2850
    connect \Y $auto$rtlil.cc:3571:NotGate$2851
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2854
    connect \Y $auto$rtlil.cc:3574:OrGate$2855
    connect \B $auto$rtlil.cc:3571:NotGate$2853
    connect \A $auto$rtlil.cc:3571:NotGate$2851
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2855
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand2_2
  wire output 3 \Y
  attribute \capacitance "0.0044180000"
  wire input 2 \B
  attribute \capacitance "0.0044310000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2847
  wire $auto$rtlil.cc:3571:NotGate$2845
  wire $auto$rtlil.cc:3571:NotGate$2843
  cell $specify2 $auto$liberty.cc:754:execute$2849
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2848
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2844
    connect \Y $auto$rtlil.cc:3571:NotGate$2845
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2842
    connect \Y $auto$rtlil.cc:3571:NotGate$2843
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2846
    connect \Y $auto$rtlil.cc:3574:OrGate$2847
    connect \B $auto$rtlil.cc:3571:NotGate$2845
    connect \A $auto$rtlil.cc:3571:NotGate$2843
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2847
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__nand2_1
  wire output 3 \Y
  attribute \capacitance "0.0023240000"
  wire input 2 \B
  attribute \capacitance "0.0023150000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2839
  wire $auto$rtlil.cc:3571:NotGate$2837
  wire $auto$rtlil.cc:3571:NotGate$2835
  cell $specify2 $auto$liberty.cc:754:execute$2841
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2840
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2836
    connect \Y $auto$rtlil.cc:3571:NotGate$2837
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2834
    connect \Y $auto$rtlil.cc:3571:NotGate$2835
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2838
    connect \Y $auto$rtlil.cc:3574:OrGate$2839
    connect \B $auto$rtlil.cc:3571:NotGate$2837
    connect \A $auto$rtlil.cc:3571:NotGate$2835
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2839
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux4_4
  wire output 5 \X
  attribute \capacitance "0.0031760000"
  wire input 4 \S1
  attribute \capacitance "0.0054620000"
  wire input 7 \S0
  attribute \capacitance "0.0017450000"
  wire input 3 \A3
  attribute \capacitance "0.0017420000"
  wire input 2 \A2
  attribute \capacitance "0.0017780000"
  wire input 1 \A1
  attribute \capacitance "0.0017890000"
  wire input 6 \A0
  wire $auto$rtlil.cc:3574:OrGate$2827
  wire $auto$rtlil.cc:3574:OrGate$2821
  wire $auto$rtlil.cc:3574:OrGate$2813
  wire $auto$rtlil.cc:3572:AndGate$2825
  wire $auto$rtlil.cc:3572:AndGate$2823
  wire $auto$rtlil.cc:3572:AndGate$2819
  wire $auto$rtlil.cc:3572:AndGate$2817
  wire $auto$rtlil.cc:3572:AndGate$2811
  wire $auto$rtlil.cc:3572:AndGate$2807
  wire $auto$rtlil.cc:3572:AndGate$2805
  wire $auto$rtlil.cc:3572:AndGate$2801
  wire $auto$rtlil.cc:3571:NotGate$2815
  wire $auto$rtlil.cc:3571:NotGate$2809
  wire $auto$rtlil.cc:3571:NotGate$2803
  wire $auto$rtlil.cc:3571:NotGate$2799
  cell $specify2 $auto$liberty.cc:754:execute$2833
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2832
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2831
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2830
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2829
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2828
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2814
    connect \Y $auto$rtlil.cc:3571:NotGate$2815
    connect \A \S0
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2808
    connect \Y $auto$rtlil.cc:3571:NotGate$2809
    connect \A \S1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2802
    connect \Y $auto$rtlil.cc:3571:NotGate$2803
    connect \A \S1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2798
    connect \Y $auto$rtlil.cc:3571:NotGate$2799
    connect \A \S0
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2826
    connect \Y $auto$rtlil.cc:3574:OrGate$2827
    connect \B $auto$rtlil.cc:3572:AndGate$2825
    connect \A $auto$rtlil.cc:3574:OrGate$2821
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2820
    connect \Y $auto$rtlil.cc:3574:OrGate$2821
    connect \B $auto$rtlil.cc:3572:AndGate$2819
    connect \A $auto$rtlil.cc:3574:OrGate$2813
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2812
    connect \Y $auto$rtlil.cc:3574:OrGate$2813
    connect \B $auto$rtlil.cc:3572:AndGate$2811
    connect \A $auto$rtlil.cc:3572:AndGate$2805
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2824
    connect \Y $auto$rtlil.cc:3572:AndGate$2825
    connect \B \S1
    connect \A $auto$rtlil.cc:3572:AndGate$2823
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2822
    connect \Y $auto$rtlil.cc:3572:AndGate$2823
    connect \B \S0
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2818
    connect \Y $auto$rtlil.cc:3572:AndGate$2819
    connect \B \S1
    connect \A $auto$rtlil.cc:3572:AndGate$2817
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2816
    connect \Y $auto$rtlil.cc:3572:AndGate$2817
    connect \B $auto$rtlil.cc:3571:NotGate$2815
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2810
    connect \Y $auto$rtlil.cc:3572:AndGate$2811
    connect \B $auto$rtlil.cc:3571:NotGate$2809
    connect \A $auto$rtlil.cc:3572:AndGate$2807
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2806
    connect \Y $auto$rtlil.cc:3572:AndGate$2807
    connect \B \S0
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2804
    connect \Y $auto$rtlil.cc:3572:AndGate$2805
    connect \B $auto$rtlil.cc:3571:NotGate$2803
    connect \A $auto$rtlil.cc:3572:AndGate$2801
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2800
    connect \Y $auto$rtlil.cc:3572:AndGate$2801
    connect \B $auto$rtlil.cc:3571:NotGate$2799
    connect \A \A0
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2827
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux4_2
  wire output 5 \X
  attribute \capacitance "0.0031740000"
  wire input 4 \S1
  attribute \capacitance "0.0054550000"
  wire input 7 \S0
  attribute \capacitance "0.0017510000"
  wire input 3 \A3
  attribute \capacitance "0.0017380000"
  wire input 2 \A2
  attribute \capacitance "0.0017890000"
  wire input 1 \A1
  attribute \capacitance "0.0018020000"
  wire input 6 \A0
  wire $auto$rtlil.cc:3574:OrGate$2791
  wire $auto$rtlil.cc:3574:OrGate$2785
  wire $auto$rtlil.cc:3574:OrGate$2777
  wire $auto$rtlil.cc:3572:AndGate$2789
  wire $auto$rtlil.cc:3572:AndGate$2787
  wire $auto$rtlil.cc:3572:AndGate$2783
  wire $auto$rtlil.cc:3572:AndGate$2781
  wire $auto$rtlil.cc:3572:AndGate$2775
  wire $auto$rtlil.cc:3572:AndGate$2771
  wire $auto$rtlil.cc:3572:AndGate$2769
  wire $auto$rtlil.cc:3572:AndGate$2765
  wire $auto$rtlil.cc:3571:NotGate$2779
  wire $auto$rtlil.cc:3571:NotGate$2773
  wire $auto$rtlil.cc:3571:NotGate$2767
  wire $auto$rtlil.cc:3571:NotGate$2763
  cell $specify2 $auto$liberty.cc:754:execute$2797
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2796
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2795
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2794
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2793
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2792
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2778
    connect \Y $auto$rtlil.cc:3571:NotGate$2779
    connect \A \S0
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2772
    connect \Y $auto$rtlil.cc:3571:NotGate$2773
    connect \A \S1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2766
    connect \Y $auto$rtlil.cc:3571:NotGate$2767
    connect \A \S1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2762
    connect \Y $auto$rtlil.cc:3571:NotGate$2763
    connect \A \S0
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2790
    connect \Y $auto$rtlil.cc:3574:OrGate$2791
    connect \B $auto$rtlil.cc:3572:AndGate$2789
    connect \A $auto$rtlil.cc:3574:OrGate$2785
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2784
    connect \Y $auto$rtlil.cc:3574:OrGate$2785
    connect \B $auto$rtlil.cc:3572:AndGate$2783
    connect \A $auto$rtlil.cc:3574:OrGate$2777
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2776
    connect \Y $auto$rtlil.cc:3574:OrGate$2777
    connect \B $auto$rtlil.cc:3572:AndGate$2775
    connect \A $auto$rtlil.cc:3572:AndGate$2769
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2788
    connect \Y $auto$rtlil.cc:3572:AndGate$2789
    connect \B \S1
    connect \A $auto$rtlil.cc:3572:AndGate$2787
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2786
    connect \Y $auto$rtlil.cc:3572:AndGate$2787
    connect \B \S0
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2782
    connect \Y $auto$rtlil.cc:3572:AndGate$2783
    connect \B \S1
    connect \A $auto$rtlil.cc:3572:AndGate$2781
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2780
    connect \Y $auto$rtlil.cc:3572:AndGate$2781
    connect \B $auto$rtlil.cc:3571:NotGate$2779
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2774
    connect \Y $auto$rtlil.cc:3572:AndGate$2775
    connect \B $auto$rtlil.cc:3571:NotGate$2773
    connect \A $auto$rtlil.cc:3572:AndGate$2771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2770
    connect \Y $auto$rtlil.cc:3572:AndGate$2771
    connect \B \S0
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2768
    connect \Y $auto$rtlil.cc:3572:AndGate$2769
    connect \B $auto$rtlil.cc:3571:NotGate$2767
    connect \A $auto$rtlil.cc:3572:AndGate$2765
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2764
    connect \Y $auto$rtlil.cc:3572:AndGate$2765
    connect \B $auto$rtlil.cc:3571:NotGate$2763
    connect \A \A0
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2791
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux4_1
  wire output 5 \X
  attribute \capacitance "0.0026750000"
  wire input 4 \S1
  attribute \capacitance "0.0038950000"
  wire input 7 \S0
  attribute \capacitance "0.0014780000"
  wire input 3 \A3
  attribute \capacitance "0.0014640000"
  wire input 2 \A2
  attribute \capacitance "0.0014380000"
  wire input 1 \A1
  attribute \capacitance "0.0015250000"
  wire input 6 \A0
  wire $auto$rtlil.cc:3574:OrGate$2755
  wire $auto$rtlil.cc:3574:OrGate$2749
  wire $auto$rtlil.cc:3574:OrGate$2741
  wire $auto$rtlil.cc:3572:AndGate$2753
  wire $auto$rtlil.cc:3572:AndGate$2751
  wire $auto$rtlil.cc:3572:AndGate$2747
  wire $auto$rtlil.cc:3572:AndGate$2745
  wire $auto$rtlil.cc:3572:AndGate$2739
  wire $auto$rtlil.cc:3572:AndGate$2735
  wire $auto$rtlil.cc:3572:AndGate$2733
  wire $auto$rtlil.cc:3572:AndGate$2729
  wire $auto$rtlil.cc:3571:NotGate$2743
  wire $auto$rtlil.cc:3571:NotGate$2737
  wire $auto$rtlil.cc:3571:NotGate$2731
  wire $auto$rtlil.cc:3571:NotGate$2727
  cell $specify2 $auto$liberty.cc:754:execute$2761
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2760
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2759
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2758
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2757
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2756
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2742
    connect \Y $auto$rtlil.cc:3571:NotGate$2743
    connect \A \S0
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2736
    connect \Y $auto$rtlil.cc:3571:NotGate$2737
    connect \A \S1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2730
    connect \Y $auto$rtlil.cc:3571:NotGate$2731
    connect \A \S1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2726
    connect \Y $auto$rtlil.cc:3571:NotGate$2727
    connect \A \S0
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2754
    connect \Y $auto$rtlil.cc:3574:OrGate$2755
    connect \B $auto$rtlil.cc:3572:AndGate$2753
    connect \A $auto$rtlil.cc:3574:OrGate$2749
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2748
    connect \Y $auto$rtlil.cc:3574:OrGate$2749
    connect \B $auto$rtlil.cc:3572:AndGate$2747
    connect \A $auto$rtlil.cc:3574:OrGate$2741
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2740
    connect \Y $auto$rtlil.cc:3574:OrGate$2741
    connect \B $auto$rtlil.cc:3572:AndGate$2739
    connect \A $auto$rtlil.cc:3572:AndGate$2733
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2752
    connect \Y $auto$rtlil.cc:3572:AndGate$2753
    connect \B \S1
    connect \A $auto$rtlil.cc:3572:AndGate$2751
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2750
    connect \Y $auto$rtlil.cc:3572:AndGate$2751
    connect \B \S0
    connect \A \A3
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2746
    connect \Y $auto$rtlil.cc:3572:AndGate$2747
    connect \B \S1
    connect \A $auto$rtlil.cc:3572:AndGate$2745
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2744
    connect \Y $auto$rtlil.cc:3572:AndGate$2745
    connect \B $auto$rtlil.cc:3571:NotGate$2743
    connect \A \A2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2738
    connect \Y $auto$rtlil.cc:3572:AndGate$2739
    connect \B $auto$rtlil.cc:3571:NotGate$2737
    connect \A $auto$rtlil.cc:3572:AndGate$2735
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2734
    connect \Y $auto$rtlil.cc:3572:AndGate$2735
    connect \B \S0
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2732
    connect \Y $auto$rtlil.cc:3572:AndGate$2733
    connect \B $auto$rtlil.cc:3571:NotGate$2731
    connect \A $auto$rtlil.cc:3572:AndGate$2729
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2728
    connect \Y $auto$rtlil.cc:3572:AndGate$2729
    connect \B $auto$rtlil.cc:3571:NotGate$2727
    connect \A \A0
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2755
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux2i_4
  wire output 3 \Y
  attribute \capacitance "0.0111250000"
  wire input 2 \S
  attribute \capacitance "0.0082660000"
  wire input 1 \A1
  attribute \capacitance "0.0081010000"
  wire input 4 \A0
  wire $auto$rtlil.cc:3574:OrGate$2722
  wire $auto$rtlil.cc:3572:AndGate$2720
  wire $auto$rtlil.cc:3572:AndGate$2716
  wire $auto$rtlil.cc:3571:NotGate$2718
  wire $auto$rtlil.cc:3571:NotGate$2714
  wire $auto$rtlil.cc:3571:NotGate$2712
  cell $specify2 $auto$liberty.cc:754:execute$2725
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2724
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2723
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2717
    connect \Y $auto$rtlil.cc:3571:NotGate$2718
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2713
    connect \Y $auto$rtlil.cc:3571:NotGate$2714
    connect \A \S
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2711
    connect \Y $auto$rtlil.cc:3571:NotGate$2712
    connect \A \A0
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2721
    connect \Y $auto$rtlil.cc:3574:OrGate$2722
    connect \B $auto$rtlil.cc:3572:AndGate$2720
    connect \A $auto$rtlil.cc:3572:AndGate$2716
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2719
    connect \Y $auto$rtlil.cc:3572:AndGate$2720
    connect \B \S
    connect \A $auto$rtlil.cc:3571:NotGate$2718
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2715
    connect \Y $auto$rtlil.cc:3572:AndGate$2716
    connect \B $auto$rtlil.cc:3571:NotGate$2714
    connect \A $auto$rtlil.cc:3571:NotGate$2712
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2722
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux2i_2
  wire output 3 \Y
  attribute \capacitance "0.0064110000"
  wire input 2 \S
  attribute \capacitance "0.0041860000"
  wire input 1 \A1
  attribute \capacitance "0.0043320000"
  wire input 4 \A0
  wire $auto$rtlil.cc:3574:OrGate$2707
  wire $auto$rtlil.cc:3572:AndGate$2705
  wire $auto$rtlil.cc:3572:AndGate$2701
  wire $auto$rtlil.cc:3571:NotGate$2703
  wire $auto$rtlil.cc:3571:NotGate$2699
  wire $auto$rtlil.cc:3571:NotGate$2697
  cell $specify2 $auto$liberty.cc:754:execute$2710
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2709
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2708
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2702
    connect \Y $auto$rtlil.cc:3571:NotGate$2703
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2698
    connect \Y $auto$rtlil.cc:3571:NotGate$2699
    connect \A \S
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2696
    connect \Y $auto$rtlil.cc:3571:NotGate$2697
    connect \A \A0
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2706
    connect \Y $auto$rtlil.cc:3574:OrGate$2707
    connect \B $auto$rtlil.cc:3572:AndGate$2705
    connect \A $auto$rtlil.cc:3572:AndGate$2701
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2704
    connect \Y $auto$rtlil.cc:3572:AndGate$2705
    connect \B \S
    connect \A $auto$rtlil.cc:3571:NotGate$2703
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2700
    connect \Y $auto$rtlil.cc:3572:AndGate$2701
    connect \B $auto$rtlil.cc:3571:NotGate$2699
    connect \A $auto$rtlil.cc:3571:NotGate$2697
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2707
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux2i_1
  wire output 3 \Y
  attribute \capacitance "0.0046530000"
  wire input 2 \S
  attribute \capacitance "0.0022600000"
  wire input 1 \A1
  attribute \capacitance "0.0022070000"
  wire input 4 \A0
  wire $auto$rtlil.cc:3574:OrGate$2692
  wire $auto$rtlil.cc:3572:AndGate$2690
  wire $auto$rtlil.cc:3572:AndGate$2686
  wire $auto$rtlil.cc:3571:NotGate$2688
  wire $auto$rtlil.cc:3571:NotGate$2684
  wire $auto$rtlil.cc:3571:NotGate$2682
  cell $specify2 $auto$liberty.cc:754:execute$2695
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2694
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$2693
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2687
    connect \Y $auto$rtlil.cc:3571:NotGate$2688
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2683
    connect \Y $auto$rtlil.cc:3571:NotGate$2684
    connect \A \S
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2681
    connect \Y $auto$rtlil.cc:3571:NotGate$2682
    connect \A \A0
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2691
    connect \Y $auto$rtlil.cc:3574:OrGate$2692
    connect \B $auto$rtlil.cc:3572:AndGate$2690
    connect \A $auto$rtlil.cc:3572:AndGate$2686
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2689
    connect \Y $auto$rtlil.cc:3572:AndGate$2690
    connect \B \S
    connect \A $auto$rtlil.cc:3571:NotGate$2688
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2685
    connect \Y $auto$rtlil.cc:3572:AndGate$2686
    connect \B $auto$rtlil.cc:3571:NotGate$2684
    connect \A $auto$rtlil.cc:3571:NotGate$2682
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$2692
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux2_8
  wire output 3 \X
  attribute \capacitance "0.0078480000"
  wire input 2 \S
  attribute \capacitance "0.0051000000"
  wire input 1 \A1
  attribute \capacitance "0.0047680000"
  wire input 4 \A0
  wire $auto$rtlil.cc:3574:OrGate$2677
  wire $auto$rtlil.cc:3572:AndGate$2675
  wire $auto$rtlil.cc:3572:AndGate$2673
  wire $auto$rtlil.cc:3571:NotGate$2671
  cell $specify2 $auto$liberty.cc:754:execute$2680
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2679
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2678
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2670
    connect \Y $auto$rtlil.cc:3571:NotGate$2671
    connect \A \S
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2676
    connect \Y $auto$rtlil.cc:3574:OrGate$2677
    connect \B $auto$rtlil.cc:3572:AndGate$2675
    connect \A $auto$rtlil.cc:3572:AndGate$2673
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2674
    connect \Y $auto$rtlil.cc:3572:AndGate$2675
    connect \B \S
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2672
    connect \Y $auto$rtlil.cc:3572:AndGate$2673
    connect \B $auto$rtlil.cc:3571:NotGate$2671
    connect \A \A0
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2677
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux2_4
  wire output 3 \X
  attribute \capacitance "0.0051430000"
  wire input 2 \S
  attribute \capacitance "0.0022800000"
  wire input 1 \A1
  attribute \capacitance "0.0022690000"
  wire input 4 \A0
  wire $auto$rtlil.cc:3574:OrGate$2666
  wire $auto$rtlil.cc:3572:AndGate$2664
  wire $auto$rtlil.cc:3572:AndGate$2662
  wire $auto$rtlil.cc:3571:NotGate$2660
  cell $specify2 $auto$liberty.cc:754:execute$2669
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2668
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2667
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2659
    connect \Y $auto$rtlil.cc:3571:NotGate$2660
    connect \A \S
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2665
    connect \Y $auto$rtlil.cc:3574:OrGate$2666
    connect \B $auto$rtlil.cc:3572:AndGate$2664
    connect \A $auto$rtlil.cc:3572:AndGate$2662
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2663
    connect \Y $auto$rtlil.cc:3572:AndGate$2664
    connect \B \S
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2661
    connect \Y $auto$rtlil.cc:3572:AndGate$2662
    connect \B $auto$rtlil.cc:3571:NotGate$2660
    connect \A \A0
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2666
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux2_2
  wire output 3 \X
  attribute \capacitance "0.0032150000"
  wire input 2 \S
  attribute \capacitance "0.0017040000"
  wire input 1 \A1
  attribute \capacitance "0.0018780000"
  wire input 4 \A0
  wire $auto$rtlil.cc:3574:OrGate$2655
  wire $auto$rtlil.cc:3572:AndGate$2653
  wire $auto$rtlil.cc:3572:AndGate$2651
  wire $auto$rtlil.cc:3571:NotGate$2649
  cell $specify2 $auto$liberty.cc:754:execute$2658
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2657
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2656
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2648
    connect \Y $auto$rtlil.cc:3571:NotGate$2649
    connect \A \S
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2654
    connect \Y $auto$rtlil.cc:3574:OrGate$2655
    connect \B $auto$rtlil.cc:3572:AndGate$2653
    connect \A $auto$rtlil.cc:3572:AndGate$2651
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2652
    connect \Y $auto$rtlil.cc:3572:AndGate$2653
    connect \B \S
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2650
    connect \Y $auto$rtlil.cc:3572:AndGate$2651
    connect \B $auto$rtlil.cc:3571:NotGate$2649
    connect \A \A0
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2655
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__mux2_1
  wire output 3 \X
  attribute \capacitance "0.0034020000"
  wire input 2 \S
  attribute \capacitance "0.0018840000"
  wire input 1 \A1
  attribute \capacitance "0.0015580000"
  wire input 4 \A0
  wire $auto$rtlil.cc:3574:OrGate$2644
  wire $auto$rtlil.cc:3572:AndGate$2642
  wire $auto$rtlil.cc:3572:AndGate$2640
  wire $auto$rtlil.cc:3571:NotGate$2638
  cell $specify2 $auto$liberty.cc:754:execute$2647
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A0
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2646
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2645
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \S
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2637
    connect \Y $auto$rtlil.cc:3571:NotGate$2638
    connect \A \S
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2643
    connect \Y $auto$rtlil.cc:3574:OrGate$2644
    connect \B $auto$rtlil.cc:3572:AndGate$2642
    connect \A $auto$rtlil.cc:3572:AndGate$2640
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2641
    connect \Y $auto$rtlil.cc:3572:AndGate$2642
    connect \B \S
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2639
    connect \Y $auto$rtlil.cc:3572:AndGate$2640
    connect \B $auto$rtlil.cc:3571:NotGate$2638
    connect \A \A0
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2644
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__maj3_4
  wire output 4 \X
  attribute \capacitance "0.0049570000"
  wire input 3 \C
  attribute \capacitance "0.0041370000"
  wire input 2 \B
  attribute \capacitance "0.0043770000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2633
  wire $auto$rtlil.cc:3574:OrGate$2629
  wire $auto$rtlil.cc:3572:AndGate$2631
  wire $auto$rtlil.cc:3572:AndGate$2627
  wire $auto$rtlil.cc:3572:AndGate$2625
  cell $specify2 $auto$liberty.cc:754:execute$2636
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2635
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2634
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2632
    connect \Y $auto$rtlil.cc:3574:OrGate$2633
    connect \B $auto$rtlil.cc:3572:AndGate$2631
    connect \A $auto$rtlil.cc:3574:OrGate$2629
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2628
    connect \Y $auto$rtlil.cc:3574:OrGate$2629
    connect \B $auto$rtlil.cc:3572:AndGate$2627
    connect \A $auto$rtlil.cc:3572:AndGate$2625
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2630
    connect \Y $auto$rtlil.cc:3572:AndGate$2631
    connect \B \C
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2626
    connect \Y $auto$rtlil.cc:3572:AndGate$2627
    connect \B \C
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2624
    connect \Y $auto$rtlil.cc:3572:AndGate$2625
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2633
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__maj3_2
  wire output 4 \X
  attribute \capacitance "0.0037180000"
  wire input 3 \C
  attribute \capacitance "0.0029880000"
  wire input 2 \B
  attribute \capacitance "0.0032460000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2620
  wire $auto$rtlil.cc:3574:OrGate$2616
  wire $auto$rtlil.cc:3572:AndGate$2618
  wire $auto$rtlil.cc:3572:AndGate$2614
  wire $auto$rtlil.cc:3572:AndGate$2612
  cell $specify2 $auto$liberty.cc:754:execute$2623
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2622
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2621
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2619
    connect \Y $auto$rtlil.cc:3574:OrGate$2620
    connect \B $auto$rtlil.cc:3572:AndGate$2618
    connect \A $auto$rtlil.cc:3574:OrGate$2616
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2615
    connect \Y $auto$rtlil.cc:3574:OrGate$2616
    connect \B $auto$rtlil.cc:3572:AndGate$2614
    connect \A $auto$rtlil.cc:3572:AndGate$2612
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2617
    connect \Y $auto$rtlil.cc:3572:AndGate$2618
    connect \B \C
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2613
    connect \Y $auto$rtlil.cc:3572:AndGate$2614
    connect \B \C
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2611
    connect \Y $auto$rtlil.cc:3572:AndGate$2612
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2620
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__maj3_1
  wire output 4 \X
  attribute \capacitance "0.0030520000"
  wire input 3 \C
  attribute \capacitance "0.0025380000"
  wire input 2 \B
  attribute \capacitance "0.0027450000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2607
  wire $auto$rtlil.cc:3574:OrGate$2603
  wire $auto$rtlil.cc:3572:AndGate$2605
  wire $auto$rtlil.cc:3572:AndGate$2601
  wire $auto$rtlil.cc:3572:AndGate$2599
  cell $specify2 $auto$liberty.cc:754:execute$2610
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2609
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2608
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2606
    connect \Y $auto$rtlil.cc:3574:OrGate$2607
    connect \B $auto$rtlil.cc:3572:AndGate$2605
    connect \A $auto$rtlil.cc:3574:OrGate$2603
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2602
    connect \Y $auto$rtlil.cc:3574:OrGate$2603
    connect \B $auto$rtlil.cc:3572:AndGate$2601
    connect \A $auto$rtlil.cc:3572:AndGate$2599
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2604
    connect \Y $auto$rtlil.cc:3572:AndGate$2605
    connect \B \C
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2600
    connect \Y $auto$rtlil.cc:3572:AndGate$2601
    connect \B \C
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2598
    connect \Y $auto$rtlil.cc:3572:AndGate$2599
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2607
end
attribute \whitebox 1
attribute \area "36.284800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__macro_sparecell
  wire output 1 \LO
  connect \LO 1'0
end
attribute \whitebox 1
attribute \area "40.038400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
  wire output 2 \X
  attribute \capacitance "0.0060060000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2597
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
  wire output 2 \X
  attribute \capacitance "0.0060240000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2596
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
  wire output 2 \X
  attribute \capacitance "0.0060050000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2595
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "40.038400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
  wire output 2 \X
  attribute \capacitance "0.0060130000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2594
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "40.038400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
  wire output 2 \X
  attribute \capacitance "0.0060090000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2593
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
  wire output 2 \X
  attribute \capacitance "0.0060240000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2592
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
  wire output 2 \X
  attribute \capacitance "0.0060050000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2591
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "38.787200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
  wire output 2 \X
  attribute \capacitance "0.0087260000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0023720000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2588
  wire $auto$rtlil.cc:3571:NotGate$2586
  cell $specify2 $auto$liberty.cc:754:execute$2590
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2589
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2585
    connect \Y $auto$rtlil.cc:3571:NotGate$2586
    connect \A \SLEEP
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2587
    connect \Y $auto$rtlil.cc:3572:AndGate$2588
    connect \B $auto$rtlil.cc:3571:NotGate$2586
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2588
end
attribute \whitebox 1
attribute \area "23.772800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_8
  wire output 2 \X
  attribute \capacitance "0.0167970000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0046180000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2582
  wire $auto$rtlil.cc:3571:NotGate$2580
  cell $specify2 $auto$liberty.cc:754:execute$2584
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2583
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2579
    connect \Y $auto$rtlil.cc:3571:NotGate$2580
    connect \A \SLEEP
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2581
    connect \Y $auto$rtlil.cc:3572:AndGate$2582
    connect \B $auto$rtlil.cc:3571:NotGate$2580
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2582
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_4
  wire output 2 \X
  attribute \capacitance "0.0086810000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0023750000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2576
  wire $auto$rtlil.cc:3571:NotGate$2574
  cell $specify2 $auto$liberty.cc:754:execute$2578
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2577
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2573
    connect \Y $auto$rtlil.cc:3571:NotGate$2574
    connect \A \SLEEP
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2575
    connect \Y $auto$rtlil.cc:3572:AndGate$2576
    connect \B $auto$rtlil.cc:3571:NotGate$2574
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2576
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_2
  wire output 2 \X
  attribute \capacitance "0.0043250000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0014500000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2570
  wire $auto$rtlil.cc:3571:NotGate$2568
  cell $specify2 $auto$liberty.cc:754:execute$2572
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2571
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2567
    connect \Y $auto$rtlil.cc:3571:NotGate$2568
    connect \A \SLEEP
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2569
    connect \Y $auto$rtlil.cc:3572:AndGate$2570
    connect \B $auto$rtlil.cc:3571:NotGate$2568
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2570
end
attribute \whitebox 1
attribute \area "45.043200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_16
  wire output 2 \X
  attribute \capacitance "0.0323230000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0087530000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2564
  wire $auto$rtlil.cc:3571:NotGate$2562
  cell $specify2 $auto$liberty.cc:754:execute$2566
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2565
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2561
    connect \Y $auto$rtlil.cc:3571:NotGate$2562
    connect \A \SLEEP
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2563
    connect \Y $auto$rtlil.cc:3572:AndGate$2564
    connect \B $auto$rtlil.cc:3571:NotGate$2562
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2564
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_1
  wire output 2 \X
  attribute \capacitance "0.0023670000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0014900000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2558
  wire $auto$rtlil.cc:3571:NotGate$2556
  cell $specify2 $auto$liberty.cc:754:execute$2560
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2559
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2555
    connect \Y $auto$rtlil.cc:3571:NotGate$2556
    connect \A \SLEEP
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2557
    connect \Y $auto$rtlil.cc:3572:AndGate$2558
    connect \B $auto$rtlil.cc:3571:NotGate$2556
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2558
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__lpflow_inputisolatch_1
  attribute \capacitance "0.0016520000"
  wire input 3 \SLEEP_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016200000"
  wire input 1 \D
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$2554
    connect \Q \IQ
    connect \E \SLEEP_B
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2553
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_inputiso1p_1
  wire output 2 \X
  attribute \capacitance "0.0014710000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0014600000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2550
  cell $specify2 $auto$liberty.cc:754:execute$2552
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2551
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2549
    connect \Y $auto$rtlil.cc:3574:OrGate$2550
    connect \B \SLEEP
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2550
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_inputiso1n_1
  wire output 2 \X
  attribute \capacitance "0.0014180000"
  wire input 3 \SLEEP_B
  attribute \capacitance "0.0017300000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2546
  wire $auto$rtlil.cc:3571:NotGate$2544
  cell $specify2 $auto$liberty.cc:754:execute$2548
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2547
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP_B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2543
    connect \Y $auto$rtlil.cc:3571:NotGate$2544
    connect \A \SLEEP_B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2545
    connect \Y $auto$rtlil.cc:3574:OrGate$2546
    connect \B $auto$rtlil.cc:3571:NotGate$2544
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3574:OrGate$2546
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_inputiso0p_1
  wire output 2 \X
  attribute \capacitance "0.0015580000"
  wire input 3 \SLEEP
  attribute \capacitance "0.0016410000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2540
  wire $auto$rtlil.cc:3571:NotGate$2538
  cell $specify2 $auto$liberty.cc:754:execute$2542
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2541
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2537
    connect \Y $auto$rtlil.cc:3571:NotGate$2538
    connect \A \SLEEP
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2539
    connect \Y $auto$rtlil.cc:3572:AndGate$2540
    connect \B \A
    connect \A $auto$rtlil.cc:3571:NotGate$2538
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2540
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_inputiso0n_1
  wire output 2 \X
  attribute \capacitance "0.0014960000"
  wire input 3 \SLEEP_B
  attribute \capacitance "0.0014620000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$2534
  cell $specify2 $auto$liberty.cc:754:execute$2536
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$2535
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \SLEEP_B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2533
    connect \Y $auto$rtlil.cc:3572:AndGate$2534
    connect \B \A
    connect \A \SLEEP_B
  end
  connect \X $auto$rtlil.cc:3572:AndGate$2534
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_8
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_6
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_4
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_3
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_12
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_8
  wire output 2 \Y
  attribute \capacitance "0.0203390000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2531
  cell $specify2 $auto$liberty.cc:754:execute$2532
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2530
    connect \Y $auto$rtlil.cc:3571:NotGate$2531
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2531
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_4
  wire output 2 \Y
  attribute \capacitance "0.0102490000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2528
  cell $specify2 $auto$liberty.cc:754:execute$2529
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2527
    connect \Y $auto$rtlil.cc:3571:NotGate$2528
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2528
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_2
  wire output 2 \Y
  attribute \capacitance "0.0051870000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2525
  cell $specify2 $auto$liberty.cc:754:execute$2526
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2524
    connect \Y $auto$rtlil.cc:3571:NotGate$2525
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2525
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_16
  wire output 2 \Y
  attribute \capacitance "0.0382660000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2522
  cell $specify2 $auto$liberty.cc:754:execute$2523
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2521
    connect \Y $auto$rtlil.cc:3571:NotGate$2522
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2522
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_1
  wire output 2 \Y
  attribute \capacitance "0.0030170000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2519
  cell $specify2 $auto$liberty.cc:754:execute$2520
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2518
    connect \Y $auto$rtlil.cc:3571:NotGate$2519
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2519
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_8
  wire output 2 \X
  attribute \capacitance "0.0039180000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2517
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_4
  wire output 2 \X
  attribute \capacitance "0.0021140000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2516
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_2
  wire output 2 \X
  attribute \capacitance "0.0021700000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2515
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_16
  wire output 2 \X
  attribute \capacitance "0.0074310000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2514
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_1
  wire output 2 \X
  attribute \capacitance "0.0020970000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2513
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__lpflow_bleeder_1
  attribute \capacitance "0.0021860000"
  wire input 1 \SHORT
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__inv_8
  wire output 2 \Y
  attribute \capacitance "0.0176530000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2511
  cell $specify2 $auto$liberty.cc:754:execute$2512
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2510
    connect \Y $auto$rtlil.cc:3571:NotGate$2511
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2511
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__inv_6
  wire output 2 \Y
  attribute \capacitance "0.0132720000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2508
  cell $specify2 $auto$liberty.cc:754:execute$2509
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2507
    connect \Y $auto$rtlil.cc:3571:NotGate$2508
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2508
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__inv_4
  wire output 2 \Y
  attribute \capacitance "0.0090040000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2505
  cell $specify2 $auto$liberty.cc:754:execute$2506
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2504
    connect \Y $auto$rtlil.cc:3571:NotGate$2505
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2505
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__inv_2
  wire output 2 \Y
  attribute \capacitance "0.0044590000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2502
  cell $specify2 $auto$liberty.cc:754:execute$2503
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2501
    connect \Y $auto$rtlil.cc:3571:NotGate$2502
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2502
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__inv_16
  wire output 2 \Y
  attribute \capacitance "0.0334420000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2499
  cell $specify2 $auto$liberty.cc:754:execute$2500
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2498
    connect \Y $auto$rtlil.cc:3571:NotGate$2499
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2499
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__inv_12
  wire output 2 \Y
  attribute \capacitance "0.0260110000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2496
  cell $specify2 $auto$liberty.cc:754:execute$2497
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2495
    connect \Y $auto$rtlil.cc:3571:NotGate$2496
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2496
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__inv_1
  wire output 2 \Y
  attribute \capacitance "0.0023020000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2493
  cell $specify2 $auto$liberty.cc:754:execute$2494
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2492
    connect \Y $auto$rtlil.cc:3571:NotGate$2493
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$2493
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__ha_4
  wire output 4 \SUM
  wire output 3 \COUT
  attribute \capacitance "0.0080620000"
  wire input 2 \B
  attribute \capacitance "0.0093100000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2487
  wire $auto$rtlil.cc:3572:AndGate$2485
  wire $auto$rtlil.cc:3572:AndGate$2481
  wire $auto$rtlil.cc:3572:AndGate$2477
  wire $auto$rtlil.cc:3571:NotGate$2483
  wire $auto$rtlil.cc:3571:NotGate$2479
  cell $specify2 $auto$liberty.cc:754:execute$2491
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2490
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2489
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2488
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2482
    connect \Y $auto$rtlil.cc:3571:NotGate$2483
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2478
    connect \Y $auto$rtlil.cc:3571:NotGate$2479
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2486
    connect \Y $auto$rtlil.cc:3574:OrGate$2487
    connect \B $auto$rtlil.cc:3572:AndGate$2485
    connect \A $auto$rtlil.cc:3572:AndGate$2481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2484
    connect \Y $auto$rtlil.cc:3572:AndGate$2485
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2480
    connect \Y $auto$rtlil.cc:3572:AndGate$2481
    connect \B $auto$rtlil.cc:3571:NotGate$2479
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2476
    connect \Y $auto$rtlil.cc:3572:AndGate$2477
    connect \B \B
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3572:AndGate$2477
  connect \SUM $auto$rtlil.cc:3574:OrGate$2487
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__ha_2
  wire output 4 \SUM
  wire output 3 \COUT
  attribute \capacitance "0.0032770000"
  wire input 2 \B
  attribute \capacitance "0.0034790000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2471
  wire $auto$rtlil.cc:3572:AndGate$2469
  wire $auto$rtlil.cc:3572:AndGate$2465
  wire $auto$rtlil.cc:3572:AndGate$2461
  wire $auto$rtlil.cc:3571:NotGate$2467
  wire $auto$rtlil.cc:3571:NotGate$2463
  cell $specify2 $auto$liberty.cc:754:execute$2475
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2474
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2473
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2472
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2466
    connect \Y $auto$rtlil.cc:3571:NotGate$2467
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2462
    connect \Y $auto$rtlil.cc:3571:NotGate$2463
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2470
    connect \Y $auto$rtlil.cc:3574:OrGate$2471
    connect \B $auto$rtlil.cc:3572:AndGate$2469
    connect \A $auto$rtlil.cc:3572:AndGate$2465
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2468
    connect \Y $auto$rtlil.cc:3572:AndGate$2469
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2467
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2464
    connect \Y $auto$rtlil.cc:3572:AndGate$2465
    connect \B $auto$rtlil.cc:3571:NotGate$2463
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2460
    connect \Y $auto$rtlil.cc:3572:AndGate$2461
    connect \B \B
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3572:AndGate$2461
  connect \SUM $auto$rtlil.cc:3574:OrGate$2471
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__ha_1
  wire output 4 \SUM
  wire output 3 \COUT
  attribute \capacitance "0.0028380000"
  wire input 2 \B
  attribute \capacitance "0.0030260000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2455
  wire $auto$rtlil.cc:3572:AndGate$2453
  wire $auto$rtlil.cc:3572:AndGate$2449
  wire $auto$rtlil.cc:3572:AndGate$2445
  wire $auto$rtlil.cc:3571:NotGate$2451
  wire $auto$rtlil.cc:3571:NotGate$2447
  cell $specify2 $auto$liberty.cc:754:execute$2459
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2458
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2457
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2456
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2450
    connect \Y $auto$rtlil.cc:3571:NotGate$2451
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2446
    connect \Y $auto$rtlil.cc:3571:NotGate$2447
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2454
    connect \Y $auto$rtlil.cc:3574:OrGate$2455
    connect \B $auto$rtlil.cc:3572:AndGate$2453
    connect \A $auto$rtlil.cc:3572:AndGate$2449
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2452
    connect \Y $auto$rtlil.cc:3572:AndGate$2453
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2451
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2448
    connect \Y $auto$rtlil.cc:3572:AndGate$2449
    connect \B $auto$rtlil.cc:3571:NotGate$2447
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2444
    connect \Y $auto$rtlil.cc:3572:AndGate$2445
    connect \B \B
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3572:AndGate$2445
  connect \SUM $auto$rtlil.cc:3574:OrGate$2455
end
attribute \whitebox 1
attribute \area "33.782400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__fahcon_1
  wire output 4 \SUM
  wire output 5 \COUT_N
  attribute \capacitance "0.0047060000"
  wire input 3 \CI
  attribute \capacitance "0.0084420000"
  wire input 2 \B
  attribute \capacitance "0.0024420000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2437
  wire $auto$rtlil.cc:3574:OrGate$2431
  wire $auto$rtlil.cc:3574:OrGate$2421
  wire $auto$rtlil.cc:3574:OrGate$2403
  wire $auto$rtlil.cc:3574:OrGate$2395
  wire $auto$rtlil.cc:3572:AndGate$2435
  wire $auto$rtlil.cc:3572:AndGate$2433
  wire $auto$rtlil.cc:3572:AndGate$2429
  wire $auto$rtlil.cc:3572:AndGate$2427
  wire $auto$rtlil.cc:3572:AndGate$2419
  wire $auto$rtlil.cc:3572:AndGate$2415
  wire $auto$rtlil.cc:3572:AndGate$2411
  wire $auto$rtlil.cc:3572:AndGate$2407
  wire $auto$rtlil.cc:3572:AndGate$2401
  wire $auto$rtlil.cc:3572:AndGate$2393
  wire $auto$rtlil.cc:3572:AndGate$2387
  wire $auto$rtlil.cc:3571:NotGate$2425
  wire $auto$rtlil.cc:3571:NotGate$2423
  wire $auto$rtlil.cc:3571:NotGate$2417
  wire $auto$rtlil.cc:3571:NotGate$2413
  wire $auto$rtlil.cc:3571:NotGate$2409
  wire $auto$rtlil.cc:3571:NotGate$2405
  wire $auto$rtlil.cc:3571:NotGate$2399
  wire $auto$rtlil.cc:3571:NotGate$2397
  wire $auto$rtlil.cc:3571:NotGate$2391
  wire $auto$rtlil.cc:3571:NotGate$2389
  wire $auto$rtlil.cc:3571:NotGate$2385
  wire $auto$rtlil.cc:3571:NotGate$2383
  cell $specify2 $auto$liberty.cc:754:execute$2443
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT_N
  end
  cell $specify2 $auto$liberty.cc:754:execute$2442
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2441
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT_N
  end
  cell $specify2 $auto$liberty.cc:754:execute$2440
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2439
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CI
    connect \EN 1'1
    connect \DST \COUT_N
  end
  cell $specify2 $auto$liberty.cc:754:execute$2438
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CI
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2424
    connect \Y $auto$rtlil.cc:3571:NotGate$2425
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2422
    connect \Y $auto$rtlil.cc:3571:NotGate$2423
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2416
    connect \Y $auto$rtlil.cc:3571:NotGate$2417
    connect \A \CI
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2412
    connect \Y $auto$rtlil.cc:3571:NotGate$2413
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2408
    connect \Y $auto$rtlil.cc:3571:NotGate$2409
    connect \A \CI
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2404
    connect \Y $auto$rtlil.cc:3571:NotGate$2405
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2398
    connect \Y $auto$rtlil.cc:3571:NotGate$2399
    connect \A \CI
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2396
    connect \Y $auto$rtlil.cc:3571:NotGate$2397
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2390
    connect \Y $auto$rtlil.cc:3571:NotGate$2391
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2388
    connect \Y $auto$rtlil.cc:3571:NotGate$2389
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2384
    connect \Y $auto$rtlil.cc:3571:NotGate$2385
    connect \A \CI
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2382
    connect \Y $auto$rtlil.cc:3571:NotGate$2383
    connect \A \A
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2436
    connect \Y $auto$rtlil.cc:3574:OrGate$2437
    connect \B $auto$rtlil.cc:3572:AndGate$2435
    connect \A $auto$rtlil.cc:3574:OrGate$2431
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2430
    connect \Y $auto$rtlil.cc:3574:OrGate$2431
    connect \B $auto$rtlil.cc:3572:AndGate$2429
    connect \A $auto$rtlil.cc:3574:OrGate$2421
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2420
    connect \Y $auto$rtlil.cc:3574:OrGate$2421
    connect \B $auto$rtlil.cc:3572:AndGate$2419
    connect \A $auto$rtlil.cc:3572:AndGate$2411
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2402
    connect \Y $auto$rtlil.cc:3574:OrGate$2403
    connect \B $auto$rtlil.cc:3572:AndGate$2401
    connect \A $auto$rtlil.cc:3574:OrGate$2395
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2394
    connect \Y $auto$rtlil.cc:3574:OrGate$2395
    connect \B $auto$rtlil.cc:3572:AndGate$2393
    connect \A $auto$rtlil.cc:3572:AndGate$2387
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2434
    connect \Y $auto$rtlil.cc:3572:AndGate$2435
    connect \B \CI
    connect \A $auto$rtlil.cc:3572:AndGate$2433
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2432
    connect \Y $auto$rtlil.cc:3572:AndGate$2433
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2428
    connect \Y $auto$rtlil.cc:3572:AndGate$2429
    connect \B \CI
    connect \A $auto$rtlil.cc:3572:AndGate$2427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2426
    connect \Y $auto$rtlil.cc:3572:AndGate$2427
    connect \B $auto$rtlil.cc:3571:NotGate$2425
    connect \A $auto$rtlil.cc:3571:NotGate$2423
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2418
    connect \Y $auto$rtlil.cc:3572:AndGate$2419
    connect \B $auto$rtlil.cc:3571:NotGate$2417
    connect \A $auto$rtlil.cc:3572:AndGate$2415
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2414
    connect \Y $auto$rtlil.cc:3572:AndGate$2415
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2413
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2410
    connect \Y $auto$rtlil.cc:3572:AndGate$2411
    connect \B $auto$rtlil.cc:3571:NotGate$2409
    connect \A $auto$rtlil.cc:3572:AndGate$2407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2406
    connect \Y $auto$rtlil.cc:3572:AndGate$2407
    connect \B $auto$rtlil.cc:3571:NotGate$2405
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2400
    connect \Y $auto$rtlil.cc:3572:AndGate$2401
    connect \B $auto$rtlil.cc:3571:NotGate$2399
    connect \A $auto$rtlil.cc:3571:NotGate$2397
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2392
    connect \Y $auto$rtlil.cc:3572:AndGate$2393
    connect \B $auto$rtlil.cc:3571:NotGate$2391
    connect \A $auto$rtlil.cc:3571:NotGate$2389
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2386
    connect \Y $auto$rtlil.cc:3572:AndGate$2387
    connect \B $auto$rtlil.cc:3571:NotGate$2385
    connect \A $auto$rtlil.cc:3571:NotGate$2383
  end
  connect \COUT_N $auto$rtlil.cc:3574:OrGate$2403
  connect \SUM $auto$rtlil.cc:3574:OrGate$2437
end
attribute \whitebox 1
attribute \area "33.782400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__fahcin_1
  wire output 5 \SUM
  wire output 4 \COUT
  attribute \capacitance "0.0047150000"
  wire input 3 \CIN
  attribute \capacitance "0.0064330000"
  wire input 2 \B
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2375
  wire $auto$rtlil.cc:3574:OrGate$2367
  wire $auto$rtlil.cc:3574:OrGate$2359
  wire $auto$rtlil.cc:3574:OrGate$2341
  wire $auto$rtlil.cc:3574:OrGate$2335
  wire $auto$rtlil.cc:3572:AndGate$2373
  wire $auto$rtlil.cc:3572:AndGate$2371
  wire $auto$rtlil.cc:3572:AndGate$2365
  wire $auto$rtlil.cc:3572:AndGate$2363
  wire $auto$rtlil.cc:3572:AndGate$2357
  wire $auto$rtlil.cc:3572:AndGate$2353
  wire $auto$rtlil.cc:3572:AndGate$2351
  wire $auto$rtlil.cc:3572:AndGate$2347
  wire $auto$rtlil.cc:3572:AndGate$2339
  wire $auto$rtlil.cc:3572:AndGate$2333
  wire $auto$rtlil.cc:3572:AndGate$2331
  wire $auto$rtlil.cc:3571:NotGate$2369
  wire $auto$rtlil.cc:3571:NotGate$2361
  wire $auto$rtlil.cc:3571:NotGate$2355
  wire $auto$rtlil.cc:3571:NotGate$2349
  wire $auto$rtlil.cc:3571:NotGate$2345
  wire $auto$rtlil.cc:3571:NotGate$2343
  wire $auto$rtlil.cc:3571:NotGate$2337
  wire $auto$rtlil.cc:3571:NotGate$2329
  cell $specify2 $auto$liberty.cc:754:execute$2381
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2380
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2379
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2378
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2377
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2376
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2368
    connect \Y $auto$rtlil.cc:3571:NotGate$2369
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2360
    connect \Y $auto$rtlil.cc:3571:NotGate$2361
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2354
    connect \Y $auto$rtlil.cc:3571:NotGate$2355
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2348
    connect \Y $auto$rtlil.cc:3571:NotGate$2349
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2344
    connect \Y $auto$rtlil.cc:3571:NotGate$2345
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2342
    connect \Y $auto$rtlil.cc:3571:NotGate$2343
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2336
    connect \Y $auto$rtlil.cc:3571:NotGate$2337
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2328
    connect \Y $auto$rtlil.cc:3571:NotGate$2329
    connect \A \CIN
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2374
    connect \Y $auto$rtlil.cc:3574:OrGate$2375
    connect \B $auto$rtlil.cc:3572:AndGate$2373
    connect \A $auto$rtlil.cc:3574:OrGate$2367
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2366
    connect \Y $auto$rtlil.cc:3574:OrGate$2367
    connect \B $auto$rtlil.cc:3572:AndGate$2365
    connect \A $auto$rtlil.cc:3574:OrGate$2359
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2358
    connect \Y $auto$rtlil.cc:3574:OrGate$2359
    connect \B $auto$rtlil.cc:3572:AndGate$2357
    connect \A $auto$rtlil.cc:3572:AndGate$2351
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2340
    connect \Y $auto$rtlil.cc:3574:OrGate$2341
    connect \B $auto$rtlil.cc:3572:AndGate$2339
    connect \A $auto$rtlil.cc:3574:OrGate$2335
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2334
    connect \Y $auto$rtlil.cc:3574:OrGate$2335
    connect \B $auto$rtlil.cc:3572:AndGate$2333
    connect \A $auto$rtlil.cc:3572:AndGate$2331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2372
    connect \Y $auto$rtlil.cc:3572:AndGate$2373
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2370
    connect \Y $auto$rtlil.cc:3572:AndGate$2371
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2369
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2364
    connect \Y $auto$rtlil.cc:3572:AndGate$2365
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2363
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2362
    connect \Y $auto$rtlil.cc:3572:AndGate$2363
    connect \B $auto$rtlil.cc:3571:NotGate$2361
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2356
    connect \Y $auto$rtlil.cc:3572:AndGate$2357
    connect \B $auto$rtlil.cc:3571:NotGate$2355
    connect \A $auto$rtlil.cc:3572:AndGate$2353
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2352
    connect \Y $auto$rtlil.cc:3572:AndGate$2353
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2350
    connect \Y $auto$rtlil.cc:3572:AndGate$2351
    connect \B $auto$rtlil.cc:3571:NotGate$2349
    connect \A $auto$rtlil.cc:3572:AndGate$2347
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2346
    connect \Y $auto$rtlil.cc:3572:AndGate$2347
    connect \B $auto$rtlil.cc:3571:NotGate$2345
    connect \A $auto$rtlil.cc:3571:NotGate$2343
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2338
    connect \Y $auto$rtlil.cc:3572:AndGate$2339
    connect \B $auto$rtlil.cc:3571:NotGate$2337
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2332
    connect \Y $auto$rtlil.cc:3572:AndGate$2333
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2330
    connect \Y $auto$rtlil.cc:3572:AndGate$2331
    connect \B $auto$rtlil.cc:3571:NotGate$2329
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3574:OrGate$2341
  connect \SUM $auto$rtlil.cc:3574:OrGate$2375
end
attribute \whitebox 1
attribute \area "33.782400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__fah_1
  wire output 5 \SUM
  wire output 4 \COUT
  attribute \capacitance "0.0023950000"
  wire input 3 \CI
  attribute \capacitance "0.0067030000"
  wire input 2 \B
  attribute \capacitance "0.0046980000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2321
  wire $auto$rtlil.cc:3574:OrGate$2315
  wire $auto$rtlil.cc:3574:OrGate$2305
  wire $auto$rtlil.cc:3574:OrGate$2287
  wire $auto$rtlil.cc:3574:OrGate$2283
  wire $auto$rtlil.cc:3572:AndGate$2319
  wire $auto$rtlil.cc:3572:AndGate$2317
  wire $auto$rtlil.cc:3572:AndGate$2313
  wire $auto$rtlil.cc:3572:AndGate$2311
  wire $auto$rtlil.cc:3572:AndGate$2303
  wire $auto$rtlil.cc:3572:AndGate$2299
  wire $auto$rtlil.cc:3572:AndGate$2295
  wire $auto$rtlil.cc:3572:AndGate$2291
  wire $auto$rtlil.cc:3572:AndGate$2285
  wire $auto$rtlil.cc:3572:AndGate$2281
  wire $auto$rtlil.cc:3572:AndGate$2279
  wire $auto$rtlil.cc:3571:NotGate$2309
  wire $auto$rtlil.cc:3571:NotGate$2307
  wire $auto$rtlil.cc:3571:NotGate$2301
  wire $auto$rtlil.cc:3571:NotGate$2297
  wire $auto$rtlil.cc:3571:NotGate$2293
  wire $auto$rtlil.cc:3571:NotGate$2289
  cell $specify2 $auto$liberty.cc:754:execute$2327
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2326
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2325
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2324
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2323
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CI
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2322
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CI
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2308
    connect \Y $auto$rtlil.cc:3571:NotGate$2309
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2306
    connect \Y $auto$rtlil.cc:3571:NotGate$2307
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2300
    connect \Y $auto$rtlil.cc:3571:NotGate$2301
    connect \A \CI
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2296
    connect \Y $auto$rtlil.cc:3571:NotGate$2297
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2292
    connect \Y $auto$rtlil.cc:3571:NotGate$2293
    connect \A \CI
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2288
    connect \Y $auto$rtlil.cc:3571:NotGate$2289
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2320
    connect \Y $auto$rtlil.cc:3574:OrGate$2321
    connect \B $auto$rtlil.cc:3572:AndGate$2319
    connect \A $auto$rtlil.cc:3574:OrGate$2315
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2314
    connect \Y $auto$rtlil.cc:3574:OrGate$2315
    connect \B $auto$rtlil.cc:3572:AndGate$2313
    connect \A $auto$rtlil.cc:3574:OrGate$2305
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2304
    connect \Y $auto$rtlil.cc:3574:OrGate$2305
    connect \B $auto$rtlil.cc:3572:AndGate$2303
    connect \A $auto$rtlil.cc:3572:AndGate$2295
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2286
    connect \Y $auto$rtlil.cc:3574:OrGate$2287
    connect \B $auto$rtlil.cc:3572:AndGate$2285
    connect \A $auto$rtlil.cc:3574:OrGate$2283
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2282
    connect \Y $auto$rtlil.cc:3574:OrGate$2283
    connect \B $auto$rtlil.cc:3572:AndGate$2281
    connect \A $auto$rtlil.cc:3572:AndGate$2279
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2318
    connect \Y $auto$rtlil.cc:3572:AndGate$2319
    connect \B \CI
    connect \A $auto$rtlil.cc:3572:AndGate$2317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2316
    connect \Y $auto$rtlil.cc:3572:AndGate$2317
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2312
    connect \Y $auto$rtlil.cc:3572:AndGate$2313
    connect \B \CI
    connect \A $auto$rtlil.cc:3572:AndGate$2311
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2310
    connect \Y $auto$rtlil.cc:3572:AndGate$2311
    connect \B $auto$rtlil.cc:3571:NotGate$2309
    connect \A $auto$rtlil.cc:3571:NotGate$2307
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2302
    connect \Y $auto$rtlil.cc:3572:AndGate$2303
    connect \B $auto$rtlil.cc:3571:NotGate$2301
    connect \A $auto$rtlil.cc:3572:AndGate$2299
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2298
    connect \Y $auto$rtlil.cc:3572:AndGate$2299
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2294
    connect \Y $auto$rtlil.cc:3572:AndGate$2295
    connect \B $auto$rtlil.cc:3571:NotGate$2293
    connect \A $auto$rtlil.cc:3572:AndGate$2291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2290
    connect \Y $auto$rtlil.cc:3572:AndGate$2291
    connect \B $auto$rtlil.cc:3571:NotGate$2289
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2284
    connect \Y $auto$rtlil.cc:3572:AndGate$2285
    connect \B \CI
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2280
    connect \Y $auto$rtlil.cc:3572:AndGate$2281
    connect \B \CI
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2278
    connect \Y $auto$rtlil.cc:3572:AndGate$2279
    connect \B \B
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3574:OrGate$2287
  connect \SUM $auto$rtlil.cc:3574:OrGate$2321
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__fa_4
  wire output 5 \SUM
  wire output 4 \COUT
  attribute \capacitance "0.0051040000"
  wire input 3 \CIN
  attribute \capacitance "0.0069770000"
  wire input 2 \B
  attribute \capacitance "0.0077000000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2271
  wire $auto$rtlil.cc:3574:OrGate$2265
  wire $auto$rtlil.cc:3574:OrGate$2255
  wire $auto$rtlil.cc:3574:OrGate$2237
  wire $auto$rtlil.cc:3574:OrGate$2233
  wire $auto$rtlil.cc:3572:AndGate$2269
  wire $auto$rtlil.cc:3572:AndGate$2267
  wire $auto$rtlil.cc:3572:AndGate$2263
  wire $auto$rtlil.cc:3572:AndGate$2261
  wire $auto$rtlil.cc:3572:AndGate$2253
  wire $auto$rtlil.cc:3572:AndGate$2249
  wire $auto$rtlil.cc:3572:AndGate$2245
  wire $auto$rtlil.cc:3572:AndGate$2241
  wire $auto$rtlil.cc:3572:AndGate$2235
  wire $auto$rtlil.cc:3572:AndGate$2231
  wire $auto$rtlil.cc:3572:AndGate$2229
  wire $auto$rtlil.cc:3571:NotGate$2259
  wire $auto$rtlil.cc:3571:NotGate$2257
  wire $auto$rtlil.cc:3571:NotGate$2251
  wire $auto$rtlil.cc:3571:NotGate$2247
  wire $auto$rtlil.cc:3571:NotGate$2243
  wire $auto$rtlil.cc:3571:NotGate$2239
  cell $specify2 $auto$liberty.cc:754:execute$2277
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2276
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2275
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2274
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2273
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2272
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2258
    connect \Y $auto$rtlil.cc:3571:NotGate$2259
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2256
    connect \Y $auto$rtlil.cc:3571:NotGate$2257
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2250
    connect \Y $auto$rtlil.cc:3571:NotGate$2251
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2246
    connect \Y $auto$rtlil.cc:3571:NotGate$2247
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2242
    connect \Y $auto$rtlil.cc:3571:NotGate$2243
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2238
    connect \Y $auto$rtlil.cc:3571:NotGate$2239
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2270
    connect \Y $auto$rtlil.cc:3574:OrGate$2271
    connect \B $auto$rtlil.cc:3572:AndGate$2269
    connect \A $auto$rtlil.cc:3574:OrGate$2265
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2264
    connect \Y $auto$rtlil.cc:3574:OrGate$2265
    connect \B $auto$rtlil.cc:3572:AndGate$2263
    connect \A $auto$rtlil.cc:3574:OrGate$2255
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2254
    connect \Y $auto$rtlil.cc:3574:OrGate$2255
    connect \B $auto$rtlil.cc:3572:AndGate$2253
    connect \A $auto$rtlil.cc:3572:AndGate$2245
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2236
    connect \Y $auto$rtlil.cc:3574:OrGate$2237
    connect \B $auto$rtlil.cc:3572:AndGate$2235
    connect \A $auto$rtlil.cc:3574:OrGate$2233
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2232
    connect \Y $auto$rtlil.cc:3574:OrGate$2233
    connect \B $auto$rtlil.cc:3572:AndGate$2231
    connect \A $auto$rtlil.cc:3572:AndGate$2229
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2268
    connect \Y $auto$rtlil.cc:3572:AndGate$2269
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2267
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2266
    connect \Y $auto$rtlil.cc:3572:AndGate$2267
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2262
    connect \Y $auto$rtlil.cc:3572:AndGate$2263
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2261
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2260
    connect \Y $auto$rtlil.cc:3572:AndGate$2261
    connect \B $auto$rtlil.cc:3571:NotGate$2259
    connect \A $auto$rtlil.cc:3571:NotGate$2257
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2252
    connect \Y $auto$rtlil.cc:3572:AndGate$2253
    connect \B $auto$rtlil.cc:3571:NotGate$2251
    connect \A $auto$rtlil.cc:3572:AndGate$2249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2248
    connect \Y $auto$rtlil.cc:3572:AndGate$2249
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2247
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2244
    connect \Y $auto$rtlil.cc:3572:AndGate$2245
    connect \B $auto$rtlil.cc:3571:NotGate$2243
    connect \A $auto$rtlil.cc:3572:AndGate$2241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2240
    connect \Y $auto$rtlil.cc:3572:AndGate$2241
    connect \B $auto$rtlil.cc:3571:NotGate$2239
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2234
    connect \Y $auto$rtlil.cc:3572:AndGate$2235
    connect \B \CIN
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2230
    connect \Y $auto$rtlil.cc:3572:AndGate$2231
    connect \B \CIN
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2228
    connect \Y $auto$rtlil.cc:3572:AndGate$2229
    connect \B \B
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3574:OrGate$2237
  connect \SUM $auto$rtlil.cc:3574:OrGate$2271
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__fa_2
  wire output 5 \SUM
  wire output 4 \COUT
  attribute \capacitance "0.0050900000"
  wire input 3 \CIN
  attribute \capacitance "0.0069540000"
  wire input 2 \B
  attribute \capacitance "0.0077040000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2221
  wire $auto$rtlil.cc:3574:OrGate$2215
  wire $auto$rtlil.cc:3574:OrGate$2205
  wire $auto$rtlil.cc:3574:OrGate$2187
  wire $auto$rtlil.cc:3574:OrGate$2183
  wire $auto$rtlil.cc:3572:AndGate$2219
  wire $auto$rtlil.cc:3572:AndGate$2217
  wire $auto$rtlil.cc:3572:AndGate$2213
  wire $auto$rtlil.cc:3572:AndGate$2211
  wire $auto$rtlil.cc:3572:AndGate$2203
  wire $auto$rtlil.cc:3572:AndGate$2199
  wire $auto$rtlil.cc:3572:AndGate$2195
  wire $auto$rtlil.cc:3572:AndGate$2191
  wire $auto$rtlil.cc:3572:AndGate$2185
  wire $auto$rtlil.cc:3572:AndGate$2181
  wire $auto$rtlil.cc:3572:AndGate$2179
  wire $auto$rtlil.cc:3571:NotGate$2209
  wire $auto$rtlil.cc:3571:NotGate$2207
  wire $auto$rtlil.cc:3571:NotGate$2201
  wire $auto$rtlil.cc:3571:NotGate$2197
  wire $auto$rtlil.cc:3571:NotGate$2193
  wire $auto$rtlil.cc:3571:NotGate$2189
  cell $specify2 $auto$liberty.cc:754:execute$2227
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2226
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2225
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2224
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2223
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2222
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2208
    connect \Y $auto$rtlil.cc:3571:NotGate$2209
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2206
    connect \Y $auto$rtlil.cc:3571:NotGate$2207
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2200
    connect \Y $auto$rtlil.cc:3571:NotGate$2201
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2196
    connect \Y $auto$rtlil.cc:3571:NotGate$2197
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2192
    connect \Y $auto$rtlil.cc:3571:NotGate$2193
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2188
    connect \Y $auto$rtlil.cc:3571:NotGate$2189
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2220
    connect \Y $auto$rtlil.cc:3574:OrGate$2221
    connect \B $auto$rtlil.cc:3572:AndGate$2219
    connect \A $auto$rtlil.cc:3574:OrGate$2215
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2214
    connect \Y $auto$rtlil.cc:3574:OrGate$2215
    connect \B $auto$rtlil.cc:3572:AndGate$2213
    connect \A $auto$rtlil.cc:3574:OrGate$2205
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2204
    connect \Y $auto$rtlil.cc:3574:OrGate$2205
    connect \B $auto$rtlil.cc:3572:AndGate$2203
    connect \A $auto$rtlil.cc:3572:AndGate$2195
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2186
    connect \Y $auto$rtlil.cc:3574:OrGate$2187
    connect \B $auto$rtlil.cc:3572:AndGate$2185
    connect \A $auto$rtlil.cc:3574:OrGate$2183
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2182
    connect \Y $auto$rtlil.cc:3574:OrGate$2183
    connect \B $auto$rtlil.cc:3572:AndGate$2181
    connect \A $auto$rtlil.cc:3572:AndGate$2179
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2218
    connect \Y $auto$rtlil.cc:3572:AndGate$2219
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2217
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2216
    connect \Y $auto$rtlil.cc:3572:AndGate$2217
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2212
    connect \Y $auto$rtlil.cc:3572:AndGate$2213
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2211
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2210
    connect \Y $auto$rtlil.cc:3572:AndGate$2211
    connect \B $auto$rtlil.cc:3571:NotGate$2209
    connect \A $auto$rtlil.cc:3571:NotGate$2207
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2202
    connect \Y $auto$rtlil.cc:3572:AndGate$2203
    connect \B $auto$rtlil.cc:3571:NotGate$2201
    connect \A $auto$rtlil.cc:3572:AndGate$2199
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2198
    connect \Y $auto$rtlil.cc:3572:AndGate$2199
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2197
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2194
    connect \Y $auto$rtlil.cc:3572:AndGate$2195
    connect \B $auto$rtlil.cc:3571:NotGate$2193
    connect \A $auto$rtlil.cc:3572:AndGate$2191
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2190
    connect \Y $auto$rtlil.cc:3572:AndGate$2191
    connect \B $auto$rtlil.cc:3571:NotGate$2189
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2184
    connect \Y $auto$rtlil.cc:3572:AndGate$2185
    connect \B \CIN
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2180
    connect \Y $auto$rtlil.cc:3572:AndGate$2181
    connect \B \CIN
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2178
    connect \Y $auto$rtlil.cc:3572:AndGate$2179
    connect \B \B
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3574:OrGate$2187
  connect \SUM $auto$rtlil.cc:3574:OrGate$2221
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__fa_1
  wire output 5 \SUM
  wire output 4 \COUT
  attribute \capacitance "0.0045230000"
  wire input 3 \CIN
  attribute \capacitance "0.0060260000"
  wire input 2 \B
  attribute \capacitance "0.0067290000"
  wire input 1 \A
  wire $auto$rtlil.cc:3574:OrGate$2171
  wire $auto$rtlil.cc:3574:OrGate$2165
  wire $auto$rtlil.cc:3574:OrGate$2155
  wire $auto$rtlil.cc:3574:OrGate$2137
  wire $auto$rtlil.cc:3574:OrGate$2133
  wire $auto$rtlil.cc:3572:AndGate$2169
  wire $auto$rtlil.cc:3572:AndGate$2167
  wire $auto$rtlil.cc:3572:AndGate$2163
  wire $auto$rtlil.cc:3572:AndGate$2161
  wire $auto$rtlil.cc:3572:AndGate$2153
  wire $auto$rtlil.cc:3572:AndGate$2149
  wire $auto$rtlil.cc:3572:AndGate$2145
  wire $auto$rtlil.cc:3572:AndGate$2141
  wire $auto$rtlil.cc:3572:AndGate$2135
  wire $auto$rtlil.cc:3572:AndGate$2131
  wire $auto$rtlil.cc:3572:AndGate$2129
  wire $auto$rtlil.cc:3571:NotGate$2159
  wire $auto$rtlil.cc:3571:NotGate$2157
  wire $auto$rtlil.cc:3571:NotGate$2151
  wire $auto$rtlil.cc:3571:NotGate$2147
  wire $auto$rtlil.cc:3571:NotGate$2143
  wire $auto$rtlil.cc:3571:NotGate$2139
  cell $specify2 $auto$liberty.cc:754:execute$2177
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2176
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2175
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2174
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $specify2 $auto$liberty.cc:754:execute$2173
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \COUT
  end
  cell $specify2 $auto$liberty.cc:754:execute$2172
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \CIN
    connect \EN 1'1
    connect \DST \SUM
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2158
    connect \Y $auto$rtlil.cc:3571:NotGate$2159
    connect \A \B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2156
    connect \Y $auto$rtlil.cc:3571:NotGate$2157
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2150
    connect \Y $auto$rtlil.cc:3571:NotGate$2151
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2146
    connect \Y $auto$rtlil.cc:3571:NotGate$2147
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2142
    connect \Y $auto$rtlil.cc:3571:NotGate$2143
    connect \A \CIN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2138
    connect \Y $auto$rtlil.cc:3571:NotGate$2139
    connect \A \B
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2170
    connect \Y $auto$rtlil.cc:3574:OrGate$2171
    connect \B $auto$rtlil.cc:3572:AndGate$2169
    connect \A $auto$rtlil.cc:3574:OrGate$2165
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2164
    connect \Y $auto$rtlil.cc:3574:OrGate$2165
    connect \B $auto$rtlil.cc:3572:AndGate$2163
    connect \A $auto$rtlil.cc:3574:OrGate$2155
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2154
    connect \Y $auto$rtlil.cc:3574:OrGate$2155
    connect \B $auto$rtlil.cc:3572:AndGate$2153
    connect \A $auto$rtlil.cc:3572:AndGate$2145
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2136
    connect \Y $auto$rtlil.cc:3574:OrGate$2137
    connect \B $auto$rtlil.cc:3572:AndGate$2135
    connect \A $auto$rtlil.cc:3574:OrGate$2133
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2132
    connect \Y $auto$rtlil.cc:3574:OrGate$2133
    connect \B $auto$rtlil.cc:3572:AndGate$2131
    connect \A $auto$rtlil.cc:3572:AndGate$2129
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2168
    connect \Y $auto$rtlil.cc:3572:AndGate$2169
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2167
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2166
    connect \Y $auto$rtlil.cc:3572:AndGate$2167
    connect \B \B
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2162
    connect \Y $auto$rtlil.cc:3572:AndGate$2163
    connect \B \CIN
    connect \A $auto$rtlil.cc:3572:AndGate$2161
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2160
    connect \Y $auto$rtlil.cc:3572:AndGate$2161
    connect \B $auto$rtlil.cc:3571:NotGate$2159
    connect \A $auto$rtlil.cc:3571:NotGate$2157
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2152
    connect \Y $auto$rtlil.cc:3572:AndGate$2153
    connect \B $auto$rtlil.cc:3571:NotGate$2151
    connect \A $auto$rtlil.cc:3572:AndGate$2149
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2148
    connect \Y $auto$rtlil.cc:3572:AndGate$2149
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$2147
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2144
    connect \Y $auto$rtlil.cc:3572:AndGate$2145
    connect \B $auto$rtlil.cc:3571:NotGate$2143
    connect \A $auto$rtlil.cc:3572:AndGate$2141
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2140
    connect \Y $auto$rtlil.cc:3572:AndGate$2141
    connect \B $auto$rtlil.cc:3571:NotGate$2139
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2134
    connect \Y $auto$rtlil.cc:3572:AndGate$2135
    connect \B \CIN
    connect \A \B
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2130
    connect \Y $auto$rtlil.cc:3572:AndGate$2131
    connect \B \CIN
    connect \A \A
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2128
    connect \Y $auto$rtlil.cc:3572:AndGate$2129
    connect \B \B
    connect \A \A
  end
  connect \COUT $auto$rtlil.cc:3574:OrGate$2137
  connect \SUM $auto$rtlil.cc:3574:OrGate$2171
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvp_8
  attribute \capacitance "0.0094840000"
  wire output 2 \Z
  attribute \capacitance "0.0090710000"
  wire input 3 \TE
  attribute \capacitance "0.0165350000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2126
  wire $auto$rtlil.cc:3571:NotGate$2123
  wire $auto$rtlil.cc:3571:NotGate$2121
  wire $auto$liberty.cc:190:create_tristate$2127
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2122
    connect \Y $auto$rtlil.cc:3571:NotGate$2123
    connect \A \TE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2120
    connect \Y $auto$rtlil.cc:3571:NotGate$2121
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2125
    connect \Y $auto$rtlil.cc:3571:NotGate$2126
    connect \A $auto$rtlil.cc:3571:NotGate$2123
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2124
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2127
    connect \EN $auto$rtlil.cc:3571:NotGate$2126
    connect \A $auto$rtlil.cc:3571:NotGate$2121
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2127
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvp_4
  attribute \capacitance "0.0048940000"
  wire output 2 \Z
  attribute \capacitance "0.0060230000"
  wire input 3 \TE
  attribute \capacitance "0.0084480000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2118
  wire $auto$rtlil.cc:3571:NotGate$2115
  wire $auto$rtlil.cc:3571:NotGate$2113
  wire $auto$liberty.cc:190:create_tristate$2119
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2114
    connect \Y $auto$rtlil.cc:3571:NotGate$2115
    connect \A \TE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2112
    connect \Y $auto$rtlil.cc:3571:NotGate$2113
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2117
    connect \Y $auto$rtlil.cc:3571:NotGate$2118
    connect \A $auto$rtlil.cc:3571:NotGate$2115
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2116
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2119
    connect \EN $auto$rtlil.cc:3571:NotGate$2118
    connect \A $auto$rtlil.cc:3571:NotGate$2113
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2119
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvp_2
  attribute \capacitance "0.0024370000"
  wire output 2 \Z
  attribute \capacitance "0.0036180000"
  wire input 3 \TE
  attribute \capacitance "0.0043170000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2110
  wire $auto$rtlil.cc:3571:NotGate$2107
  wire $auto$rtlil.cc:3571:NotGate$2105
  wire $auto$liberty.cc:190:create_tristate$2111
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2106
    connect \Y $auto$rtlil.cc:3571:NotGate$2107
    connect \A \TE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2104
    connect \Y $auto$rtlil.cc:3571:NotGate$2105
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2109
    connect \Y $auto$rtlil.cc:3571:NotGate$2110
    connect \A $auto$rtlil.cc:3571:NotGate$2107
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2108
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2111
    connect \EN $auto$rtlil.cc:3571:NotGate$2110
    connect \A $auto$rtlil.cc:3571:NotGate$2105
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2111
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvp_1
  attribute \capacitance "0.0019260000"
  wire output 2 \Z
  attribute \capacitance "0.0025230000"
  wire input 3 \TE
  attribute \capacitance "0.0024030000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2102
  wire $auto$rtlil.cc:3571:NotGate$2099
  wire $auto$rtlil.cc:3571:NotGate$2097
  wire $auto$liberty.cc:190:create_tristate$2103
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2098
    connect \Y $auto$rtlil.cc:3571:NotGate$2099
    connect \A \TE
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2096
    connect \Y $auto$rtlil.cc:3571:NotGate$2097
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2101
    connect \Y $auto$rtlil.cc:3571:NotGate$2102
    connect \A $auto$rtlil.cc:3571:NotGate$2099
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2100
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2103
    connect \EN $auto$rtlil.cc:3571:NotGate$2102
    connect \A $auto$rtlil.cc:3571:NotGate$2097
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2103
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvn_8
  attribute \capacitance "0.0095480000"
  wire output 2 \Z
  attribute \capacitance "0.0102150000"
  wire input 3 \TE_B
  attribute \capacitance "0.0166200000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2094
  wire $auto$rtlil.cc:3571:NotGate$2091
  wire $auto$liberty.cc:190:create_tristate$2095
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2090
    connect \Y $auto$rtlil.cc:3571:NotGate$2091
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2093
    connect \Y $auto$rtlil.cc:3571:NotGate$2094
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2092
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2095
    connect \EN $auto$rtlil.cc:3571:NotGate$2094
    connect \A $auto$rtlil.cc:3571:NotGate$2091
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2095
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvn_4
  attribute \capacitance "0.0046800000"
  wire output 2 \Z
  attribute \capacitance "0.0066830000"
  wire input 3 \TE_B
  attribute \capacitance "0.0082270000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2088
  wire $auto$rtlil.cc:3571:NotGate$2085
  wire $auto$liberty.cc:190:create_tristate$2089
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2084
    connect \Y $auto$rtlil.cc:3571:NotGate$2085
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2087
    connect \Y $auto$rtlil.cc:3571:NotGate$2088
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2086
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2089
    connect \EN $auto$rtlil.cc:3571:NotGate$2088
    connect \A $auto$rtlil.cc:3571:NotGate$2085
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2089
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvn_2
  attribute \capacitance "0.0029180000"
  wire output 2 \Z
  attribute \capacitance "0.0040030000"
  wire input 3 \TE_B
  attribute \capacitance "0.0042870000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2082
  wire $auto$rtlil.cc:3571:NotGate$2079
  wire $auto$liberty.cc:190:create_tristate$2083
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2078
    connect \Y $auto$rtlil.cc:3571:NotGate$2079
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2081
    connect \Y $auto$rtlil.cc:3571:NotGate$2082
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2080
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2083
    connect \EN $auto$rtlil.cc:3571:NotGate$2082
    connect \A $auto$rtlil.cc:3571:NotGate$2079
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2083
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvn_1
  attribute \capacitance "0.0019930000"
  wire output 2 \Z
  attribute \capacitance "0.0030030000"
  wire input 3 \TE_B
  attribute \capacitance "0.0023840000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2076
  wire $auto$rtlil.cc:3571:NotGate$2073
  wire $auto$liberty.cc:190:create_tristate$2077
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2072
    connect \Y $auto$rtlil.cc:3571:NotGate$2073
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2075
    connect \Y $auto$rtlil.cc:3571:NotGate$2076
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2074
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2077
    connect \EN $auto$rtlil.cc:3571:NotGate$2076
    connect \A $auto$rtlil.cc:3571:NotGate$2073
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2077
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__einvn_0
  attribute \capacitance "0.0014550000"
  wire output 2 \Z
  attribute \capacitance "0.0024830000"
  wire input 3 \TE_B
  attribute \capacitance "0.0018180000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2070
  wire $auto$rtlil.cc:3571:NotGate$2067
  wire $auto$liberty.cc:190:create_tristate$2071
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2066
    connect \Y $auto$rtlil.cc:3571:NotGate$2067
    connect \A \A
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2069
    connect \Y $auto$rtlil.cc:3571:NotGate$2070
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2068
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2071
    connect \EN $auto$rtlil.cc:3571:NotGate$2070
    connect \A $auto$rtlil.cc:3571:NotGate$2067
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2071
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__edfxtp_1
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0032900000"
  wire input 4 \DE
  attribute \capacitance "0.0018040000"
  wire input 2 \D
  attribute \capacitance "0.0017580000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$2063
  wire $auto$rtlil.cc:3572:AndGate$2061
  wire $auto$rtlil.cc:3572:AndGate$2057
  wire $auto$rtlil.cc:3571:NotGate$2059
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2058
    connect \Y $auto$rtlil.cc:3571:NotGate$2059
    connect \A \DE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$2065
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$2063
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$2064
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2062
    connect \Y $auto$rtlil.cc:3574:OrGate$2063
    connect \B $auto$rtlil.cc:3572:AndGate$2061
    connect \A $auto$rtlil.cc:3572:AndGate$2057
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2060
    connect \Y $auto$rtlil.cc:3572:AndGate$2061
    connect \B $auto$rtlil.cc:3571:NotGate$2059
    connect \A \IQ
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2056
    connect \Y $auto$rtlil.cc:3572:AndGate$2057
    connect \B \DE
    connect \A \D
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "32.531200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__edfxbp_1
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0032910000"
  wire input 5 \DE
  attribute \capacitance "0.0018030000"
  wire input 2 \D
  attribute \capacitance "0.0017620000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3574:OrGate$2053
  wire $auto$rtlil.cc:3572:AndGate$2051
  wire $auto$rtlil.cc:3572:AndGate$2047
  wire $auto$rtlil.cc:3571:NotGate$2049
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2048
    connect \Y $auto$rtlil.cc:3571:NotGate$2049
    connect \A \DE
  end
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$2055
    connect \Q \IQ
    connect \D $auto$rtlil.cc:3574:OrGate$2053
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$2054
    connect \Y \IQ_N
    connect \A \IQ
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2052
    connect \Y $auto$rtlil.cc:3574:OrGate$2053
    connect \B $auto$rtlil.cc:3572:AndGate$2051
    connect \A $auto$rtlil.cc:3572:AndGate$2047
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2050
    connect \Y $auto$rtlil.cc:3572:AndGate$2051
    connect \B $auto$rtlil.cc:3571:NotGate$2049
    connect \A \IQ
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2046
    connect \Y $auto$rtlil.cc:3572:AndGate$2047
    connect \B \DE
    connect \A \D
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__ebufn_8
  attribute \capacitance "0.0097500000"
  wire output 2 \Z
  attribute \capacitance "0.0105390000"
  wire input 3 \TE_B
  attribute \capacitance "0.0044740000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2044
  wire $auto$liberty.cc:190:create_tristate$2045
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2043
    connect \Y $auto$rtlil.cc:3571:NotGate$2044
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2042
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2045
    connect \EN $auto$rtlil.cc:3571:NotGate$2044
    connect \A \A
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2045
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__ebufn_4
  attribute \capacitance "0.0052040000"
  wire output 2 \Z
  attribute \capacitance "0.0068680000"
  wire input 3 \TE_B
  attribute \capacitance "0.0024870000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2040
  wire $auto$liberty.cc:190:create_tristate$2041
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2039
    connect \Y $auto$rtlil.cc:3571:NotGate$2040
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2038
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2041
    connect \EN $auto$rtlil.cc:3571:NotGate$2040
    connect \A \A
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2041
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__ebufn_2
  attribute \capacitance "0.0027540000"
  wire output 2 \Z
  attribute \capacitance "0.0040830000"
  wire input 3 \TE_B
  attribute \capacitance "0.0018180000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2036
  wire $auto$liberty.cc:190:create_tristate$2037
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2035
    connect \Y $auto$rtlil.cc:3571:NotGate$2036
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2034
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2037
    connect \EN $auto$rtlil.cc:3571:NotGate$2036
    connect \A \A
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2037
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__ebufn_1
  attribute \capacitance "0.0022600000"
  wire output 2 \Z
  attribute \capacitance "0.0031340000"
  wire input 3 \TE_B
  attribute \capacitance "0.0018070000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$2032
  wire $auto$liberty.cc:190:create_tristate$2033
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2031
    connect \Y $auto$rtlil.cc:3571:NotGate$2032
    connect \A \TE_B
  end
  cell $tribuf $auto$liberty.cc:186:create_tristate$2030
    parameter \WIDTH 1
    connect \Y $auto$liberty.cc:190:create_tristate$2033
    connect \EN $auto$rtlil.cc:3571:NotGate$2032
    connect \A \A
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2033
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__dlymetal6s6s_1
  wire output 2 \X
  attribute \capacitance "0.0016650000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2029
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__dlymetal6s4s_1
  wire output 2 \X
  attribute \capacitance "0.0016640000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2028
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__dlymetal6s2s_1
  wire output 2 \X
  attribute \capacitance "0.0016660000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2027
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__dlygate4sd3_1
  wire output 2 \X
  attribute \capacitance "0.0016410000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2026
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__dlygate4sd2_1
  wire output 2 \X
  attribute \capacitance "0.0016760000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2025
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__dlygate4sd1_1
  wire output 2 \X
  attribute \capacitance "0.0016450000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$2024
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlxtp_1
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017510000"
  wire input 3 \GATE
  attribute \capacitance "0.0017740000"
  wire input 1 \D
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$2023
    connect \Q \IQ
    connect \E \GATE
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2022
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlxtn_4
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$2019
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2018
    connect \Y $auto$rtlil.cc:3571:NotGate$2019
    connect \A \GATE_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$2021
    connect \Q \IQ
    connect \E \GATE_N
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2020
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlxtn_2
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$2015
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2014
    connect \Y $auto$rtlil.cc:3571:NotGate$2015
    connect \A \GATE_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$2017
    connect \Q \IQ
    connect \E \GATE_N
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2016
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlxtn_1
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  attribute \capacitance "0.0017970000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$2011
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2010
    connect \Y $auto$rtlil.cc:3571:NotGate$2011
    connect \A \GATE_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$2013
    connect \Q \IQ
    connect \E \GATE_N
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2012
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlxbp_1
  wire output 3 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017560000"
  wire input 4 \GATE
  attribute \capacitance "0.0018060000"
  wire input 1 \D
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$2009
    connect \Q \IQ
    connect \E \GATE
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2008
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlxbn_2
  wire output 3 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017580000"
  wire input 4 \GATE_N
  attribute \capacitance "0.0017870000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$2005
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2004
    connect \Y $auto$rtlil.cc:3571:NotGate$2005
    connect \A \GATE_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$2007
    connect \Q \IQ
    connect \E \GATE_N
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2006
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlxbn_1
  wire output 3 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017640000"
  wire input 4 \GATE_N
  attribute \capacitance "0.0017900000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$2001
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2000
    connect \Y $auto$rtlil.cc:3571:NotGate$2001
    connect \A \GATE_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$2003
    connect \Q \IQ
    connect \E \GATE_N
    connect \D \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$2002
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrtp_4
  attribute \capacitance "0.0023760000"
  wire input 3 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017590000"
  wire input 4 \GATE
  attribute \capacitance "0.0017950000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1991
  wire $auto$liberty.cc:361:create_latch$1998
  wire $auto$liberty.cc:356:create_latch$1996
  wire $auto$liberty.cc:345:create_latch$1994
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1990
    connect \Y $auto$rtlil.cc:3571:NotGate$1991
    connect \A \RESET_B
  end
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$1999
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1998
    connect \D $auto$liberty.cc:356:create_latch$1996
  end
  cell $_OR_ $auto$liberty.cc:358:create_latch$1997
    connect \Y $auto$liberty.cc:361:create_latch$1998
    connect \B $auto$liberty.cc:345:create_latch$1994
    connect \A \GATE
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1995
    connect \Y $auto$liberty.cc:356:create_latch$1996
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:343:create_latch$1993
    connect \Y $auto$liberty.cc:345:create_latch$1994
    connect \A \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1992
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrtp_2
  attribute \capacitance "0.0024330000"
  wire input 3 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017650000"
  wire input 4 \GATE
  attribute \capacitance "0.0017790000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1981
  wire $auto$liberty.cc:361:create_latch$1988
  wire $auto$liberty.cc:356:create_latch$1986
  wire $auto$liberty.cc:345:create_latch$1984
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1980
    connect \Y $auto$rtlil.cc:3571:NotGate$1981
    connect \A \RESET_B
  end
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$1989
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1988
    connect \D $auto$liberty.cc:356:create_latch$1986
  end
  cell $_OR_ $auto$liberty.cc:358:create_latch$1987
    connect \Y $auto$liberty.cc:361:create_latch$1988
    connect \B $auto$liberty.cc:345:create_latch$1984
    connect \A \GATE
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1985
    connect \Y $auto$liberty.cc:356:create_latch$1986
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:343:create_latch$1983
    connect \Y $auto$liberty.cc:345:create_latch$1984
    connect \A \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1982
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrtp_1
  attribute \capacitance "0.0024350000"
  wire input 3 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017520000"
  wire input 4 \GATE
  attribute \capacitance "0.0017910000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1971
  wire $auto$liberty.cc:361:create_latch$1978
  wire $auto$liberty.cc:356:create_latch$1976
  wire $auto$liberty.cc:345:create_latch$1974
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1970
    connect \Y $auto$rtlil.cc:3571:NotGate$1971
    connect \A \RESET_B
  end
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$1979
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1978
    connect \D $auto$liberty.cc:356:create_latch$1976
  end
  cell $_OR_ $auto$liberty.cc:358:create_latch$1977
    connect \Y $auto$liberty.cc:361:create_latch$1978
    connect \B $auto$liberty.cc:345:create_latch$1974
    connect \A \GATE
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1975
    connect \Y $auto$liberty.cc:356:create_latch$1976
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:343:create_latch$1973
    connect \Y $auto$liberty.cc:345:create_latch$1974
    connect \A \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1972
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrtn_4
  attribute \capacitance "0.0023930000"
  wire input 3 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1963
  wire $auto$rtlil.cc:3571:NotGate$1961
  wire $auto$liberty.cc:361:create_latch$1968
  wire $auto$liberty.cc:356:create_latch$1966
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1962
    connect \Y $auto$rtlil.cc:3571:NotGate$1963
    connect \A \GATE_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1960
    connect \Y $auto$rtlil.cc:3571:NotGate$1961
    connect \A \RESET_B
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$1969
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1968
    connect \D $auto$liberty.cc:356:create_latch$1966
  end
  cell $_AND_ $auto$liberty.cc:358:create_latch$1967
    connect \Y $auto$liberty.cc:361:create_latch$1968
    connect \B \RESET_B
    connect \A \GATE_N
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1965
    connect \Y $auto$liberty.cc:356:create_latch$1966
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1964
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrtn_2
  attribute \capacitance "0.0024340000"
  wire input 3 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  attribute \capacitance "0.0017750000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1953
  wire $auto$rtlil.cc:3571:NotGate$1951
  wire $auto$liberty.cc:361:create_latch$1958
  wire $auto$liberty.cc:356:create_latch$1956
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1952
    connect \Y $auto$rtlil.cc:3571:NotGate$1953
    connect \A \GATE_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1950
    connect \Y $auto$rtlil.cc:3571:NotGate$1951
    connect \A \RESET_B
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$1959
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1958
    connect \D $auto$liberty.cc:356:create_latch$1956
  end
  cell $_AND_ $auto$liberty.cc:358:create_latch$1957
    connect \Y $auto$liberty.cc:361:create_latch$1958
    connect \B \RESET_B
    connect \A \GATE_N
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1955
    connect \Y $auto$liberty.cc:356:create_latch$1956
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1954
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrtn_1
  attribute \capacitance "0.0025130000"
  wire input 3 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1943
  wire $auto$rtlil.cc:3571:NotGate$1941
  wire $auto$liberty.cc:361:create_latch$1948
  wire $auto$liberty.cc:356:create_latch$1946
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1942
    connect \Y $auto$rtlil.cc:3571:NotGate$1943
    connect \A \GATE_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1940
    connect \Y $auto$rtlil.cc:3571:NotGate$1941
    connect \A \RESET_B
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$1949
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1948
    connect \D $auto$liberty.cc:356:create_latch$1946
  end
  cell $_AND_ $auto$liberty.cc:358:create_latch$1947
    connect \Y $auto$liberty.cc:361:create_latch$1948
    connect \B \RESET_B
    connect \A \GATE_N
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1945
    connect \Y $auto$liberty.cc:356:create_latch$1946
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1944
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrbp_2
  attribute \capacitance "0.0024270000"
  wire input 4 \RESET_B
  wire output 3 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017710000"
  wire input 5 \GATE
  attribute \capacitance "0.0017890000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1931
  wire $auto$liberty.cc:361:create_latch$1938
  wire $auto$liberty.cc:356:create_latch$1936
  wire $auto$liberty.cc:345:create_latch$1934
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1930
    connect \Y $auto$rtlil.cc:3571:NotGate$1931
    connect \A \RESET_B
  end
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$1939
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1938
    connect \D $auto$liberty.cc:356:create_latch$1936
  end
  cell $_OR_ $auto$liberty.cc:358:create_latch$1937
    connect \Y $auto$liberty.cc:361:create_latch$1938
    connect \B $auto$liberty.cc:345:create_latch$1934
    connect \A \GATE
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1935
    connect \Y $auto$liberty.cc:356:create_latch$1936
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:343:create_latch$1933
    connect \Y $auto$liberty.cc:345:create_latch$1934
    connect \A \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1932
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrbp_1
  attribute \capacitance "0.0024390000"
  wire input 4 \RESET_B
  wire output 3 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017730000"
  wire input 5 \GATE
  attribute \capacitance "0.0017890000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1921
  wire $auto$liberty.cc:361:create_latch$1928
  wire $auto$liberty.cc:356:create_latch$1926
  wire $auto$liberty.cc:345:create_latch$1924
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1920
    connect \Y $auto$rtlil.cc:3571:NotGate$1921
    connect \A \RESET_B
  end
  cell $_DLATCH_P_ $auto$liberty.cc:392:create_latch$1929
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1928
    connect \D $auto$liberty.cc:356:create_latch$1926
  end
  cell $_OR_ $auto$liberty.cc:358:create_latch$1927
    connect \Y $auto$liberty.cc:361:create_latch$1928
    connect \B $auto$liberty.cc:345:create_latch$1924
    connect \A \GATE
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1925
    connect \Y $auto$liberty.cc:356:create_latch$1926
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:343:create_latch$1923
    connect \Y $auto$liberty.cc:345:create_latch$1924
    connect \A \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1922
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "22.521600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrbn_2
  attribute \capacitance "0.0024570000"
  wire input 4 \RESET_B
  wire output 3 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017750000"
  wire input 5 \GATE_N
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1913
  wire $auto$rtlil.cc:3571:NotGate$1911
  wire $auto$liberty.cc:361:create_latch$1918
  wire $auto$liberty.cc:356:create_latch$1916
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1912
    connect \Y $auto$rtlil.cc:3571:NotGate$1913
    connect \A \GATE_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1910
    connect \Y $auto$rtlil.cc:3571:NotGate$1911
    connect \A \RESET_B
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$1919
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1918
    connect \D $auto$liberty.cc:356:create_latch$1916
  end
  cell $_AND_ $auto$liberty.cc:358:create_latch$1917
    connect \Y $auto$liberty.cc:361:create_latch$1918
    connect \B \RESET_B
    connect \A \GATE_N
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1915
    connect \Y $auto$liberty.cc:356:create_latch$1916
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1914
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlrbn_1
  attribute \capacitance "0.0024650000"
  wire input 4 \RESET_B
  wire output 3 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0017710000"
  wire input 5 \GATE_N
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  wire $auto$rtlil.cc:3571:NotGate$1903
  wire $auto$rtlil.cc:3571:NotGate$1901
  wire $auto$liberty.cc:361:create_latch$1908
  wire $auto$liberty.cc:356:create_latch$1906
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1902
    connect \Y $auto$rtlil.cc:3571:NotGate$1903
    connect \A \GATE_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1900
    connect \Y $auto$rtlil.cc:3571:NotGate$1901
    connect \A \RESET_B
  end
  cell $_DLATCH_N_ $auto$liberty.cc:392:create_latch$1909
    connect \Q \IQ
    connect \E $auto$liberty.cc:361:create_latch$1908
    connect \D $auto$liberty.cc:356:create_latch$1906
  end
  cell $_AND_ $auto$liberty.cc:358:create_latch$1907
    connect \Y $auto$liberty.cc:361:create_latch$1908
    connect \B \RESET_B
    connect \A \GATE_N
  end
  cell $_AND_ $auto$liberty.cc:353:create_latch$1905
    connect \Y $auto$liberty.cc:356:create_latch$1906
    connect \B \RESET_B
    connect \A \D
  end
  cell $_NOT_ $auto$liberty.cc:332:create_latch$1904
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \blackbox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlclkp_4
  wire output 3 \GCLK
  attribute \capacitance "0.0016640000"
  wire input 2 \GATE
  attribute \capacitance "0.0048780000"
  wire input 1 \CLK
end
attribute \blackbox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlclkp_2
  wire output 3 \GCLK
  attribute \capacitance "0.0018130000"
  wire input 2 \GATE
  attribute \capacitance "0.0041320000"
  wire input 1 \CLK
end
attribute \blackbox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dlclkp_1
  wire output 3 \GCLK
  attribute \capacitance "0.0017780000"
  wire input 2 \GATE
  attribute \capacitance "0.0041510000"
  wire input 1 \CLK
end
attribute \whitebox 1
attribute \area "2.5024000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__diode_2
  attribute \capacitance "0.0008780000"
  wire input 1 \DIODE
end
attribute \whitebox 1
attribute \area "23.772800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfxtp_4
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0015530000"
  wire input 2 \D
  attribute \capacitance "0.0017750000"
  wire input 1 \CLK
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$1899
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1898
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfxtp_2
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  attribute \capacitance "0.0017870000"
  wire input 1 \CLK
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$1897
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1896
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfxtp_1
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016780000"
  wire input 2 \D
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$1895
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1894
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfxbp_2
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  attribute \capacitance "0.0017800000"
  wire input 1 \CLK
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$1893
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1892
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "23.772800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfxbp_1
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  attribute \capacitance "0.0017830000"
  wire input 1 \CLK
  cell $_DFF_P_ $auto$liberty.cc:255:create_ff$1891
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1890
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfstp_4
  attribute \capacitance "0.0033590000"
  wire input 4 \SET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1887
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1886
    connect \Y $auto$rtlil.cc:3571:NotGate$1887
    connect \A \SET_B
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$1889
    connect \R \SET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1888
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfstp_2
  attribute \capacitance "0.0033620000"
  wire input 4 \SET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  attribute \capacitance "0.0017930000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1883
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1882
    connect \Y $auto$rtlil.cc:3571:NotGate$1883
    connect \A \SET_B
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$1885
    connect \R \SET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1884
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfstp_1
  attribute \capacitance "0.0034020000"
  wire input 4 \SET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1879
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1878
    connect \Y $auto$rtlil.cc:3571:NotGate$1879
    connect \A \SET_B
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$1881
    connect \R \SET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1880
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "30.015200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfsbp_2
  attribute \capacitance "0.0034010000"
  wire input 5 \SET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  attribute \capacitance "0.0017720000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1875
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1874
    connect \Y $auto$rtlil.cc:3571:NotGate$1875
    connect \A \SET_B
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$1877
    connect \R \SET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1876
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "28.777600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfsbp_1
  attribute \capacitance "0.0033800000"
  wire input 5 \SET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  attribute \capacitance "0.0017720000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1871
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1870
    connect \Y $auto$rtlil.cc:3571:NotGate$1871
    connect \A \SET_B
  end
  cell $_DFF_PN1_ $auto$liberty.cc:255:create_ff$1873
    connect \R \SET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1872
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "28.777600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfrtp_4
  attribute \capacitance "0.0035610000"
  wire input 4 \RESET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1867
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1866
    connect \Y $auto$rtlil.cc:3571:NotGate$1867
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$1869
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1868
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfrtp_2
  attribute \capacitance "0.0036030000"
  wire input 4 \RESET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  attribute \capacitance "0.0017960000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1863
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1862
    connect \Y $auto$rtlil.cc:3571:NotGate$1863
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$1865
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1864
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfrtp_1
  attribute \capacitance "0.0035960000"
  wire input 4 \RESET_B
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  attribute \capacitance "0.0017880000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1859
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1858
    connect \Y $auto$rtlil.cc:3571:NotGate$1859
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$1861
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1860
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfrtn_1
  attribute \capacitance "0.0035600000"
  wire input 4 \RESET_B
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0019730000"
  wire input 1 \D
  attribute \capacitance "0.0017890000"
  wire input 3 \CLK_N
  wire $auto$rtlil.cc:3571:NotGate$1855
  wire $auto$rtlil.cc:3571:NotGate$1853
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1854
    connect \Y $auto$rtlil.cc:3571:NotGate$1855
    connect \A \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1852
    connect \Y $auto$rtlil.cc:3571:NotGate$1853
    connect \A \RESET_B
  end
  cell $_DFF_NN0_ $auto$liberty.cc:255:create_ff$1857
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1856
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfrbp_2
  attribute \capacitance "0.0035500000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  attribute \capacitance "0.0018000000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1849
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1848
    connect \Y $auto$rtlil.cc:3571:NotGate$1849
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$1851
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1850
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "28.777600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfrbp_1
  attribute \capacitance "0.0035570000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1845
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1844
    connect \Y $auto$rtlil.cc:3571:NotGate$1845
    connect \A \RESET_B
  end
  cell $_DFF_PN0_ $auto$liberty.cc:255:create_ff$1847
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1846
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "32.531200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfbbp_1
  attribute \capacitance "0.0034380000"
  wire input 6 \SET_B
  attribute \capacitance "0.0015970000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 3 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0015950000"
  wire input 2 \D
  attribute \capacitance "0.0017920000"
  wire input 1 \CLK
  wire $auto$rtlil.cc:3571:NotGate$1841
  wire $auto$rtlil.cc:3571:NotGate$1839
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1840
    connect \Y $auto$rtlil.cc:3571:NotGate$1841
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1838
    connect \Y $auto$rtlil.cc:3571:NotGate$1839
    connect \A \RESET_B
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:255:create_ff$1843
    connect \S \SET_B
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1842
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "35.033600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfbbn_2
  attribute \capacitance "0.0034300000"
  wire input 6 \SET_B
  attribute \capacitance "0.0016230000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0015930000"
  wire input 1 \D
  attribute \capacitance "0.0017970000"
  wire input 3 \CLK_N
  wire $auto$rtlil.cc:3571:NotGate$1835
  wire $auto$rtlil.cc:3571:NotGate$1833
  wire $auto$rtlil.cc:3571:NotGate$1831
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1834
    connect \Y $auto$rtlil.cc:3571:NotGate$1835
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1832
    connect \Y $auto$rtlil.cc:3571:NotGate$1833
    connect \A \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1830
    connect \Y $auto$rtlil.cc:3571:NotGate$1831
    connect \A \RESET_B
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:255:create_ff$1837
    connect \S \SET_B
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1836
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "32.531200000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__dfbbn_1
  attribute \capacitance "0.0034670000"
  wire input 6 \SET_B
  attribute \capacitance "0.0016230000"
  wire input 5 \RESET_B
  wire output 4 \Q_N
  wire output 2 \Q
  wire \IQ_N
  wire \IQ
  attribute \capacitance "0.0015960000"
  wire input 1 \D
  attribute \capacitance "0.0017710000"
  wire input 3 \CLK_N
  wire $auto$rtlil.cc:3571:NotGate$1827
  wire $auto$rtlil.cc:3571:NotGate$1825
  wire $auto$rtlil.cc:3571:NotGate$1823
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1826
    connect \Y $auto$rtlil.cc:3571:NotGate$1827
    connect \A \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1824
    connect \Y $auto$rtlil.cc:3571:NotGate$1825
    connect \A \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1822
    connect \Y $auto$rtlil.cc:3571:NotGate$1823
    connect \A \RESET_B
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:255:create_ff$1829
    connect \S \SET_B
    connect \R \RESET_B
    connect \Q \IQ
    connect \D \D
    connect \C \CLK_N
  end
  cell $_NOT_ $auto$liberty.cc:251:create_ff$1828
    connect \Y \IQ_N
    connect \A \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__decap_8
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__decap_6
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__decap_4
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__decap_3
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
module \sky130_fd_sc_hd__decap_12
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__conb_1
  wire output 2 \LO
  wire output 1 \HI
  connect \HI 1'1
  connect \LO 1'0
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkinvlp_4
  wire output 2 \Y
  attribute \capacitance "0.0086870000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1820
  cell $specify2 $auto$liberty.cc:754:execute$1821
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1819
    connect \Y $auto$rtlil.cc:3571:NotGate$1820
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1820
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkinvlp_2
  wire output 2 \Y
  attribute \capacitance "0.0045310000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1817
  cell $specify2 $auto$liberty.cc:754:execute$1818
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1816
    connect \Y $auto$rtlil.cc:3571:NotGate$1817
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1817
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkinv_8
  wire output 2 \Y
  attribute \capacitance "0.0202110000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1814
  cell $specify2 $auto$liberty.cc:754:execute$1815
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1813
    connect \Y $auto$rtlil.cc:3571:NotGate$1814
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1814
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkinv_4
  wire output 2 \Y
  attribute \capacitance "0.0102180000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1811
  cell $specify2 $auto$liberty.cc:754:execute$1812
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1810
    connect \Y $auto$rtlil.cc:3571:NotGate$1811
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1811
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkinv_2
  wire output 2 \Y
  attribute \capacitance "0.0051740000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1808
  cell $specify2 $auto$liberty.cc:754:execute$1809
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1807
    connect \Y $auto$rtlil.cc:3571:NotGate$1808
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1808
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkinv_16
  wire output 2 \Y
  attribute \capacitance "0.0377460000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1805
  cell $specify2 $auto$liberty.cc:754:execute$1806
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1804
    connect \Y $auto$rtlil.cc:3571:NotGate$1805
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1805
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkinv_1
  wire output 2 \Y
  attribute \capacitance "0.0030770000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1802
  cell $specify2 $auto$liberty.cc:754:execute$1803
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1801
    connect \Y $auto$rtlil.cc:3571:NotGate$1802
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1802
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s50_2
  wire output 2 \X
  attribute \capacitance "0.0021630000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1800
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s50_1
  wire output 2 \X
  attribute \capacitance "0.0021710000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1799
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s25_2
  wire output 2 \X
  attribute \capacitance "0.0022090000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1798
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s25_1
  wire output 2 \X
  attribute \capacitance "0.0022080000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1797
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s18_2
  wire output 2 \X
  attribute \capacitance "0.0022060000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1796
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s18_1
  wire output 2 \X
  attribute \capacitance "0.0022010000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1795
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s15_2
  wire output 2 \X
  attribute \capacitance "0.0022040000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1794
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkdlybuf4s15_1
  wire output 2 \X
  attribute \capacitance "0.0021990000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1793
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkbuf_8
  wire output 2 \X
  attribute \capacitance "0.0039170000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1792
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkbuf_4
  wire output 2 \X
  attribute \capacitance "0.0021060000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1791
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkbuf_2
  wire output 2 \X
  attribute \capacitance "0.0021800000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1790
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "25.024000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkbuf_16
  wire output 2 \X
  attribute \capacitance "0.0073970000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1789
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__clkbuf_1
  wire output 2 \X
  attribute \capacitance "0.0020980000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1788
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__bufinv_8
  wire output 2 \Y
  attribute \capacitance "0.0023280000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1786
  cell $specify2 $auto$liberty.cc:754:execute$1787
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1785
    connect \Y $auto$rtlil.cc:3571:NotGate$1786
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1786
end
attribute \whitebox 1
attribute \area "30.028800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__bufinv_16
  wire output 2 \Y
  attribute \capacitance "0.0067840000"
  wire input 1 \A
  wire $auto$rtlil.cc:3571:NotGate$1783
  cell $specify2 $auto$liberty.cc:754:execute$1784
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1782
    connect \Y $auto$rtlil.cc:3571:NotGate$1783
    connect \A \A
  end
  connect \Y $auto$rtlil.cc:3571:NotGate$1783
end
attribute \whitebox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__bufbuf_8
  wire output 2 \X
  attribute \capacitance "0.0017490000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1781
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "32.531200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__bufbuf_16
  wire output 2 \X
  attribute \capacitance "0.0023270000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1780
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__buf_8
  wire output 2 \X
  attribute \capacitance "0.0070070000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1779
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__buf_6
  wire output 2 \X
  attribute \capacitance "0.0046200000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1778
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__buf_4
  wire output 2 \X
  attribute \capacitance "0.0024000000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1777
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__buf_2
  wire output 2 \X
  attribute \capacitance "0.0017270000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1776
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__buf_16
  wire output 2 \X
  attribute \capacitance "0.0136390000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1775
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__buf_12
  wire output 2 \X
  attribute \capacitance "0.0091870000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1774
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "3.7536000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__buf_1
  wire output 2 \X
  attribute \capacitance "0.0021030000"
  wire input 1 \A
  cell $specify2 $auto$liberty.cc:754:execute$1773
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  connect \X \A
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4bb_4
  wire output 3 \X
  attribute \capacitance "0.0024020000"
  wire input 2 \D
  attribute \capacitance "0.0023600000"
  wire input 1 \C
  attribute \capacitance "0.0015430000"
  wire input 5 \B_N
  attribute \capacitance "0.0014860000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1768
  wire $auto$rtlil.cc:3572:AndGate$1766
  wire $auto$rtlil.cc:3572:AndGate$1764
  wire $auto$rtlil.cc:3571:NotGate$1762
  wire $auto$rtlil.cc:3571:NotGate$1760
  cell $specify2 $auto$liberty.cc:754:execute$1772
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1771
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1770
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1769
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1761
    connect \Y $auto$rtlil.cc:3571:NotGate$1762
    connect \A \B_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1759
    connect \Y $auto$rtlil.cc:3571:NotGate$1760
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1767
    connect \Y $auto$rtlil.cc:3572:AndGate$1768
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1766
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1765
    connect \Y $auto$rtlil.cc:3572:AndGate$1766
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1764
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1763
    connect \Y $auto$rtlil.cc:3572:AndGate$1764
    connect \B $auto$rtlil.cc:3571:NotGate$1762
    connect \A $auto$rtlil.cc:3571:NotGate$1760
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1768
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4bb_2
  wire output 3 \X
  attribute \capacitance "0.0015200000"
  wire input 2 \D
  attribute \capacitance "0.0014950000"
  wire input 1 \C
  attribute \capacitance "0.0014970000"
  wire input 5 \B_N
  attribute \capacitance "0.0015040000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1754
  wire $auto$rtlil.cc:3572:AndGate$1752
  wire $auto$rtlil.cc:3572:AndGate$1750
  wire $auto$rtlil.cc:3571:NotGate$1748
  wire $auto$rtlil.cc:3571:NotGate$1746
  cell $specify2 $auto$liberty.cc:754:execute$1758
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1757
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1756
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1755
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1747
    connect \Y $auto$rtlil.cc:3571:NotGate$1748
    connect \A \B_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1745
    connect \Y $auto$rtlil.cc:3571:NotGate$1746
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1753
    connect \Y $auto$rtlil.cc:3572:AndGate$1754
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1752
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1751
    connect \Y $auto$rtlil.cc:3572:AndGate$1752
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1750
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1749
    connect \Y $auto$rtlil.cc:3572:AndGate$1750
    connect \B $auto$rtlil.cc:3571:NotGate$1748
    connect \A $auto$rtlil.cc:3571:NotGate$1746
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1754
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4bb_1
  wire output 3 \X
  attribute \capacitance "0.0015130000"
  wire input 2 \D
  attribute \capacitance "0.0014820000"
  wire input 1 \C
  attribute \capacitance "0.0015210000"
  wire input 5 \B_N
  attribute \capacitance "0.0015080000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1740
  wire $auto$rtlil.cc:3572:AndGate$1738
  wire $auto$rtlil.cc:3572:AndGate$1736
  wire $auto$rtlil.cc:3571:NotGate$1734
  wire $auto$rtlil.cc:3571:NotGate$1732
  cell $specify2 $auto$liberty.cc:754:execute$1744
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1743
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1742
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1741
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1733
    connect \Y $auto$rtlil.cc:3571:NotGate$1734
    connect \A \B_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1731
    connect \Y $auto$rtlil.cc:3571:NotGate$1732
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1739
    connect \Y $auto$rtlil.cc:3572:AndGate$1740
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1738
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1737
    connect \Y $auto$rtlil.cc:3572:AndGate$1738
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1736
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1735
    connect \Y $auto$rtlil.cc:3572:AndGate$1736
    connect \B $auto$rtlil.cc:3571:NotGate$1734
    connect \A $auto$rtlil.cc:3571:NotGate$1732
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1740
end
attribute \whitebox 1
attribute \area "13.763200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4b_4
  wire output 4 \X
  attribute \capacitance "0.0023350000"
  wire input 3 \D
  attribute \capacitance "0.0023140000"
  wire input 2 \C
  attribute \capacitance "0.0022910000"
  wire input 1 \B
  attribute \capacitance "0.0015400000"
  wire input 5 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1726
  wire $auto$rtlil.cc:3572:AndGate$1724
  wire $auto$rtlil.cc:3572:AndGate$1722
  wire $auto$rtlil.cc:3571:NotGate$1720
  cell $specify2 $auto$liberty.cc:754:execute$1730
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1729
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1728
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1727
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1719
    connect \Y $auto$rtlil.cc:3571:NotGate$1720
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1725
    connect \Y $auto$rtlil.cc:3572:AndGate$1726
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1724
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1723
    connect \Y $auto$rtlil.cc:3572:AndGate$1724
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1722
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1721
    connect \Y $auto$rtlil.cc:3572:AndGate$1722
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1720
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1726
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4b_2
  wire output 4 \X
  attribute \capacitance "0.0015620000"
  wire input 3 \D
  attribute \capacitance "0.0015620000"
  wire input 2 \C
  attribute \capacitance "0.0015670000"
  wire input 1 \B
  attribute \capacitance "0.0015290000"
  wire input 5 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1714
  wire $auto$rtlil.cc:3572:AndGate$1712
  wire $auto$rtlil.cc:3572:AndGate$1710
  wire $auto$rtlil.cc:3571:NotGate$1708
  cell $specify2 $auto$liberty.cc:754:execute$1718
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1717
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1716
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1715
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1707
    connect \Y $auto$rtlil.cc:3571:NotGate$1708
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1713
    connect \Y $auto$rtlil.cc:3572:AndGate$1714
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1712
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1711
    connect \Y $auto$rtlil.cc:3572:AndGate$1712
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1710
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1709
    connect \Y $auto$rtlil.cc:3572:AndGate$1710
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1708
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1714
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4b_1
  wire output 4 \X
  attribute \capacitance "0.0015940000"
  wire input 3 \D
  attribute \capacitance "0.0015470000"
  wire input 2 \C
  attribute \capacitance "0.0015740000"
  wire input 1 \B
  attribute \capacitance "0.0015860000"
  wire input 5 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1702
  wire $auto$rtlil.cc:3572:AndGate$1700
  wire $auto$rtlil.cc:3572:AndGate$1698
  wire $auto$rtlil.cc:3571:NotGate$1696
  cell $specify2 $auto$liberty.cc:754:execute$1706
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1705
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1704
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1703
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1695
    connect \Y $auto$rtlil.cc:3571:NotGate$1696
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1701
    connect \Y $auto$rtlil.cc:3572:AndGate$1702
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1700
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1699
    connect \Y $auto$rtlil.cc:3572:AndGate$1700
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1698
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1697
    connect \Y $auto$rtlil.cc:3572:AndGate$1698
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1696
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1702
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4_4
  wire output 5 \X
  attribute \capacitance "0.0023420000"
  wire input 4 \D
  attribute \capacitance "0.0023630000"
  wire input 3 \C
  attribute \capacitance "0.0024100000"
  wire input 2 \B
  attribute \capacitance "0.0023460000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1690
  wire $auto$rtlil.cc:3572:AndGate$1688
  wire $auto$rtlil.cc:3572:AndGate$1686
  cell $specify2 $auto$liberty.cc:754:execute$1694
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1693
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1692
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1691
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1689
    connect \Y $auto$rtlil.cc:3572:AndGate$1690
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1688
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1687
    connect \Y $auto$rtlil.cc:3572:AndGate$1688
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1686
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1685
    connect \Y $auto$rtlil.cc:3572:AndGate$1686
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1690
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4_2
  wire output 5 \X
  attribute \capacitance "0.0015370000"
  wire input 4 \D
  attribute \capacitance "0.0015200000"
  wire input 3 \C
  attribute \capacitance "0.0015240000"
  wire input 2 \B
  attribute \capacitance "0.0014950000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1680
  wire $auto$rtlil.cc:3572:AndGate$1678
  wire $auto$rtlil.cc:3572:AndGate$1676
  cell $specify2 $auto$liberty.cc:754:execute$1684
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1683
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1682
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1681
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1679
    connect \Y $auto$rtlil.cc:3572:AndGate$1680
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1678
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1677
    connect \Y $auto$rtlil.cc:3572:AndGate$1678
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1676
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1675
    connect \Y $auto$rtlil.cc:3572:AndGate$1676
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1680
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and4_1
  wire output 5 \X
  attribute \capacitance "0.0015660000"
  wire input 4 \D
  attribute \capacitance "0.0015410000"
  wire input 3 \C
  attribute \capacitance "0.0015500000"
  wire input 2 \B
  attribute \capacitance "0.0015340000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1670
  wire $auto$rtlil.cc:3572:AndGate$1668
  wire $auto$rtlil.cc:3572:AndGate$1666
  cell $specify2 $auto$liberty.cc:754:execute$1674
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1673
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1672
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1671
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1669
    connect \Y $auto$rtlil.cc:3572:AndGate$1670
    connect \B \D
    connect \A $auto$rtlil.cc:3572:AndGate$1668
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1667
    connect \Y $auto$rtlil.cc:3572:AndGate$1668
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1666
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1665
    connect \Y $auto$rtlil.cc:3572:AndGate$1666
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1670
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and3b_4
  wire output 3 \X
  attribute \capacitance "0.0023900000"
  wire input 2 \C
  attribute \capacitance "0.0023640000"
  wire input 1 \B
  attribute \capacitance "0.0015770000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1661
  wire $auto$rtlil.cc:3572:AndGate$1659
  wire $auto$rtlil.cc:3571:NotGate$1657
  cell $specify2 $auto$liberty.cc:754:execute$1664
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1663
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1662
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1656
    connect \Y $auto$rtlil.cc:3571:NotGate$1657
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1660
    connect \Y $auto$rtlil.cc:3572:AndGate$1661
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1659
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1658
    connect \Y $auto$rtlil.cc:3572:AndGate$1659
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1657
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1661
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and3b_2
  wire output 3 \X
  attribute \capacitance "0.0015160000"
  wire input 2 \C
  attribute \capacitance "0.0015010000"
  wire input 1 \B
  attribute \capacitance "0.0014120000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1652
  wire $auto$rtlil.cc:3572:AndGate$1650
  wire $auto$rtlil.cc:3571:NotGate$1648
  cell $specify2 $auto$liberty.cc:754:execute$1655
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1654
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1653
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1647
    connect \Y $auto$rtlil.cc:3571:NotGate$1648
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1651
    connect \Y $auto$rtlil.cc:3572:AndGate$1652
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1650
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1649
    connect \Y $auto$rtlil.cc:3572:AndGate$1650
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1648
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1652
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and3b_1
  wire output 3 \X
  attribute \capacitance "0.0015480000"
  wire input 2 \C
  attribute \capacitance "0.0015200000"
  wire input 1 \B
  attribute \capacitance "0.0015310000"
  wire input 4 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1643
  wire $auto$rtlil.cc:3572:AndGate$1641
  wire $auto$rtlil.cc:3571:NotGate$1639
  cell $specify2 $auto$liberty.cc:754:execute$1646
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1645
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1644
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1638
    connect \Y $auto$rtlil.cc:3571:NotGate$1639
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1642
    connect \Y $auto$rtlil.cc:3572:AndGate$1643
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1641
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1640
    connect \Y $auto$rtlil.cc:3572:AndGate$1641
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1639
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1643
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and3_4
  wire output 4 \X
  attribute \capacitance "0.0024070000"
  wire input 3 \C
  attribute \capacitance "0.0023830000"
  wire input 2 \B
  attribute \capacitance "0.0024720000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1634
  wire $auto$rtlil.cc:3572:AndGate$1632
  cell $specify2 $auto$liberty.cc:754:execute$1637
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1636
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1635
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1633
    connect \Y $auto$rtlil.cc:3572:AndGate$1634
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1632
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1631
    connect \Y $auto$rtlil.cc:3572:AndGate$1632
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1634
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and3_2
  wire output 4 \X
  attribute \capacitance "0.0015240000"
  wire input 3 \C
  attribute \capacitance "0.0015050000"
  wire input 2 \B
  attribute \capacitance "0.0014260000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1627
  wire $auto$rtlil.cc:3572:AndGate$1625
  cell $specify2 $auto$liberty.cc:754:execute$1630
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1629
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1628
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1626
    connect \Y $auto$rtlil.cc:3572:AndGate$1627
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1625
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1624
    connect \Y $auto$rtlil.cc:3572:AndGate$1625
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1627
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and3_1
  wire output 4 \X
  attribute \capacitance "0.0015560000"
  wire input 3 \C
  attribute \capacitance "0.0015200000"
  wire input 2 \B
  attribute \capacitance "0.0014760000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1620
  wire $auto$rtlil.cc:3572:AndGate$1618
  cell $specify2 $auto$liberty.cc:754:execute$1623
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1622
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1621
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1619
    connect \Y $auto$rtlil.cc:3572:AndGate$1620
    connect \B \C
    connect \A $auto$rtlil.cc:3572:AndGate$1618
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1617
    connect \Y $auto$rtlil.cc:3572:AndGate$1618
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1620
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and2b_4
  wire output 2 \X
  attribute \capacitance "0.0024580000"
  wire input 1 \B
  attribute \capacitance "0.0014540000"
  wire input 3 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1614
  wire $auto$rtlil.cc:3571:NotGate$1612
  cell $specify2 $auto$liberty.cc:754:execute$1616
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1615
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1611
    connect \Y $auto$rtlil.cc:3571:NotGate$1612
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1613
    connect \Y $auto$rtlil.cc:3572:AndGate$1614
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1612
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1614
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and2b_2
  wire output 2 \X
  attribute \capacitance "0.0016150000"
  wire input 1 \B
  attribute \capacitance "0.0015530000"
  wire input 3 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1608
  wire $auto$rtlil.cc:3571:NotGate$1606
  cell $specify2 $auto$liberty.cc:754:execute$1610
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1609
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1605
    connect \Y $auto$rtlil.cc:3571:NotGate$1606
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1607
    connect \Y $auto$rtlil.cc:3572:AndGate$1608
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1606
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1608
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and2b_1
  wire output 2 \X
  attribute \capacitance "0.0016410000"
  wire input 1 \B
  attribute \capacitance "0.0015580000"
  wire input 3 \A_N
  wire $auto$rtlil.cc:3572:AndGate$1602
  wire $auto$rtlil.cc:3571:NotGate$1600
  cell $specify2 $auto$liberty.cc:754:execute$1604
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1603
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1599
    connect \Y $auto$rtlil.cc:3571:NotGate$1600
    connect \A \A_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1601
    connect \Y $auto$rtlil.cc:3572:AndGate$1602
    connect \B \B
    connect \A $auto$rtlil.cc:3571:NotGate$1600
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1602
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and2_4
  wire output 3 \X
  attribute \capacitance "0.0024240000"
  wire input 2 \B
  attribute \capacitance "0.0023220000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1596
  cell $specify2 $auto$liberty.cc:754:execute$1598
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1597
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1595
    connect \Y $auto$rtlil.cc:3572:AndGate$1596
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1596
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and2_2
  wire output 3 \X
  attribute \capacitance "0.0014720000"
  wire input 2 \B
  attribute \capacitance "0.0014500000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1592
  cell $specify2 $auto$liberty.cc:754:execute$1594
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1593
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1591
    connect \Y $auto$rtlil.cc:3572:AndGate$1592
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1592
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and2_1
  wire output 3 \X
  attribute \capacitance "0.0014960000"
  wire input 2 \B
  attribute \capacitance "0.0014620000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1588
  cell $specify2 $auto$liberty.cc:754:execute$1590
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1589
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1587
    connect \Y $auto$rtlil.cc:3572:AndGate$1588
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1588
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__and2_0
  wire output 3 \X
  attribute \capacitance "0.0016360000"
  wire input 2 \B
  attribute \capacitance "0.0016000000"
  wire input 1 \A
  wire $auto$rtlil.cc:3572:AndGate$1584
  cell $specify2 $auto$liberty.cc:754:execute$1586
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1585
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B
    connect \EN 1'1
    connect \DST \X
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1583
    connect \Y $auto$rtlil.cc:3572:AndGate$1584
    connect \B \B
    connect \A \A
  end
  connect \X $auto$rtlil.cc:3572:AndGate$1584
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a41oi_4
  wire output 6 \Y
  attribute \capacitance "0.0084790000"
  wire input 5 \B1
  attribute \capacitance "0.0085280000"
  wire input 4 \A4
  attribute \capacitance "0.0082840000"
  wire input 3 \A3
  attribute \capacitance "0.0083460000"
  wire input 2 \A2
  attribute \capacitance "0.0083200000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1577
  wire $auto$rtlil.cc:3574:OrGate$1569
  wire $auto$rtlil.cc:3574:OrGate$1561
  wire $auto$rtlil.cc:3572:AndGate$1575
  wire $auto$rtlil.cc:3572:AndGate$1567
  wire $auto$rtlil.cc:3572:AndGate$1559
  wire $auto$rtlil.cc:3572:AndGate$1553
  wire $auto$rtlil.cc:3571:NotGate$1573
  wire $auto$rtlil.cc:3571:NotGate$1571
  wire $auto$rtlil.cc:3571:NotGate$1565
  wire $auto$rtlil.cc:3571:NotGate$1563
  wire $auto$rtlil.cc:3571:NotGate$1557
  wire $auto$rtlil.cc:3571:NotGate$1555
  wire $auto$rtlil.cc:3571:NotGate$1551
  wire $auto$rtlil.cc:3571:NotGate$1549
  cell $specify2 $auto$liberty.cc:754:execute$1582
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1581
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1580
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1579
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1578
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1572
    connect \Y $auto$rtlil.cc:3571:NotGate$1573
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1570
    connect \Y $auto$rtlil.cc:3571:NotGate$1571
    connect \A \A4
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1564
    connect \Y $auto$rtlil.cc:3571:NotGate$1565
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1562
    connect \Y $auto$rtlil.cc:3571:NotGate$1563
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1556
    connect \Y $auto$rtlil.cc:3571:NotGate$1557
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1554
    connect \Y $auto$rtlil.cc:3571:NotGate$1555
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1550
    connect \Y $auto$rtlil.cc:3571:NotGate$1551
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1548
    connect \Y $auto$rtlil.cc:3571:NotGate$1549
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1576
    connect \Y $auto$rtlil.cc:3574:OrGate$1577
    connect \B $auto$rtlil.cc:3572:AndGate$1575
    connect \A $auto$rtlil.cc:3574:OrGate$1569
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1568
    connect \Y $auto$rtlil.cc:3574:OrGate$1569
    connect \B $auto$rtlil.cc:3572:AndGate$1567
    connect \A $auto$rtlil.cc:3574:OrGate$1561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1560
    connect \Y $auto$rtlil.cc:3574:OrGate$1561
    connect \B $auto$rtlil.cc:3572:AndGate$1559
    connect \A $auto$rtlil.cc:3572:AndGate$1553
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1574
    connect \Y $auto$rtlil.cc:3572:AndGate$1575
    connect \B $auto$rtlil.cc:3571:NotGate$1573
    connect \A $auto$rtlil.cc:3571:NotGate$1571
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1566
    connect \Y $auto$rtlil.cc:3572:AndGate$1567
    connect \B $auto$rtlil.cc:3571:NotGate$1565
    connect \A $auto$rtlil.cc:3571:NotGate$1563
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1558
    connect \Y $auto$rtlil.cc:3572:AndGate$1559
    connect \B $auto$rtlil.cc:3571:NotGate$1557
    connect \A $auto$rtlil.cc:3571:NotGate$1555
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1552
    connect \Y $auto$rtlil.cc:3572:AndGate$1553
    connect \B $auto$rtlil.cc:3571:NotGate$1551
    connect \A $auto$rtlil.cc:3571:NotGate$1549
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1577
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a41oi_2
  wire output 6 \Y
  attribute \capacitance "0.0044770000"
  wire input 5 \B1
  attribute \capacitance "0.0044300000"
  wire input 4 \A4
  attribute \capacitance "0.0044070000"
  wire input 3 \A3
  attribute \capacitance "0.0042180000"
  wire input 2 \A2
  attribute \capacitance "0.0042020000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1542
  wire $auto$rtlil.cc:3574:OrGate$1534
  wire $auto$rtlil.cc:3574:OrGate$1526
  wire $auto$rtlil.cc:3572:AndGate$1540
  wire $auto$rtlil.cc:3572:AndGate$1532
  wire $auto$rtlil.cc:3572:AndGate$1524
  wire $auto$rtlil.cc:3572:AndGate$1518
  wire $auto$rtlil.cc:3571:NotGate$1538
  wire $auto$rtlil.cc:3571:NotGate$1536
  wire $auto$rtlil.cc:3571:NotGate$1530
  wire $auto$rtlil.cc:3571:NotGate$1528
  wire $auto$rtlil.cc:3571:NotGate$1522
  wire $auto$rtlil.cc:3571:NotGate$1520
  wire $auto$rtlil.cc:3571:NotGate$1516
  wire $auto$rtlil.cc:3571:NotGate$1514
  cell $specify2 $auto$liberty.cc:754:execute$1547
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1546
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1545
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1544
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1543
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1537
    connect \Y $auto$rtlil.cc:3571:NotGate$1538
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1535
    connect \Y $auto$rtlil.cc:3571:NotGate$1536
    connect \A \A4
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1529
    connect \Y $auto$rtlil.cc:3571:NotGate$1530
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1527
    connect \Y $auto$rtlil.cc:3571:NotGate$1528
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1521
    connect \Y $auto$rtlil.cc:3571:NotGate$1522
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1519
    connect \Y $auto$rtlil.cc:3571:NotGate$1520
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1515
    connect \Y $auto$rtlil.cc:3571:NotGate$1516
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1513
    connect \Y $auto$rtlil.cc:3571:NotGate$1514
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1541
    connect \Y $auto$rtlil.cc:3574:OrGate$1542
    connect \B $auto$rtlil.cc:3572:AndGate$1540
    connect \A $auto$rtlil.cc:3574:OrGate$1534
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1533
    connect \Y $auto$rtlil.cc:3574:OrGate$1534
    connect \B $auto$rtlil.cc:3572:AndGate$1532
    connect \A $auto$rtlil.cc:3574:OrGate$1526
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1525
    connect \Y $auto$rtlil.cc:3574:OrGate$1526
    connect \B $auto$rtlil.cc:3572:AndGate$1524
    connect \A $auto$rtlil.cc:3572:AndGate$1518
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1539
    connect \Y $auto$rtlil.cc:3572:AndGate$1540
    connect \B $auto$rtlil.cc:3571:NotGate$1538
    connect \A $auto$rtlil.cc:3571:NotGate$1536
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1531
    connect \Y $auto$rtlil.cc:3572:AndGate$1532
    connect \B $auto$rtlil.cc:3571:NotGate$1530
    connect \A $auto$rtlil.cc:3571:NotGate$1528
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1523
    connect \Y $auto$rtlil.cc:3572:AndGate$1524
    connect \B $auto$rtlil.cc:3571:NotGate$1522
    connect \A $auto$rtlil.cc:3571:NotGate$1520
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1517
    connect \Y $auto$rtlil.cc:3572:AndGate$1518
    connect \B $auto$rtlil.cc:3571:NotGate$1516
    connect \A $auto$rtlil.cc:3571:NotGate$1514
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1542
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a41oi_1
  wire output 6 \Y
  attribute \capacitance "0.0023260000"
  wire input 5 \B1
  attribute \capacitance "0.0023820000"
  wire input 4 \A4
  attribute \capacitance "0.0023330000"
  wire input 3 \A3
  attribute \capacitance "0.0022940000"
  wire input 2 \A2
  attribute \capacitance "0.0022370000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1507
  wire $auto$rtlil.cc:3574:OrGate$1499
  wire $auto$rtlil.cc:3574:OrGate$1491
  wire $auto$rtlil.cc:3572:AndGate$1505
  wire $auto$rtlil.cc:3572:AndGate$1497
  wire $auto$rtlil.cc:3572:AndGate$1489
  wire $auto$rtlil.cc:3572:AndGate$1483
  wire $auto$rtlil.cc:3571:NotGate$1503
  wire $auto$rtlil.cc:3571:NotGate$1501
  wire $auto$rtlil.cc:3571:NotGate$1495
  wire $auto$rtlil.cc:3571:NotGate$1493
  wire $auto$rtlil.cc:3571:NotGate$1487
  wire $auto$rtlil.cc:3571:NotGate$1485
  wire $auto$rtlil.cc:3571:NotGate$1481
  wire $auto$rtlil.cc:3571:NotGate$1479
  cell $specify2 $auto$liberty.cc:754:execute$1512
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1511
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1510
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1509
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1508
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1502
    connect \Y $auto$rtlil.cc:3571:NotGate$1503
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1500
    connect \Y $auto$rtlil.cc:3571:NotGate$1501
    connect \A \A4
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1494
    connect \Y $auto$rtlil.cc:3571:NotGate$1495
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1492
    connect \Y $auto$rtlil.cc:3571:NotGate$1493
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1486
    connect \Y $auto$rtlil.cc:3571:NotGate$1487
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1484
    connect \Y $auto$rtlil.cc:3571:NotGate$1485
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1480
    connect \Y $auto$rtlil.cc:3571:NotGate$1481
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1478
    connect \Y $auto$rtlil.cc:3571:NotGate$1479
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1506
    connect \Y $auto$rtlil.cc:3574:OrGate$1507
    connect \B $auto$rtlil.cc:3572:AndGate$1505
    connect \A $auto$rtlil.cc:3574:OrGate$1499
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1498
    connect \Y $auto$rtlil.cc:3574:OrGate$1499
    connect \B $auto$rtlil.cc:3572:AndGate$1497
    connect \A $auto$rtlil.cc:3574:OrGate$1491
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1490
    connect \Y $auto$rtlil.cc:3574:OrGate$1491
    connect \B $auto$rtlil.cc:3572:AndGate$1489
    connect \A $auto$rtlil.cc:3572:AndGate$1483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1504
    connect \Y $auto$rtlil.cc:3572:AndGate$1505
    connect \B $auto$rtlil.cc:3571:NotGate$1503
    connect \A $auto$rtlil.cc:3571:NotGate$1501
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1496
    connect \Y $auto$rtlil.cc:3572:AndGate$1497
    connect \B $auto$rtlil.cc:3571:NotGate$1495
    connect \A $auto$rtlil.cc:3571:NotGate$1493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1488
    connect \Y $auto$rtlil.cc:3572:AndGate$1489
    connect \B $auto$rtlil.cc:3571:NotGate$1487
    connect \A $auto$rtlil.cc:3571:NotGate$1485
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1482
    connect \Y $auto$rtlil.cc:3572:AndGate$1483
    connect \B $auto$rtlil.cc:3571:NotGate$1481
    connect \A $auto$rtlil.cc:3571:NotGate$1479
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1507
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a41o_4
  wire output 6 \X
  attribute \capacitance "0.0045140000"
  wire input 5 \B1
  attribute \capacitance "0.0044010000"
  wire input 4 \A4
  attribute \capacitance "0.0043970000"
  wire input 3 \A3
  attribute \capacitance "0.0042220000"
  wire input 2 \A2
  attribute \capacitance "0.0042110000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1472
  wire $auto$rtlil.cc:3572:AndGate$1470
  wire $auto$rtlil.cc:3572:AndGate$1468
  wire $auto$rtlil.cc:3572:AndGate$1466
  cell $specify2 $auto$liberty.cc:754:execute$1477
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1476
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1475
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1474
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1473
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1471
    connect \Y $auto$rtlil.cc:3574:OrGate$1472
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$1470
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1469
    connect \Y $auto$rtlil.cc:3572:AndGate$1470
    connect \B \A4
    connect \A $auto$rtlil.cc:3572:AndGate$1468
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1467
    connect \Y $auto$rtlil.cc:3572:AndGate$1468
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1466
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1465
    connect \Y $auto$rtlil.cc:3572:AndGate$1466
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1472
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a41o_2
  wire output 6 \X
  attribute \capacitance "0.0023360000"
  wire input 5 \B1
  attribute \capacitance "0.0023640000"
  wire input 4 \A4
  attribute \capacitance "0.0023260000"
  wire input 3 \A3
  attribute \capacitance "0.0023350000"
  wire input 2 \A2
  attribute \capacitance "0.0022800000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1459
  wire $auto$rtlil.cc:3572:AndGate$1457
  wire $auto$rtlil.cc:3572:AndGate$1455
  wire $auto$rtlil.cc:3572:AndGate$1453
  cell $specify2 $auto$liberty.cc:754:execute$1464
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1463
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1462
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1461
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1460
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1458
    connect \Y $auto$rtlil.cc:3574:OrGate$1459
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$1457
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1456
    connect \Y $auto$rtlil.cc:3572:AndGate$1457
    connect \B \A4
    connect \A $auto$rtlil.cc:3572:AndGate$1455
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1454
    connect \Y $auto$rtlil.cc:3572:AndGate$1455
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1452
    connect \Y $auto$rtlil.cc:3572:AndGate$1453
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1459
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a41o_1
  wire output 6 \X
  attribute \capacitance "0.0024140000"
  wire input 5 \B1
  attribute \capacitance "0.0023120000"
  wire input 4 \A4
  attribute \capacitance "0.0023460000"
  wire input 3 \A3
  attribute \capacitance "0.0023640000"
  wire input 2 \A2
  attribute \capacitance "0.0023100000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1446
  wire $auto$rtlil.cc:3572:AndGate$1444
  wire $auto$rtlil.cc:3572:AndGate$1442
  wire $auto$rtlil.cc:3572:AndGate$1440
  cell $specify2 $auto$liberty.cc:754:execute$1451
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1450
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1449
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1448
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A4
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1447
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1445
    connect \Y $auto$rtlil.cc:3574:OrGate$1446
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$1444
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1443
    connect \Y $auto$rtlil.cc:3572:AndGate$1444
    connect \B \A4
    connect \A $auto$rtlil.cc:3572:AndGate$1442
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1441
    connect \Y $auto$rtlil.cc:3572:AndGate$1442
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1440
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1439
    connect \Y $auto$rtlil.cc:3572:AndGate$1440
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1446
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a32oi_4
  wire output 6 \Y
  attribute \capacitance "0.0084790000"
  wire input 5 \B2
  attribute \capacitance "0.0082430000"
  wire input 4 \B1
  attribute \capacitance "0.0085060000"
  wire input 3 \A3
  attribute \capacitance "0.0082260000"
  wire input 2 \A2
  attribute \capacitance "0.0083290000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1433
  wire $auto$rtlil.cc:3574:OrGate$1425
  wire $auto$rtlil.cc:3574:OrGate$1417
  wire $auto$rtlil.cc:3574:OrGate$1409
  wire $auto$rtlil.cc:3574:OrGate$1401
  wire $auto$rtlil.cc:3572:AndGate$1431
  wire $auto$rtlil.cc:3572:AndGate$1423
  wire $auto$rtlil.cc:3572:AndGate$1415
  wire $auto$rtlil.cc:3572:AndGate$1407
  wire $auto$rtlil.cc:3572:AndGate$1399
  wire $auto$rtlil.cc:3572:AndGate$1393
  wire $auto$rtlil.cc:3571:NotGate$1429
  wire $auto$rtlil.cc:3571:NotGate$1427
  wire $auto$rtlil.cc:3571:NotGate$1421
  wire $auto$rtlil.cc:3571:NotGate$1419
  wire $auto$rtlil.cc:3571:NotGate$1413
  wire $auto$rtlil.cc:3571:NotGate$1411
  wire $auto$rtlil.cc:3571:NotGate$1405
  wire $auto$rtlil.cc:3571:NotGate$1403
  wire $auto$rtlil.cc:3571:NotGate$1397
  wire $auto$rtlil.cc:3571:NotGate$1395
  wire $auto$rtlil.cc:3571:NotGate$1391
  wire $auto$rtlil.cc:3571:NotGate$1389
  cell $specify2 $auto$liberty.cc:754:execute$1438
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1437
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1436
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1435
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1434
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1428
    connect \Y $auto$rtlil.cc:3571:NotGate$1429
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1426
    connect \Y $auto$rtlil.cc:3571:NotGate$1427
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1420
    connect \Y $auto$rtlil.cc:3571:NotGate$1421
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1418
    connect \Y $auto$rtlil.cc:3571:NotGate$1419
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1412
    connect \Y $auto$rtlil.cc:3571:NotGate$1413
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1410
    connect \Y $auto$rtlil.cc:3571:NotGate$1411
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1404
    connect \Y $auto$rtlil.cc:3571:NotGate$1405
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1402
    connect \Y $auto$rtlil.cc:3571:NotGate$1403
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1396
    connect \Y $auto$rtlil.cc:3571:NotGate$1397
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1394
    connect \Y $auto$rtlil.cc:3571:NotGate$1395
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1390
    connect \Y $auto$rtlil.cc:3571:NotGate$1391
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1388
    connect \Y $auto$rtlil.cc:3571:NotGate$1389
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1432
    connect \Y $auto$rtlil.cc:3574:OrGate$1433
    connect \B $auto$rtlil.cc:3572:AndGate$1431
    connect \A $auto$rtlil.cc:3574:OrGate$1425
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1424
    connect \Y $auto$rtlil.cc:3574:OrGate$1425
    connect \B $auto$rtlil.cc:3572:AndGate$1423
    connect \A $auto$rtlil.cc:3574:OrGate$1417
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1416
    connect \Y $auto$rtlil.cc:3574:OrGate$1417
    connect \B $auto$rtlil.cc:3572:AndGate$1415
    connect \A $auto$rtlil.cc:3574:OrGate$1409
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1408
    connect \Y $auto$rtlil.cc:3574:OrGate$1409
    connect \B $auto$rtlil.cc:3572:AndGate$1407
    connect \A $auto$rtlil.cc:3574:OrGate$1401
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1400
    connect \Y $auto$rtlil.cc:3574:OrGate$1401
    connect \B $auto$rtlil.cc:3572:AndGate$1399
    connect \A $auto$rtlil.cc:3572:AndGate$1393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1430
    connect \Y $auto$rtlil.cc:3572:AndGate$1431
    connect \B $auto$rtlil.cc:3571:NotGate$1429
    connect \A $auto$rtlil.cc:3571:NotGate$1427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1422
    connect \Y $auto$rtlil.cc:3572:AndGate$1423
    connect \B $auto$rtlil.cc:3571:NotGate$1421
    connect \A $auto$rtlil.cc:3571:NotGate$1419
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1414
    connect \Y $auto$rtlil.cc:3572:AndGate$1415
    connect \B $auto$rtlil.cc:3571:NotGate$1413
    connect \A $auto$rtlil.cc:3571:NotGate$1411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1406
    connect \Y $auto$rtlil.cc:3572:AndGate$1407
    connect \B $auto$rtlil.cc:3571:NotGate$1405
    connect \A $auto$rtlil.cc:3571:NotGate$1403
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1398
    connect \Y $auto$rtlil.cc:3572:AndGate$1399
    connect \B $auto$rtlil.cc:3571:NotGate$1397
    connect \A $auto$rtlil.cc:3571:NotGate$1395
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1392
    connect \Y $auto$rtlil.cc:3572:AndGate$1393
    connect \B $auto$rtlil.cc:3571:NotGate$1391
    connect \A $auto$rtlil.cc:3571:NotGate$1389
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1433
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a32oi_2
  wire output 6 \Y
  attribute \capacitance "0.0042970000"
  wire input 5 \B2
  attribute \capacitance "0.0042230000"
  wire input 4 \B1
  attribute \capacitance "0.0044840000"
  wire input 3 \A3
  attribute \capacitance "0.0043260000"
  wire input 2 \A2
  attribute \capacitance "0.0043510000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1382
  wire $auto$rtlil.cc:3574:OrGate$1374
  wire $auto$rtlil.cc:3574:OrGate$1366
  wire $auto$rtlil.cc:3574:OrGate$1358
  wire $auto$rtlil.cc:3574:OrGate$1350
  wire $auto$rtlil.cc:3572:AndGate$1380
  wire $auto$rtlil.cc:3572:AndGate$1372
  wire $auto$rtlil.cc:3572:AndGate$1364
  wire $auto$rtlil.cc:3572:AndGate$1356
  wire $auto$rtlil.cc:3572:AndGate$1348
  wire $auto$rtlil.cc:3572:AndGate$1342
  wire $auto$rtlil.cc:3571:NotGate$1378
  wire $auto$rtlil.cc:3571:NotGate$1376
  wire $auto$rtlil.cc:3571:NotGate$1370
  wire $auto$rtlil.cc:3571:NotGate$1368
  wire $auto$rtlil.cc:3571:NotGate$1362
  wire $auto$rtlil.cc:3571:NotGate$1360
  wire $auto$rtlil.cc:3571:NotGate$1354
  wire $auto$rtlil.cc:3571:NotGate$1352
  wire $auto$rtlil.cc:3571:NotGate$1346
  wire $auto$rtlil.cc:3571:NotGate$1344
  wire $auto$rtlil.cc:3571:NotGate$1340
  wire $auto$rtlil.cc:3571:NotGate$1338
  cell $specify2 $auto$liberty.cc:754:execute$1387
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1386
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1385
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1384
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1383
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1377
    connect \Y $auto$rtlil.cc:3571:NotGate$1378
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1375
    connect \Y $auto$rtlil.cc:3571:NotGate$1376
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1369
    connect \Y $auto$rtlil.cc:3571:NotGate$1370
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1367
    connect \Y $auto$rtlil.cc:3571:NotGate$1368
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1361
    connect \Y $auto$rtlil.cc:3571:NotGate$1362
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1359
    connect \Y $auto$rtlil.cc:3571:NotGate$1360
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1353
    connect \Y $auto$rtlil.cc:3571:NotGate$1354
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1351
    connect \Y $auto$rtlil.cc:3571:NotGate$1352
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1345
    connect \Y $auto$rtlil.cc:3571:NotGate$1346
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1343
    connect \Y $auto$rtlil.cc:3571:NotGate$1344
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1339
    connect \Y $auto$rtlil.cc:3571:NotGate$1340
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1337
    connect \Y $auto$rtlil.cc:3571:NotGate$1338
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1381
    connect \Y $auto$rtlil.cc:3574:OrGate$1382
    connect \B $auto$rtlil.cc:3572:AndGate$1380
    connect \A $auto$rtlil.cc:3574:OrGate$1374
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1373
    connect \Y $auto$rtlil.cc:3574:OrGate$1374
    connect \B $auto$rtlil.cc:3572:AndGate$1372
    connect \A $auto$rtlil.cc:3574:OrGate$1366
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1365
    connect \Y $auto$rtlil.cc:3574:OrGate$1366
    connect \B $auto$rtlil.cc:3572:AndGate$1364
    connect \A $auto$rtlil.cc:3574:OrGate$1358
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1357
    connect \Y $auto$rtlil.cc:3574:OrGate$1358
    connect \B $auto$rtlil.cc:3572:AndGate$1356
    connect \A $auto$rtlil.cc:3574:OrGate$1350
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1349
    connect \Y $auto$rtlil.cc:3574:OrGate$1350
    connect \B $auto$rtlil.cc:3572:AndGate$1348
    connect \A $auto$rtlil.cc:3572:AndGate$1342
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1379
    connect \Y $auto$rtlil.cc:3572:AndGate$1380
    connect \B $auto$rtlil.cc:3571:NotGate$1378
    connect \A $auto$rtlil.cc:3571:NotGate$1376
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1371
    connect \Y $auto$rtlil.cc:3572:AndGate$1372
    connect \B $auto$rtlil.cc:3571:NotGate$1370
    connect \A $auto$rtlil.cc:3571:NotGate$1368
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1363
    connect \Y $auto$rtlil.cc:3572:AndGate$1364
    connect \B $auto$rtlil.cc:3571:NotGate$1362
    connect \A $auto$rtlil.cc:3571:NotGate$1360
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1355
    connect \Y $auto$rtlil.cc:3572:AndGate$1356
    connect \B $auto$rtlil.cc:3571:NotGate$1354
    connect \A $auto$rtlil.cc:3571:NotGate$1352
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1347
    connect \Y $auto$rtlil.cc:3572:AndGate$1348
    connect \B $auto$rtlil.cc:3571:NotGate$1346
    connect \A $auto$rtlil.cc:3571:NotGate$1344
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1341
    connect \Y $auto$rtlil.cc:3572:AndGate$1342
    connect \B $auto$rtlil.cc:3571:NotGate$1340
    connect \A $auto$rtlil.cc:3571:NotGate$1338
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1382
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a32oi_1
  wire output 6 \Y
  attribute \capacitance "0.0023080000"
  wire input 5 \B2
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023110000"
  wire input 3 \A3
  attribute \capacitance "0.0023550000"
  wire input 2 \A2
  attribute \capacitance "0.0023090000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1331
  wire $auto$rtlil.cc:3574:OrGate$1323
  wire $auto$rtlil.cc:3574:OrGate$1315
  wire $auto$rtlil.cc:3574:OrGate$1307
  wire $auto$rtlil.cc:3574:OrGate$1299
  wire $auto$rtlil.cc:3572:AndGate$1329
  wire $auto$rtlil.cc:3572:AndGate$1321
  wire $auto$rtlil.cc:3572:AndGate$1313
  wire $auto$rtlil.cc:3572:AndGate$1305
  wire $auto$rtlil.cc:3572:AndGate$1297
  wire $auto$rtlil.cc:3572:AndGate$1291
  wire $auto$rtlil.cc:3571:NotGate$1327
  wire $auto$rtlil.cc:3571:NotGate$1325
  wire $auto$rtlil.cc:3571:NotGate$1319
  wire $auto$rtlil.cc:3571:NotGate$1317
  wire $auto$rtlil.cc:3571:NotGate$1311
  wire $auto$rtlil.cc:3571:NotGate$1309
  wire $auto$rtlil.cc:3571:NotGate$1303
  wire $auto$rtlil.cc:3571:NotGate$1301
  wire $auto$rtlil.cc:3571:NotGate$1295
  wire $auto$rtlil.cc:3571:NotGate$1293
  wire $auto$rtlil.cc:3571:NotGate$1289
  wire $auto$rtlil.cc:3571:NotGate$1287
  cell $specify2 $auto$liberty.cc:754:execute$1336
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1335
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1334
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1333
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1332
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1326
    connect \Y $auto$rtlil.cc:3571:NotGate$1327
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1324
    connect \Y $auto$rtlil.cc:3571:NotGate$1325
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1318
    connect \Y $auto$rtlil.cc:3571:NotGate$1319
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1316
    connect \Y $auto$rtlil.cc:3571:NotGate$1317
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1310
    connect \Y $auto$rtlil.cc:3571:NotGate$1311
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1308
    connect \Y $auto$rtlil.cc:3571:NotGate$1309
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1302
    connect \Y $auto$rtlil.cc:3571:NotGate$1303
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1300
    connect \Y $auto$rtlil.cc:3571:NotGate$1301
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1294
    connect \Y $auto$rtlil.cc:3571:NotGate$1295
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1292
    connect \Y $auto$rtlil.cc:3571:NotGate$1293
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1288
    connect \Y $auto$rtlil.cc:3571:NotGate$1289
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1286
    connect \Y $auto$rtlil.cc:3571:NotGate$1287
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1330
    connect \Y $auto$rtlil.cc:3574:OrGate$1331
    connect \B $auto$rtlil.cc:3572:AndGate$1329
    connect \A $auto$rtlil.cc:3574:OrGate$1323
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1322
    connect \Y $auto$rtlil.cc:3574:OrGate$1323
    connect \B $auto$rtlil.cc:3572:AndGate$1321
    connect \A $auto$rtlil.cc:3574:OrGate$1315
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1314
    connect \Y $auto$rtlil.cc:3574:OrGate$1315
    connect \B $auto$rtlil.cc:3572:AndGate$1313
    connect \A $auto$rtlil.cc:3574:OrGate$1307
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1306
    connect \Y $auto$rtlil.cc:3574:OrGate$1307
    connect \B $auto$rtlil.cc:3572:AndGate$1305
    connect \A $auto$rtlil.cc:3574:OrGate$1299
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1298
    connect \Y $auto$rtlil.cc:3574:OrGate$1299
    connect \B $auto$rtlil.cc:3572:AndGate$1297
    connect \A $auto$rtlil.cc:3572:AndGate$1291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1328
    connect \Y $auto$rtlil.cc:3572:AndGate$1329
    connect \B $auto$rtlil.cc:3571:NotGate$1327
    connect \A $auto$rtlil.cc:3571:NotGate$1325
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1320
    connect \Y $auto$rtlil.cc:3572:AndGate$1321
    connect \B $auto$rtlil.cc:3571:NotGate$1319
    connect \A $auto$rtlil.cc:3571:NotGate$1317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1312
    connect \Y $auto$rtlil.cc:3572:AndGate$1313
    connect \B $auto$rtlil.cc:3571:NotGate$1311
    connect \A $auto$rtlil.cc:3571:NotGate$1309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1304
    connect \Y $auto$rtlil.cc:3572:AndGate$1305
    connect \B $auto$rtlil.cc:3571:NotGate$1303
    connect \A $auto$rtlil.cc:3571:NotGate$1301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1296
    connect \Y $auto$rtlil.cc:3572:AndGate$1297
    connect \B $auto$rtlil.cc:3571:NotGate$1295
    connect \A $auto$rtlil.cc:3571:NotGate$1293
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1290
    connect \Y $auto$rtlil.cc:3572:AndGate$1291
    connect \B $auto$rtlil.cc:3571:NotGate$1289
    connect \A $auto$rtlil.cc:3571:NotGate$1287
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1331
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a32o_4
  wire output 6 \X
  attribute \capacitance "0.0042810000"
  wire input 5 \B2
  attribute \capacitance "0.0043510000"
  wire input 4 \B1
  attribute \capacitance "0.0044660000"
  wire input 3 \A3
  attribute \capacitance "0.0042840000"
  wire input 2 \A2
  attribute \capacitance "0.0042720000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1280
  wire $auto$rtlil.cc:3572:AndGate$1278
  wire $auto$rtlil.cc:3572:AndGate$1276
  wire $auto$rtlil.cc:3572:AndGate$1274
  cell $specify2 $auto$liberty.cc:754:execute$1285
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1284
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1283
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1282
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1281
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1279
    connect \Y $auto$rtlil.cc:3574:OrGate$1280
    connect \B $auto$rtlil.cc:3572:AndGate$1278
    connect \A $auto$rtlil.cc:3572:AndGate$1276
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1277
    connect \Y $auto$rtlil.cc:3572:AndGate$1278
    connect \B \B2
    connect \A \B1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1275
    connect \Y $auto$rtlil.cc:3572:AndGate$1276
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1274
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1273
    connect \Y $auto$rtlil.cc:3572:AndGate$1274
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1280
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a32o_2
  wire output 6 \X
  attribute \capacitance "0.0024630000"
  wire input 5 \B2
  attribute \capacitance "0.0022850000"
  wire input 4 \B1
  attribute \capacitance "0.0023030000"
  wire input 3 \A3
  attribute \capacitance "0.0023440000"
  wire input 2 \A2
  attribute \capacitance "0.0022910000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1267
  wire $auto$rtlil.cc:3572:AndGate$1265
  wire $auto$rtlil.cc:3572:AndGate$1263
  wire $auto$rtlil.cc:3572:AndGate$1261
  cell $specify2 $auto$liberty.cc:754:execute$1272
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1271
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1270
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1269
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1268
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1266
    connect \Y $auto$rtlil.cc:3574:OrGate$1267
    connect \B $auto$rtlil.cc:3572:AndGate$1265
    connect \A $auto$rtlil.cc:3572:AndGate$1263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1264
    connect \Y $auto$rtlil.cc:3572:AndGate$1265
    connect \B \B2
    connect \A \B1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1262
    connect \Y $auto$rtlil.cc:3572:AndGate$1263
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1261
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1260
    connect \Y $auto$rtlil.cc:3572:AndGate$1261
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1267
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a32o_1
  wire output 6 \X
  attribute \capacitance "0.0022690000"
  wire input 5 \B2
  attribute \capacitance "0.0023780000"
  wire input 4 \B1
  attribute \capacitance "0.0023520000"
  wire input 3 \A3
  attribute \capacitance "0.0023360000"
  wire input 2 \A2
  attribute \capacitance "0.0023450000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1254
  wire $auto$rtlil.cc:3572:AndGate$1252
  wire $auto$rtlil.cc:3572:AndGate$1250
  wire $auto$rtlil.cc:3572:AndGate$1248
  cell $specify2 $auto$liberty.cc:754:execute$1259
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1258
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1257
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1256
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1255
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1253
    connect \Y $auto$rtlil.cc:3574:OrGate$1254
    connect \B $auto$rtlil.cc:3572:AndGate$1252
    connect \A $auto$rtlil.cc:3572:AndGate$1250
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1251
    connect \Y $auto$rtlil.cc:3572:AndGate$1252
    connect \B \B2
    connect \A \B1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1249
    connect \Y $auto$rtlil.cc:3572:AndGate$1250
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1248
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1247
    connect \Y $auto$rtlil.cc:3572:AndGate$1248
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1254
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a31oi_4
  wire output 5 \Y
  attribute \capacitance "0.0085110000"
  wire input 4 \B1
  attribute \capacitance "0.0086310000"
  wire input 3 \A3
  attribute \capacitance "0.0084170000"
  wire input 2 \A2
  attribute \capacitance "0.0084220000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1242
  wire $auto$rtlil.cc:3574:OrGate$1234
  wire $auto$rtlil.cc:3572:AndGate$1240
  wire $auto$rtlil.cc:3572:AndGate$1232
  wire $auto$rtlil.cc:3572:AndGate$1226
  wire $auto$rtlil.cc:3571:NotGate$1238
  wire $auto$rtlil.cc:3571:NotGate$1236
  wire $auto$rtlil.cc:3571:NotGate$1230
  wire $auto$rtlil.cc:3571:NotGate$1228
  wire $auto$rtlil.cc:3571:NotGate$1224
  wire $auto$rtlil.cc:3571:NotGate$1222
  cell $specify2 $auto$liberty.cc:754:execute$1246
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1245
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1244
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1243
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1237
    connect \Y $auto$rtlil.cc:3571:NotGate$1238
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1235
    connect \Y $auto$rtlil.cc:3571:NotGate$1236
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1229
    connect \Y $auto$rtlil.cc:3571:NotGate$1230
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1227
    connect \Y $auto$rtlil.cc:3571:NotGate$1228
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1223
    connect \Y $auto$rtlil.cc:3571:NotGate$1224
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1221
    connect \Y $auto$rtlil.cc:3571:NotGate$1222
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1241
    connect \Y $auto$rtlil.cc:3574:OrGate$1242
    connect \B $auto$rtlil.cc:3572:AndGate$1240
    connect \A $auto$rtlil.cc:3574:OrGate$1234
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1233
    connect \Y $auto$rtlil.cc:3574:OrGate$1234
    connect \B $auto$rtlil.cc:3572:AndGate$1232
    connect \A $auto$rtlil.cc:3572:AndGate$1226
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1239
    connect \Y $auto$rtlil.cc:3572:AndGate$1240
    connect \B $auto$rtlil.cc:3571:NotGate$1238
    connect \A $auto$rtlil.cc:3571:NotGate$1236
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1231
    connect \Y $auto$rtlil.cc:3572:AndGate$1232
    connect \B $auto$rtlil.cc:3571:NotGate$1230
    connect \A $auto$rtlil.cc:3571:NotGate$1228
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1225
    connect \Y $auto$rtlil.cc:3572:AndGate$1226
    connect \B $auto$rtlil.cc:3571:NotGate$1224
    connect \A $auto$rtlil.cc:3571:NotGate$1222
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1242
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a31oi_2
  wire output 5 \Y
  attribute \capacitance "0.0043920000"
  wire input 4 \B1
  attribute \capacitance "0.0044070000"
  wire input 3 \A3
  attribute \capacitance "0.0043430000"
  wire input 2 \A2
  attribute \capacitance "0.0044510000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1216
  wire $auto$rtlil.cc:3574:OrGate$1208
  wire $auto$rtlil.cc:3572:AndGate$1214
  wire $auto$rtlil.cc:3572:AndGate$1206
  wire $auto$rtlil.cc:3572:AndGate$1200
  wire $auto$rtlil.cc:3571:NotGate$1212
  wire $auto$rtlil.cc:3571:NotGate$1210
  wire $auto$rtlil.cc:3571:NotGate$1204
  wire $auto$rtlil.cc:3571:NotGate$1202
  wire $auto$rtlil.cc:3571:NotGate$1198
  wire $auto$rtlil.cc:3571:NotGate$1196
  cell $specify2 $auto$liberty.cc:754:execute$1220
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1219
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1218
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1217
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1211
    connect \Y $auto$rtlil.cc:3571:NotGate$1212
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1209
    connect \Y $auto$rtlil.cc:3571:NotGate$1210
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1203
    connect \Y $auto$rtlil.cc:3571:NotGate$1204
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1201
    connect \Y $auto$rtlil.cc:3571:NotGate$1202
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1197
    connect \Y $auto$rtlil.cc:3571:NotGate$1198
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1195
    connect \Y $auto$rtlil.cc:3571:NotGate$1196
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1215
    connect \Y $auto$rtlil.cc:3574:OrGate$1216
    connect \B $auto$rtlil.cc:3572:AndGate$1214
    connect \A $auto$rtlil.cc:3574:OrGate$1208
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1207
    connect \Y $auto$rtlil.cc:3574:OrGate$1208
    connect \B $auto$rtlil.cc:3572:AndGate$1206
    connect \A $auto$rtlil.cc:3572:AndGate$1200
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1213
    connect \Y $auto$rtlil.cc:3572:AndGate$1214
    connect \B $auto$rtlil.cc:3571:NotGate$1212
    connect \A $auto$rtlil.cc:3571:NotGate$1210
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1205
    connect \Y $auto$rtlil.cc:3572:AndGate$1206
    connect \B $auto$rtlil.cc:3571:NotGate$1204
    connect \A $auto$rtlil.cc:3571:NotGate$1202
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1199
    connect \Y $auto$rtlil.cc:3572:AndGate$1200
    connect \B $auto$rtlil.cc:3571:NotGate$1198
    connect \A $auto$rtlil.cc:3571:NotGate$1196
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1216
end
attribute \whitebox 1
attribute \area "6.2560000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a31oi_1
  wire output 5 \Y
  attribute \capacitance "0.0022850000"
  wire input 4 \B1
  attribute \capacitance "0.0023240000"
  wire input 3 \A3
  attribute \capacitance "0.0024260000"
  wire input 2 \A2
  attribute \capacitance "0.0022990000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1190
  wire $auto$rtlil.cc:3574:OrGate$1182
  wire $auto$rtlil.cc:3572:AndGate$1188
  wire $auto$rtlil.cc:3572:AndGate$1180
  wire $auto$rtlil.cc:3572:AndGate$1174
  wire $auto$rtlil.cc:3571:NotGate$1186
  wire $auto$rtlil.cc:3571:NotGate$1184
  wire $auto$rtlil.cc:3571:NotGate$1178
  wire $auto$rtlil.cc:3571:NotGate$1176
  wire $auto$rtlil.cc:3571:NotGate$1172
  wire $auto$rtlil.cc:3571:NotGate$1170
  cell $specify2 $auto$liberty.cc:754:execute$1194
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1193
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1192
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1191
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1185
    connect \Y $auto$rtlil.cc:3571:NotGate$1186
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1183
    connect \Y $auto$rtlil.cc:3571:NotGate$1184
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1177
    connect \Y $auto$rtlil.cc:3571:NotGate$1178
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1175
    connect \Y $auto$rtlil.cc:3571:NotGate$1176
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1171
    connect \Y $auto$rtlil.cc:3571:NotGate$1172
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1169
    connect \Y $auto$rtlil.cc:3571:NotGate$1170
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1189
    connect \Y $auto$rtlil.cc:3574:OrGate$1190
    connect \B $auto$rtlil.cc:3572:AndGate$1188
    connect \A $auto$rtlil.cc:3574:OrGate$1182
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1181
    connect \Y $auto$rtlil.cc:3574:OrGate$1182
    connect \B $auto$rtlil.cc:3572:AndGate$1180
    connect \A $auto$rtlil.cc:3572:AndGate$1174
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1187
    connect \Y $auto$rtlil.cc:3572:AndGate$1188
    connect \B $auto$rtlil.cc:3571:NotGate$1186
    connect \A $auto$rtlil.cc:3571:NotGate$1184
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1179
    connect \Y $auto$rtlil.cc:3572:AndGate$1180
    connect \B $auto$rtlil.cc:3571:NotGate$1178
    connect \A $auto$rtlil.cc:3571:NotGate$1176
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1173
    connect \Y $auto$rtlil.cc:3572:AndGate$1174
    connect \B $auto$rtlil.cc:3571:NotGate$1172
    connect \A $auto$rtlil.cc:3571:NotGate$1170
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1190
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a31o_4
  wire output 5 \X
  attribute \capacitance "0.0044590000"
  wire input 4 \B1
  attribute \capacitance "0.0049160000"
  wire input 3 \A3
  attribute \capacitance "0.0047420000"
  wire input 2 \A2
  attribute \capacitance "0.0042770000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1164
  wire $auto$rtlil.cc:3572:AndGate$1162
  wire $auto$rtlil.cc:3572:AndGate$1160
  cell $specify2 $auto$liberty.cc:754:execute$1168
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1167
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1166
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1165
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1163
    connect \Y $auto$rtlil.cc:3574:OrGate$1164
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$1162
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1161
    connect \Y $auto$rtlil.cc:3572:AndGate$1162
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1160
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1159
    connect \Y $auto$rtlil.cc:3572:AndGate$1160
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1164
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a31o_2
  wire output 5 \X
  attribute \capacitance "0.0023260000"
  wire input 4 \B1
  attribute \capacitance "0.0023730000"
  wire input 3 \A3
  attribute \capacitance "0.0023480000"
  wire input 2 \A2
  attribute \capacitance "0.0023710000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1154
  wire $auto$rtlil.cc:3572:AndGate$1152
  wire $auto$rtlil.cc:3572:AndGate$1150
  cell $specify2 $auto$liberty.cc:754:execute$1158
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1157
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1156
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1155
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1153
    connect \Y $auto$rtlil.cc:3574:OrGate$1154
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$1152
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1151
    connect \Y $auto$rtlil.cc:3572:AndGate$1152
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1150
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1149
    connect \Y $auto$rtlil.cc:3572:AndGate$1150
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1154
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a31o_1
  wire output 5 \X
  attribute \capacitance "0.0023210000"
  wire input 4 \B1
  attribute \capacitance "0.0023830000"
  wire input 3 \A3
  attribute \capacitance "0.0023720000"
  wire input 2 \A2
  attribute \capacitance "0.0023440000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1144
  wire $auto$rtlil.cc:3572:AndGate$1142
  wire $auto$rtlil.cc:3572:AndGate$1140
  cell $specify2 $auto$liberty.cc:754:execute$1148
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1147
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1146
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1145
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1143
    connect \Y $auto$rtlil.cc:3574:OrGate$1144
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$1142
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1141
    connect \Y $auto$rtlil.cc:3572:AndGate$1142
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1140
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1139
    connect \Y $auto$rtlil.cc:3572:AndGate$1140
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1144
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a311oi_4
  wire output 5 \Y
  attribute \capacitance "0.0084540000"
  wire input 6 \C1
  attribute \capacitance "0.0082960000"
  wire input 4 \B1
  attribute \capacitance "0.0086050000"
  wire input 3 \A3
  attribute \capacitance "0.0084220000"
  wire input 2 \A2
  attribute \capacitance "0.0084310000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1133
  wire $auto$rtlil.cc:3574:OrGate$1121
  wire $auto$rtlil.cc:3572:AndGate$1131
  wire $auto$rtlil.cc:3572:AndGate$1127
  wire $auto$rtlil.cc:3572:AndGate$1119
  wire $auto$rtlil.cc:3572:AndGate$1115
  wire $auto$rtlil.cc:3572:AndGate$1109
  wire $auto$rtlil.cc:3572:AndGate$1105
  wire $auto$rtlil.cc:3571:NotGate$1129
  wire $auto$rtlil.cc:3571:NotGate$1125
  wire $auto$rtlil.cc:3571:NotGate$1123
  wire $auto$rtlil.cc:3571:NotGate$1117
  wire $auto$rtlil.cc:3571:NotGate$1113
  wire $auto$rtlil.cc:3571:NotGate$1111
  wire $auto$rtlil.cc:3571:NotGate$1107
  wire $auto$rtlil.cc:3571:NotGate$1103
  wire $auto$rtlil.cc:3571:NotGate$1101
  cell $specify2 $auto$liberty.cc:754:execute$1138
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1137
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1136
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1135
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1134
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1128
    connect \Y $auto$rtlil.cc:3571:NotGate$1129
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1124
    connect \Y $auto$rtlil.cc:3571:NotGate$1125
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1122
    connect \Y $auto$rtlil.cc:3571:NotGate$1123
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1116
    connect \Y $auto$rtlil.cc:3571:NotGate$1117
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1112
    connect \Y $auto$rtlil.cc:3571:NotGate$1113
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1110
    connect \Y $auto$rtlil.cc:3571:NotGate$1111
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1106
    connect \Y $auto$rtlil.cc:3571:NotGate$1107
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1102
    connect \Y $auto$rtlil.cc:3571:NotGate$1103
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1100
    connect \Y $auto$rtlil.cc:3571:NotGate$1101
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1132
    connect \Y $auto$rtlil.cc:3574:OrGate$1133
    connect \B $auto$rtlil.cc:3572:AndGate$1131
    connect \A $auto$rtlil.cc:3574:OrGate$1121
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1120
    connect \Y $auto$rtlil.cc:3574:OrGate$1121
    connect \B $auto$rtlil.cc:3572:AndGate$1119
    connect \A $auto$rtlil.cc:3572:AndGate$1109
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1130
    connect \Y $auto$rtlil.cc:3572:AndGate$1131
    connect \B $auto$rtlil.cc:3571:NotGate$1129
    connect \A $auto$rtlil.cc:3572:AndGate$1127
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1126
    connect \Y $auto$rtlil.cc:3572:AndGate$1127
    connect \B $auto$rtlil.cc:3571:NotGate$1125
    connect \A $auto$rtlil.cc:3571:NotGate$1123
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1118
    connect \Y $auto$rtlil.cc:3572:AndGate$1119
    connect \B $auto$rtlil.cc:3571:NotGate$1117
    connect \A $auto$rtlil.cc:3572:AndGate$1115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1114
    connect \Y $auto$rtlil.cc:3572:AndGate$1115
    connect \B $auto$rtlil.cc:3571:NotGate$1113
    connect \A $auto$rtlil.cc:3571:NotGate$1111
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1108
    connect \Y $auto$rtlil.cc:3572:AndGate$1109
    connect \B $auto$rtlil.cc:3571:NotGate$1107
    connect \A $auto$rtlil.cc:3572:AndGate$1105
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1104
    connect \Y $auto$rtlil.cc:3572:AndGate$1105
    connect \B $auto$rtlil.cc:3571:NotGate$1103
    connect \A $auto$rtlil.cc:3571:NotGate$1101
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1133
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a311oi_2
  wire output 5 \Y
  attribute \capacitance "0.0043080000"
  wire input 6 \C1
  attribute \capacitance "0.0043140000"
  wire input 4 \B1
  attribute \capacitance "0.0043690000"
  wire input 3 \A3
  attribute \capacitance "0.0043240000"
  wire input 2 \A2
  attribute \capacitance "0.0044240000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1094
  wire $auto$rtlil.cc:3574:OrGate$1082
  wire $auto$rtlil.cc:3572:AndGate$1092
  wire $auto$rtlil.cc:3572:AndGate$1088
  wire $auto$rtlil.cc:3572:AndGate$1080
  wire $auto$rtlil.cc:3572:AndGate$1076
  wire $auto$rtlil.cc:3572:AndGate$1070
  wire $auto$rtlil.cc:3572:AndGate$1066
  wire $auto$rtlil.cc:3571:NotGate$1090
  wire $auto$rtlil.cc:3571:NotGate$1086
  wire $auto$rtlil.cc:3571:NotGate$1084
  wire $auto$rtlil.cc:3571:NotGate$1078
  wire $auto$rtlil.cc:3571:NotGate$1074
  wire $auto$rtlil.cc:3571:NotGate$1072
  wire $auto$rtlil.cc:3571:NotGate$1068
  wire $auto$rtlil.cc:3571:NotGate$1064
  wire $auto$rtlil.cc:3571:NotGate$1062
  cell $specify2 $auto$liberty.cc:754:execute$1099
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1098
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1097
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1096
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1095
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1089
    connect \Y $auto$rtlil.cc:3571:NotGate$1090
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1085
    connect \Y $auto$rtlil.cc:3571:NotGate$1086
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1083
    connect \Y $auto$rtlil.cc:3571:NotGate$1084
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1077
    connect \Y $auto$rtlil.cc:3571:NotGate$1078
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1073
    connect \Y $auto$rtlil.cc:3571:NotGate$1074
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1071
    connect \Y $auto$rtlil.cc:3571:NotGate$1072
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1067
    connect \Y $auto$rtlil.cc:3571:NotGate$1068
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1063
    connect \Y $auto$rtlil.cc:3571:NotGate$1064
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1061
    connect \Y $auto$rtlil.cc:3571:NotGate$1062
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1093
    connect \Y $auto$rtlil.cc:3574:OrGate$1094
    connect \B $auto$rtlil.cc:3572:AndGate$1092
    connect \A $auto$rtlil.cc:3574:OrGate$1082
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1081
    connect \Y $auto$rtlil.cc:3574:OrGate$1082
    connect \B $auto$rtlil.cc:3572:AndGate$1080
    connect \A $auto$rtlil.cc:3572:AndGate$1070
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1091
    connect \Y $auto$rtlil.cc:3572:AndGate$1092
    connect \B $auto$rtlil.cc:3571:NotGate$1090
    connect \A $auto$rtlil.cc:3572:AndGate$1088
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1087
    connect \Y $auto$rtlil.cc:3572:AndGate$1088
    connect \B $auto$rtlil.cc:3571:NotGate$1086
    connect \A $auto$rtlil.cc:3571:NotGate$1084
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1079
    connect \Y $auto$rtlil.cc:3572:AndGate$1080
    connect \B $auto$rtlil.cc:3571:NotGate$1078
    connect \A $auto$rtlil.cc:3572:AndGate$1076
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1075
    connect \Y $auto$rtlil.cc:3572:AndGate$1076
    connect \B $auto$rtlil.cc:3571:NotGate$1074
    connect \A $auto$rtlil.cc:3571:NotGate$1072
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1069
    connect \Y $auto$rtlil.cc:3572:AndGate$1070
    connect \B $auto$rtlil.cc:3571:NotGate$1068
    connect \A $auto$rtlil.cc:3572:AndGate$1066
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1065
    connect \Y $auto$rtlil.cc:3572:AndGate$1066
    connect \B $auto$rtlil.cc:3571:NotGate$1064
    connect \A $auto$rtlil.cc:3571:NotGate$1062
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1094
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a311oi_1
  wire output 5 \Y
  attribute \capacitance "0.0022830000"
  wire input 6 \C1
  attribute \capacitance "0.0023310000"
  wire input 4 \B1
  attribute \capacitance "0.0023110000"
  wire input 3 \A3
  attribute \capacitance "0.0023420000"
  wire input 2 \A2
  attribute \capacitance "0.0023740000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1055
  wire $auto$rtlil.cc:3574:OrGate$1043
  wire $auto$rtlil.cc:3572:AndGate$1053
  wire $auto$rtlil.cc:3572:AndGate$1049
  wire $auto$rtlil.cc:3572:AndGate$1041
  wire $auto$rtlil.cc:3572:AndGate$1037
  wire $auto$rtlil.cc:3572:AndGate$1031
  wire $auto$rtlil.cc:3572:AndGate$1027
  wire $auto$rtlil.cc:3571:NotGate$1051
  wire $auto$rtlil.cc:3571:NotGate$1047
  wire $auto$rtlil.cc:3571:NotGate$1045
  wire $auto$rtlil.cc:3571:NotGate$1039
  wire $auto$rtlil.cc:3571:NotGate$1035
  wire $auto$rtlil.cc:3571:NotGate$1033
  wire $auto$rtlil.cc:3571:NotGate$1029
  wire $auto$rtlil.cc:3571:NotGate$1025
  wire $auto$rtlil.cc:3571:NotGate$1023
  cell $specify2 $auto$liberty.cc:754:execute$1060
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1059
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1058
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1057
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$1056
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1050
    connect \Y $auto$rtlil.cc:3571:NotGate$1051
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1046
    connect \Y $auto$rtlil.cc:3571:NotGate$1047
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1044
    connect \Y $auto$rtlil.cc:3571:NotGate$1045
    connect \A \A3
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1038
    connect \Y $auto$rtlil.cc:3571:NotGate$1039
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1034
    connect \Y $auto$rtlil.cc:3571:NotGate$1035
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1032
    connect \Y $auto$rtlil.cc:3571:NotGate$1033
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1028
    connect \Y $auto$rtlil.cc:3571:NotGate$1029
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1024
    connect \Y $auto$rtlil.cc:3571:NotGate$1025
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1022
    connect \Y $auto$rtlil.cc:3571:NotGate$1023
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1054
    connect \Y $auto$rtlil.cc:3574:OrGate$1055
    connect \B $auto$rtlil.cc:3572:AndGate$1053
    connect \A $auto$rtlil.cc:3574:OrGate$1043
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1042
    connect \Y $auto$rtlil.cc:3574:OrGate$1043
    connect \B $auto$rtlil.cc:3572:AndGate$1041
    connect \A $auto$rtlil.cc:3572:AndGate$1031
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1052
    connect \Y $auto$rtlil.cc:3572:AndGate$1053
    connect \B $auto$rtlil.cc:3571:NotGate$1051
    connect \A $auto$rtlil.cc:3572:AndGate$1049
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1048
    connect \Y $auto$rtlil.cc:3572:AndGate$1049
    connect \B $auto$rtlil.cc:3571:NotGate$1047
    connect \A $auto$rtlil.cc:3571:NotGate$1045
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1040
    connect \Y $auto$rtlil.cc:3572:AndGate$1041
    connect \B $auto$rtlil.cc:3571:NotGate$1039
    connect \A $auto$rtlil.cc:3572:AndGate$1037
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1036
    connect \Y $auto$rtlil.cc:3572:AndGate$1037
    connect \B $auto$rtlil.cc:3571:NotGate$1035
    connect \A $auto$rtlil.cc:3571:NotGate$1033
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1030
    connect \Y $auto$rtlil.cc:3572:AndGate$1031
    connect \B $auto$rtlil.cc:3571:NotGate$1029
    connect \A $auto$rtlil.cc:3572:AndGate$1027
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1026
    connect \Y $auto$rtlil.cc:3572:AndGate$1027
    connect \B $auto$rtlil.cc:3571:NotGate$1025
    connect \A $auto$rtlil.cc:3571:NotGate$1023
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$1055
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a311o_4
  wire output 5 \X
  attribute \capacitance "0.0042640000"
  wire input 6 \C1
  attribute \capacitance "0.0042840000"
  wire input 4 \B1
  attribute \capacitance "0.0043800000"
  wire input 3 \A3
  attribute \capacitance "0.0043190000"
  wire input 2 \A2
  attribute \capacitance "0.0042440000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1016
  wire $auto$rtlil.cc:3574:OrGate$1014
  wire $auto$rtlil.cc:3572:AndGate$1012
  wire $auto$rtlil.cc:3572:AndGate$1010
  cell $specify2 $auto$liberty.cc:754:execute$1021
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1020
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1019
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1018
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1017
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1015
    connect \Y $auto$rtlil.cc:3574:OrGate$1016
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$1014
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1013
    connect \Y $auto$rtlil.cc:3574:OrGate$1014
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$1012
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1011
    connect \Y $auto$rtlil.cc:3572:AndGate$1012
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$1010
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1009
    connect \Y $auto$rtlil.cc:3572:AndGate$1010
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1016
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a311o_2
  wire output 5 \X
  attribute \capacitance "0.0022340000"
  wire input 6 \C1
  attribute \capacitance "0.0022710000"
  wire input 4 \B1
  attribute \capacitance "0.0023440000"
  wire input 3 \A3
  attribute \capacitance "0.0023050000"
  wire input 2 \A2
  attribute \capacitance "0.0022790000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$1003
  wire $auto$rtlil.cc:3574:OrGate$1001
  wire $auto$rtlil.cc:3572:AndGate$999
  wire $auto$rtlil.cc:3572:AndGate$997
  cell $specify2 $auto$liberty.cc:754:execute$1008
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1007
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1006
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1005
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$1004
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1002
    connect \Y $auto$rtlil.cc:3574:OrGate$1003
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$1001
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1000
    connect \Y $auto$rtlil.cc:3574:OrGate$1001
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$999
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$998
    connect \Y $auto$rtlil.cc:3572:AndGate$999
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$997
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$996
    connect \Y $auto$rtlil.cc:3572:AndGate$997
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$1003
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a311o_1
  wire output 5 \X
  attribute \capacitance "0.0022530000"
  wire input 6 \C1
  attribute \capacitance "0.0023380000"
  wire input 4 \B1
  attribute \capacitance "0.0023750000"
  wire input 3 \A3
  attribute \capacitance "0.0023030000"
  wire input 2 \A2
  attribute \capacitance "0.0022720000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$990
  wire $auto$rtlil.cc:3574:OrGate$988
  wire $auto$rtlil.cc:3572:AndGate$986
  wire $auto$rtlil.cc:3572:AndGate$984
  cell $specify2 $auto$liberty.cc:754:execute$995
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$994
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$993
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A3
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$992
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$991
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$989
    connect \Y $auto$rtlil.cc:3574:OrGate$990
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$988
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$987
    connect \Y $auto$rtlil.cc:3574:OrGate$988
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$986
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$985
    connect \Y $auto$rtlil.cc:3572:AndGate$986
    connect \B \A3
    connect \A $auto$rtlil.cc:3572:AndGate$984
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$983
    connect \Y $auto$rtlil.cc:3572:AndGate$984
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$990
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2bb2oi_4
  wire output 3 \Y
  attribute \capacitance "0.0085110000"
  wire input 2 \B2
  attribute \capacitance "0.0091800000"
  wire input 1 \B1
  attribute \capacitance "0.0087550000"
  wire input 5 \A2_N
  attribute \capacitance "0.0087620000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$978
  wire $auto$rtlil.cc:3574:OrGate$972
  wire $auto$rtlil.cc:3574:OrGate$966
  wire $auto$rtlil.cc:3572:AndGate$976
  wire $auto$rtlil.cc:3572:AndGate$970
  wire $auto$rtlil.cc:3572:AndGate$964
  wire $auto$rtlil.cc:3572:AndGate$960
  wire $auto$rtlil.cc:3571:NotGate$974
  wire $auto$rtlil.cc:3571:NotGate$968
  wire $auto$rtlil.cc:3571:NotGate$962
  wire $auto$rtlil.cc:3571:NotGate$958
  cell $specify2 $auto$liberty.cc:754:execute$982
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$981
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$980
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$979
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$973
    connect \Y $auto$rtlil.cc:3571:NotGate$974
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$967
    connect \Y $auto$rtlil.cc:3571:NotGate$968
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$961
    connect \Y $auto$rtlil.cc:3571:NotGate$962
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$957
    connect \Y $auto$rtlil.cc:3571:NotGate$958
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$977
    connect \Y $auto$rtlil.cc:3574:OrGate$978
    connect \B $auto$rtlil.cc:3572:AndGate$976
    connect \A $auto$rtlil.cc:3574:OrGate$972
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$971
    connect \Y $auto$rtlil.cc:3574:OrGate$972
    connect \B $auto$rtlil.cc:3572:AndGate$970
    connect \A $auto$rtlil.cc:3574:OrGate$966
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$965
    connect \Y $auto$rtlil.cc:3574:OrGate$966
    connect \B $auto$rtlil.cc:3572:AndGate$964
    connect \A $auto$rtlil.cc:3572:AndGate$960
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$975
    connect \Y $auto$rtlil.cc:3572:AndGate$976
    connect \B $auto$rtlil.cc:3571:NotGate$974
    connect \A \A2_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$969
    connect \Y $auto$rtlil.cc:3572:AndGate$970
    connect \B $auto$rtlil.cc:3571:NotGate$968
    connect \A \A2_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$963
    connect \Y $auto$rtlil.cc:3572:AndGate$964
    connect \B $auto$rtlil.cc:3571:NotGate$962
    connect \A \A1_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$959
    connect \Y $auto$rtlil.cc:3572:AndGate$960
    connect \B $auto$rtlil.cc:3571:NotGate$958
    connect \A \A1_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$978
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2bb2oi_2
  wire output 3 \Y
  attribute \capacitance "0.0043360000"
  wire input 2 \B2
  attribute \capacitance "0.0047990000"
  wire input 1 \B1
  attribute \capacitance "0.0044340000"
  wire input 5 \A2_N
  attribute \capacitance "0.0045730000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$952
  wire $auto$rtlil.cc:3574:OrGate$946
  wire $auto$rtlil.cc:3574:OrGate$940
  wire $auto$rtlil.cc:3572:AndGate$950
  wire $auto$rtlil.cc:3572:AndGate$944
  wire $auto$rtlil.cc:3572:AndGate$938
  wire $auto$rtlil.cc:3572:AndGate$934
  wire $auto$rtlil.cc:3571:NotGate$948
  wire $auto$rtlil.cc:3571:NotGate$942
  wire $auto$rtlil.cc:3571:NotGate$936
  wire $auto$rtlil.cc:3571:NotGate$932
  cell $specify2 $auto$liberty.cc:754:execute$956
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$955
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$954
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$953
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$947
    connect \Y $auto$rtlil.cc:3571:NotGate$948
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$941
    connect \Y $auto$rtlil.cc:3571:NotGate$942
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$935
    connect \Y $auto$rtlil.cc:3571:NotGate$936
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$931
    connect \Y $auto$rtlil.cc:3571:NotGate$932
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$951
    connect \Y $auto$rtlil.cc:3574:OrGate$952
    connect \B $auto$rtlil.cc:3572:AndGate$950
    connect \A $auto$rtlil.cc:3574:OrGate$946
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$945
    connect \Y $auto$rtlil.cc:3574:OrGate$946
    connect \B $auto$rtlil.cc:3572:AndGate$944
    connect \A $auto$rtlil.cc:3574:OrGate$940
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$939
    connect \Y $auto$rtlil.cc:3574:OrGate$940
    connect \B $auto$rtlil.cc:3572:AndGate$938
    connect \A $auto$rtlil.cc:3572:AndGate$934
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$949
    connect \Y $auto$rtlil.cc:3572:AndGate$950
    connect \B $auto$rtlil.cc:3571:NotGate$948
    connect \A \A2_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$943
    connect \Y $auto$rtlil.cc:3572:AndGate$944
    connect \B $auto$rtlil.cc:3571:NotGate$942
    connect \A \A2_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$937
    connect \Y $auto$rtlil.cc:3572:AndGate$938
    connect \B $auto$rtlil.cc:3571:NotGate$936
    connect \A \A1_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$933
    connect \Y $auto$rtlil.cc:3572:AndGate$934
    connect \B $auto$rtlil.cc:3571:NotGate$932
    connect \A \A1_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$952
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2bb2oi_1
  wire output 3 \Y
  attribute \capacitance "0.0024190000"
  wire input 2 \B2
  attribute \capacitance "0.0023450000"
  wire input 1 \B1
  attribute \capacitance "0.0024790000"
  wire input 5 \A2_N
  attribute \capacitance "0.0023790000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$926
  wire $auto$rtlil.cc:3574:OrGate$920
  wire $auto$rtlil.cc:3574:OrGate$914
  wire $auto$rtlil.cc:3572:AndGate$924
  wire $auto$rtlil.cc:3572:AndGate$918
  wire $auto$rtlil.cc:3572:AndGate$912
  wire $auto$rtlil.cc:3572:AndGate$908
  wire $auto$rtlil.cc:3571:NotGate$922
  wire $auto$rtlil.cc:3571:NotGate$916
  wire $auto$rtlil.cc:3571:NotGate$910
  wire $auto$rtlil.cc:3571:NotGate$906
  cell $specify2 $auto$liberty.cc:754:execute$930
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$929
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$928
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$927
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$921
    connect \Y $auto$rtlil.cc:3571:NotGate$922
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$915
    connect \Y $auto$rtlil.cc:3571:NotGate$916
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$909
    connect \Y $auto$rtlil.cc:3571:NotGate$910
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$905
    connect \Y $auto$rtlil.cc:3571:NotGate$906
    connect \A \B1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$925
    connect \Y $auto$rtlil.cc:3574:OrGate$926
    connect \B $auto$rtlil.cc:3572:AndGate$924
    connect \A $auto$rtlil.cc:3574:OrGate$920
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$919
    connect \Y $auto$rtlil.cc:3574:OrGate$920
    connect \B $auto$rtlil.cc:3572:AndGate$918
    connect \A $auto$rtlil.cc:3574:OrGate$914
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$913
    connect \Y $auto$rtlil.cc:3574:OrGate$914
    connect \B $auto$rtlil.cc:3572:AndGate$912
    connect \A $auto$rtlil.cc:3572:AndGate$908
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$923
    connect \Y $auto$rtlil.cc:3572:AndGate$924
    connect \B $auto$rtlil.cc:3571:NotGate$922
    connect \A \A2_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$917
    connect \Y $auto$rtlil.cc:3572:AndGate$918
    connect \B $auto$rtlil.cc:3571:NotGate$916
    connect \A \A2_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$911
    connect \Y $auto$rtlil.cc:3572:AndGate$912
    connect \B $auto$rtlil.cc:3571:NotGate$910
    connect \A \A1_N
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$907
    connect \Y $auto$rtlil.cc:3572:AndGate$908
    connect \B $auto$rtlil.cc:3571:NotGate$906
    connect \A \A1_N
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$926
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2bb2o_4
  wire output 3 \X
  attribute \capacitance "0.0043600000"
  wire input 2 \B2
  attribute \capacitance "0.0047680000"
  wire input 1 \B1
  attribute \capacitance "0.0044270000"
  wire input 5 \A2_N
  attribute \capacitance "0.0049000000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$900
  wire $auto$rtlil.cc:3572:AndGate$898
  wire $auto$rtlil.cc:3572:AndGate$892
  wire $auto$rtlil.cc:3571:NotGate$896
  wire $auto$rtlil.cc:3571:NotGate$894
  cell $specify2 $auto$liberty.cc:754:execute$904
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$903
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$902
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$901
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$895
    connect \Y $auto$rtlil.cc:3571:NotGate$896
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$893
    connect \Y $auto$rtlil.cc:3571:NotGate$894
    connect \A \A1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$899
    connect \Y $auto$rtlil.cc:3574:OrGate$900
    connect \B $auto$rtlil.cc:3572:AndGate$898
    connect \A $auto$rtlil.cc:3572:AndGate$892
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$897
    connect \Y $auto$rtlil.cc:3572:AndGate$898
    connect \B $auto$rtlil.cc:3571:NotGate$896
    connect \A $auto$rtlil.cc:3571:NotGate$894
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$891
    connect \Y $auto$rtlil.cc:3572:AndGate$892
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$900
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2bb2o_2
  wire output 3 \X
  attribute \capacitance "0.0017960000"
  wire input 2 \B2
  attribute \capacitance "0.0017260000"
  wire input 1 \B1
  attribute \capacitance "0.0017070000"
  wire input 5 \A2_N
  attribute \capacitance "0.0016570000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$886
  wire $auto$rtlil.cc:3572:AndGate$884
  wire $auto$rtlil.cc:3572:AndGate$878
  wire $auto$rtlil.cc:3571:NotGate$882
  wire $auto$rtlil.cc:3571:NotGate$880
  cell $specify2 $auto$liberty.cc:754:execute$890
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$889
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$888
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$887
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$881
    connect \Y $auto$rtlil.cc:3571:NotGate$882
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$879
    connect \Y $auto$rtlil.cc:3571:NotGate$880
    connect \A \A1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$885
    connect \Y $auto$rtlil.cc:3574:OrGate$886
    connect \B $auto$rtlil.cc:3572:AndGate$884
    connect \A $auto$rtlil.cc:3572:AndGate$878
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$883
    connect \Y $auto$rtlil.cc:3572:AndGate$884
    connect \B $auto$rtlil.cc:3571:NotGate$882
    connect \A $auto$rtlil.cc:3571:NotGate$880
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$877
    connect \Y $auto$rtlil.cc:3572:AndGate$878
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$886
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2bb2o_1
  wire output 3 \X
  attribute \capacitance "0.0015660000"
  wire input 2 \B2
  attribute \capacitance "0.0014910000"
  wire input 1 \B1
  attribute \capacitance "0.0014370000"
  wire input 5 \A2_N
  attribute \capacitance "0.0013830000"
  wire input 4 \A1_N
  wire $auto$rtlil.cc:3574:OrGate$872
  wire $auto$rtlil.cc:3572:AndGate$870
  wire $auto$rtlil.cc:3572:AndGate$864
  wire $auto$rtlil.cc:3571:NotGate$868
  wire $auto$rtlil.cc:3571:NotGate$866
  cell $specify2 $auto$liberty.cc:754:execute$876
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$875
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$874
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$873
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$867
    connect \Y $auto$rtlil.cc:3571:NotGate$868
    connect \A \A2_N
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$865
    connect \Y $auto$rtlil.cc:3571:NotGate$866
    connect \A \A1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$871
    connect \Y $auto$rtlil.cc:3574:OrGate$872
    connect \B $auto$rtlil.cc:3572:AndGate$870
    connect \A $auto$rtlil.cc:3572:AndGate$864
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$869
    connect \Y $auto$rtlil.cc:3572:AndGate$870
    connect \B $auto$rtlil.cc:3571:NotGate$868
    connect \A $auto$rtlil.cc:3571:NotGate$866
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$863
    connect \Y $auto$rtlil.cc:3572:AndGate$864
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$872
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a22oi_4
  wire output 5 \Y
  attribute \capacitance "0.0085430000"
  wire input 4 \B2
  attribute \capacitance "0.0083380000"
  wire input 3 \B1
  attribute \capacitance "0.0086170000"
  wire input 2 \A2
  attribute \capacitance "0.0083100000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$858
  wire $auto$rtlil.cc:3574:OrGate$850
  wire $auto$rtlil.cc:3574:OrGate$842
  wire $auto$rtlil.cc:3572:AndGate$856
  wire $auto$rtlil.cc:3572:AndGate$848
  wire $auto$rtlil.cc:3572:AndGate$840
  wire $auto$rtlil.cc:3572:AndGate$834
  wire $auto$rtlil.cc:3571:NotGate$854
  wire $auto$rtlil.cc:3571:NotGate$852
  wire $auto$rtlil.cc:3571:NotGate$846
  wire $auto$rtlil.cc:3571:NotGate$844
  wire $auto$rtlil.cc:3571:NotGate$838
  wire $auto$rtlil.cc:3571:NotGate$836
  wire $auto$rtlil.cc:3571:NotGate$832
  wire $auto$rtlil.cc:3571:NotGate$830
  cell $specify2 $auto$liberty.cc:754:execute$862
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$861
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$860
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$859
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$853
    connect \Y $auto$rtlil.cc:3571:NotGate$854
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$851
    connect \Y $auto$rtlil.cc:3571:NotGate$852
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$845
    connect \Y $auto$rtlil.cc:3571:NotGate$846
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$843
    connect \Y $auto$rtlil.cc:3571:NotGate$844
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$837
    connect \Y $auto$rtlil.cc:3571:NotGate$838
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$835
    connect \Y $auto$rtlil.cc:3571:NotGate$836
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$831
    connect \Y $auto$rtlil.cc:3571:NotGate$832
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$829
    connect \Y $auto$rtlil.cc:3571:NotGate$830
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$857
    connect \Y $auto$rtlil.cc:3574:OrGate$858
    connect \B $auto$rtlil.cc:3572:AndGate$856
    connect \A $auto$rtlil.cc:3574:OrGate$850
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$849
    connect \Y $auto$rtlil.cc:3574:OrGate$850
    connect \B $auto$rtlil.cc:3572:AndGate$848
    connect \A $auto$rtlil.cc:3574:OrGate$842
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$841
    connect \Y $auto$rtlil.cc:3574:OrGate$842
    connect \B $auto$rtlil.cc:3572:AndGate$840
    connect \A $auto$rtlil.cc:3572:AndGate$834
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$855
    connect \Y $auto$rtlil.cc:3572:AndGate$856
    connect \B $auto$rtlil.cc:3571:NotGate$854
    connect \A $auto$rtlil.cc:3571:NotGate$852
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$847
    connect \Y $auto$rtlil.cc:3572:AndGate$848
    connect \B $auto$rtlil.cc:3571:NotGate$846
    connect \A $auto$rtlil.cc:3571:NotGate$844
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$839
    connect \Y $auto$rtlil.cc:3572:AndGate$840
    connect \B $auto$rtlil.cc:3571:NotGate$838
    connect \A $auto$rtlil.cc:3571:NotGate$836
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$833
    connect \Y $auto$rtlil.cc:3572:AndGate$834
    connect \B $auto$rtlil.cc:3571:NotGate$832
    connect \A $auto$rtlil.cc:3571:NotGate$830
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$858
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a22oi_2
  wire output 5 \Y
  attribute \capacitance "0.0042690000"
  wire input 4 \B2
  attribute \capacitance "0.0042340000"
  wire input 3 \B1
  attribute \capacitance "0.0043650000"
  wire input 2 \A2
  attribute \capacitance "0.0042620000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$824
  wire $auto$rtlil.cc:3574:OrGate$816
  wire $auto$rtlil.cc:3574:OrGate$808
  wire $auto$rtlil.cc:3572:AndGate$822
  wire $auto$rtlil.cc:3572:AndGate$814
  wire $auto$rtlil.cc:3572:AndGate$806
  wire $auto$rtlil.cc:3572:AndGate$800
  wire $auto$rtlil.cc:3571:NotGate$820
  wire $auto$rtlil.cc:3571:NotGate$818
  wire $auto$rtlil.cc:3571:NotGate$812
  wire $auto$rtlil.cc:3571:NotGate$810
  wire $auto$rtlil.cc:3571:NotGate$804
  wire $auto$rtlil.cc:3571:NotGate$802
  wire $auto$rtlil.cc:3571:NotGate$798
  wire $auto$rtlil.cc:3571:NotGate$796
  cell $specify2 $auto$liberty.cc:754:execute$828
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$827
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$826
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$825
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$819
    connect \Y $auto$rtlil.cc:3571:NotGate$820
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$817
    connect \Y $auto$rtlil.cc:3571:NotGate$818
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$811
    connect \Y $auto$rtlil.cc:3571:NotGate$812
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$809
    connect \Y $auto$rtlil.cc:3571:NotGate$810
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$803
    connect \Y $auto$rtlil.cc:3571:NotGate$804
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$801
    connect \Y $auto$rtlil.cc:3571:NotGate$802
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$797
    connect \Y $auto$rtlil.cc:3571:NotGate$798
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$795
    connect \Y $auto$rtlil.cc:3571:NotGate$796
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$823
    connect \Y $auto$rtlil.cc:3574:OrGate$824
    connect \B $auto$rtlil.cc:3572:AndGate$822
    connect \A $auto$rtlil.cc:3574:OrGate$816
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$815
    connect \Y $auto$rtlil.cc:3574:OrGate$816
    connect \B $auto$rtlil.cc:3572:AndGate$814
    connect \A $auto$rtlil.cc:3574:OrGate$808
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$807
    connect \Y $auto$rtlil.cc:3574:OrGate$808
    connect \B $auto$rtlil.cc:3572:AndGate$806
    connect \A $auto$rtlil.cc:3572:AndGate$800
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$821
    connect \Y $auto$rtlil.cc:3572:AndGate$822
    connect \B $auto$rtlil.cc:3571:NotGate$820
    connect \A $auto$rtlil.cc:3571:NotGate$818
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$813
    connect \Y $auto$rtlil.cc:3572:AndGate$814
    connect \B $auto$rtlil.cc:3571:NotGate$812
    connect \A $auto$rtlil.cc:3571:NotGate$810
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$805
    connect \Y $auto$rtlil.cc:3572:AndGate$806
    connect \B $auto$rtlil.cc:3571:NotGate$804
    connect \A $auto$rtlil.cc:3571:NotGate$802
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$799
    connect \Y $auto$rtlil.cc:3572:AndGate$800
    connect \B $auto$rtlil.cc:3571:NotGate$798
    connect \A $auto$rtlil.cc:3571:NotGate$796
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$824
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a22oi_1
  wire output 5 \Y
  attribute \capacitance "0.0023220000"
  wire input 4 \B2
  attribute \capacitance "0.0023420000"
  wire input 3 \B1
  attribute \capacitance "0.0023770000"
  wire input 2 \A2
  attribute \capacitance "0.0023600000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$790
  wire $auto$rtlil.cc:3574:OrGate$782
  wire $auto$rtlil.cc:3574:OrGate$774
  wire $auto$rtlil.cc:3572:AndGate$788
  wire $auto$rtlil.cc:3572:AndGate$780
  wire $auto$rtlil.cc:3572:AndGate$772
  wire $auto$rtlil.cc:3572:AndGate$766
  wire $auto$rtlil.cc:3571:NotGate$786
  wire $auto$rtlil.cc:3571:NotGate$784
  wire $auto$rtlil.cc:3571:NotGate$778
  wire $auto$rtlil.cc:3571:NotGate$776
  wire $auto$rtlil.cc:3571:NotGate$770
  wire $auto$rtlil.cc:3571:NotGate$768
  wire $auto$rtlil.cc:3571:NotGate$764
  wire $auto$rtlil.cc:3571:NotGate$762
  cell $specify2 $auto$liberty.cc:754:execute$794
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$793
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$792
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$791
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$785
    connect \Y $auto$rtlil.cc:3571:NotGate$786
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$783
    connect \Y $auto$rtlil.cc:3571:NotGate$784
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$777
    connect \Y $auto$rtlil.cc:3571:NotGate$778
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$775
    connect \Y $auto$rtlil.cc:3571:NotGate$776
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$769
    connect \Y $auto$rtlil.cc:3571:NotGate$770
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$767
    connect \Y $auto$rtlil.cc:3571:NotGate$768
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$763
    connect \Y $auto$rtlil.cc:3571:NotGate$764
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$761
    connect \Y $auto$rtlil.cc:3571:NotGate$762
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$789
    connect \Y $auto$rtlil.cc:3574:OrGate$790
    connect \B $auto$rtlil.cc:3572:AndGate$788
    connect \A $auto$rtlil.cc:3574:OrGate$782
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$781
    connect \Y $auto$rtlil.cc:3574:OrGate$782
    connect \B $auto$rtlil.cc:3572:AndGate$780
    connect \A $auto$rtlil.cc:3574:OrGate$774
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$773
    connect \Y $auto$rtlil.cc:3574:OrGate$774
    connect \B $auto$rtlil.cc:3572:AndGate$772
    connect \A $auto$rtlil.cc:3572:AndGate$766
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$787
    connect \Y $auto$rtlil.cc:3572:AndGate$788
    connect \B $auto$rtlil.cc:3571:NotGate$786
    connect \A $auto$rtlil.cc:3571:NotGate$784
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$779
    connect \Y $auto$rtlil.cc:3572:AndGate$780
    connect \B $auto$rtlil.cc:3571:NotGate$778
    connect \A $auto$rtlil.cc:3571:NotGate$776
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$771
    connect \Y $auto$rtlil.cc:3572:AndGate$772
    connect \B $auto$rtlil.cc:3571:NotGate$770
    connect \A $auto$rtlil.cc:3571:NotGate$768
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$765
    connect \Y $auto$rtlil.cc:3572:AndGate$766
    connect \B $auto$rtlil.cc:3571:NotGate$764
    connect \A $auto$rtlil.cc:3571:NotGate$762
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$790
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a22o_4
  wire output 5 \X
  attribute \capacitance "0.0048580000"
  wire input 4 \B2
  attribute \capacitance "0.0043360000"
  wire input 3 \B1
  attribute \capacitance "0.0047870000"
  wire input 2 \A2
  attribute \capacitance "0.0043320000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$756
  wire $auto$rtlil.cc:3572:AndGate$754
  wire $auto$rtlil.cc:3572:AndGate$752
  cell $specify2 $auto$liberty.cc:754:execute$760
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$759
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$758
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$757
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$755
    connect \Y $auto$rtlil.cc:3574:OrGate$756
    connect \B $auto$rtlil.cc:3572:AndGate$754
    connect \A $auto$rtlil.cc:3572:AndGate$752
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$753
    connect \Y $auto$rtlil.cc:3572:AndGate$754
    connect \B \A2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$751
    connect \Y $auto$rtlil.cc:3572:AndGate$752
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$756
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a22o_2
  wire output 5 \X
  attribute \capacitance "0.0023200000"
  wire input 4 \B2
  attribute \capacitance "0.0023610000"
  wire input 3 \B1
  attribute \capacitance "0.0023740000"
  wire input 2 \A2
  attribute \capacitance "0.0023350000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$746
  wire $auto$rtlil.cc:3572:AndGate$744
  wire $auto$rtlil.cc:3572:AndGate$742
  cell $specify2 $auto$liberty.cc:754:execute$750
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$749
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$748
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$747
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$745
    connect \Y $auto$rtlil.cc:3574:OrGate$746
    connect \B $auto$rtlil.cc:3572:AndGate$744
    connect \A $auto$rtlil.cc:3572:AndGate$742
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$743
    connect \Y $auto$rtlil.cc:3572:AndGate$744
    connect \B \A2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$741
    connect \Y $auto$rtlil.cc:3572:AndGate$742
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$746
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a22o_1
  wire output 5 \X
  attribute \capacitance "0.0023240000"
  wire input 4 \B2
  attribute \capacitance "0.0023750000"
  wire input 3 \B1
  attribute \capacitance "0.0023920000"
  wire input 2 \A2
  attribute \capacitance "0.0023470000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$736
  wire $auto$rtlil.cc:3572:AndGate$734
  wire $auto$rtlil.cc:3572:AndGate$732
  cell $specify2 $auto$liberty.cc:754:execute$740
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$739
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$738
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$737
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$735
    connect \Y $auto$rtlil.cc:3574:OrGate$736
    connect \B $auto$rtlil.cc:3572:AndGate$734
    connect \A $auto$rtlil.cc:3572:AndGate$732
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$733
    connect \Y $auto$rtlil.cc:3572:AndGate$734
    connect \B \A2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$731
    connect \Y $auto$rtlil.cc:3572:AndGate$732
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$736
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a222oi_1
  wire output 5 \Y
  attribute \capacitance "0.0022990000"
  wire input 7 \C2
  attribute \capacitance "0.0022600000"
  wire input 6 \C1
  attribute \capacitance "0.0022960000"
  wire input 4 \B2
  attribute \capacitance "0.0022360000"
  wire input 3 \B1
  attribute \capacitance "0.0022470000"
  wire input 2 \A2
  attribute \capacitance "0.0022100000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$724
  wire $auto$rtlil.cc:3574:OrGate$712
  wire $auto$rtlil.cc:3574:OrGate$700
  wire $auto$rtlil.cc:3574:OrGate$688
  wire $auto$rtlil.cc:3574:OrGate$676
  wire $auto$rtlil.cc:3574:OrGate$664
  wire $auto$rtlil.cc:3574:OrGate$652
  wire $auto$rtlil.cc:3572:AndGate$722
  wire $auto$rtlil.cc:3572:AndGate$718
  wire $auto$rtlil.cc:3572:AndGate$710
  wire $auto$rtlil.cc:3572:AndGate$706
  wire $auto$rtlil.cc:3572:AndGate$698
  wire $auto$rtlil.cc:3572:AndGate$694
  wire $auto$rtlil.cc:3572:AndGate$686
  wire $auto$rtlil.cc:3572:AndGate$682
  wire $auto$rtlil.cc:3572:AndGate$674
  wire $auto$rtlil.cc:3572:AndGate$670
  wire $auto$rtlil.cc:3572:AndGate$662
  wire $auto$rtlil.cc:3572:AndGate$658
  wire $auto$rtlil.cc:3572:AndGate$650
  wire $auto$rtlil.cc:3572:AndGate$646
  wire $auto$rtlil.cc:3572:AndGate$640
  wire $auto$rtlil.cc:3572:AndGate$636
  wire $auto$rtlil.cc:3571:NotGate$720
  wire $auto$rtlil.cc:3571:NotGate$716
  wire $auto$rtlil.cc:3571:NotGate$714
  wire $auto$rtlil.cc:3571:NotGate$708
  wire $auto$rtlil.cc:3571:NotGate$704
  wire $auto$rtlil.cc:3571:NotGate$702
  wire $auto$rtlil.cc:3571:NotGate$696
  wire $auto$rtlil.cc:3571:NotGate$692
  wire $auto$rtlil.cc:3571:NotGate$690
  wire $auto$rtlil.cc:3571:NotGate$684
  wire $auto$rtlil.cc:3571:NotGate$680
  wire $auto$rtlil.cc:3571:NotGate$678
  wire $auto$rtlil.cc:3571:NotGate$672
  wire $auto$rtlil.cc:3571:NotGate$668
  wire $auto$rtlil.cc:3571:NotGate$666
  wire $auto$rtlil.cc:3571:NotGate$660
  wire $auto$rtlil.cc:3571:NotGate$656
  wire $auto$rtlil.cc:3571:NotGate$654
  wire $auto$rtlil.cc:3571:NotGate$648
  wire $auto$rtlil.cc:3571:NotGate$644
  wire $auto$rtlil.cc:3571:NotGate$642
  wire $auto$rtlil.cc:3571:NotGate$638
  wire $auto$rtlil.cc:3571:NotGate$634
  wire $auto$rtlil.cc:3571:NotGate$632
  cell $specify2 $auto$liberty.cc:754:execute$730
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$729
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$728
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$727
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$726
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$725
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$719
    connect \Y $auto$rtlil.cc:3571:NotGate$720
    connect \A \C2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$715
    connect \Y $auto$rtlil.cc:3571:NotGate$716
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$713
    connect \Y $auto$rtlil.cc:3571:NotGate$714
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$707
    connect \Y $auto$rtlil.cc:3571:NotGate$708
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$703
    connect \Y $auto$rtlil.cc:3571:NotGate$704
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$701
    connect \Y $auto$rtlil.cc:3571:NotGate$702
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$695
    connect \Y $auto$rtlil.cc:3571:NotGate$696
    connect \A \C2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$691
    connect \Y $auto$rtlil.cc:3571:NotGate$692
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$689
    connect \Y $auto$rtlil.cc:3571:NotGate$690
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$683
    connect \Y $auto$rtlil.cc:3571:NotGate$684
    connect \A \C2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$679
    connect \Y $auto$rtlil.cc:3571:NotGate$680
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$677
    connect \Y $auto$rtlil.cc:3571:NotGate$678
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$671
    connect \Y $auto$rtlil.cc:3571:NotGate$672
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$667
    connect \Y $auto$rtlil.cc:3571:NotGate$668
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$665
    connect \Y $auto$rtlil.cc:3571:NotGate$666
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$659
    connect \Y $auto$rtlil.cc:3571:NotGate$660
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$655
    connect \Y $auto$rtlil.cc:3571:NotGate$656
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$653
    connect \Y $auto$rtlil.cc:3571:NotGate$654
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$647
    connect \Y $auto$rtlil.cc:3571:NotGate$648
    connect \A \C2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$643
    connect \Y $auto$rtlil.cc:3571:NotGate$644
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$641
    connect \Y $auto$rtlil.cc:3571:NotGate$642
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$637
    connect \Y $auto$rtlil.cc:3571:NotGate$638
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$633
    connect \Y $auto$rtlil.cc:3571:NotGate$634
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$631
    connect \Y $auto$rtlil.cc:3571:NotGate$632
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$723
    connect \Y $auto$rtlil.cc:3574:OrGate$724
    connect \B $auto$rtlil.cc:3572:AndGate$722
    connect \A $auto$rtlil.cc:3574:OrGate$712
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$711
    connect \Y $auto$rtlil.cc:3574:OrGate$712
    connect \B $auto$rtlil.cc:3572:AndGate$710
    connect \A $auto$rtlil.cc:3574:OrGate$700
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$699
    connect \Y $auto$rtlil.cc:3574:OrGate$700
    connect \B $auto$rtlil.cc:3572:AndGate$698
    connect \A $auto$rtlil.cc:3574:OrGate$688
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$687
    connect \Y $auto$rtlil.cc:3574:OrGate$688
    connect \B $auto$rtlil.cc:3572:AndGate$686
    connect \A $auto$rtlil.cc:3574:OrGate$676
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$675
    connect \Y $auto$rtlil.cc:3574:OrGate$676
    connect \B $auto$rtlil.cc:3572:AndGate$674
    connect \A $auto$rtlil.cc:3574:OrGate$664
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$663
    connect \Y $auto$rtlil.cc:3574:OrGate$664
    connect \B $auto$rtlil.cc:3572:AndGate$662
    connect \A $auto$rtlil.cc:3574:OrGate$652
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$651
    connect \Y $auto$rtlil.cc:3574:OrGate$652
    connect \B $auto$rtlil.cc:3572:AndGate$650
    connect \A $auto$rtlil.cc:3572:AndGate$640
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$721
    connect \Y $auto$rtlil.cc:3572:AndGate$722
    connect \B $auto$rtlil.cc:3571:NotGate$720
    connect \A $auto$rtlil.cc:3572:AndGate$718
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$717
    connect \Y $auto$rtlil.cc:3572:AndGate$718
    connect \B $auto$rtlil.cc:3571:NotGate$716
    connect \A $auto$rtlil.cc:3571:NotGate$714
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$709
    connect \Y $auto$rtlil.cc:3572:AndGate$710
    connect \B $auto$rtlil.cc:3571:NotGate$708
    connect \A $auto$rtlil.cc:3572:AndGate$706
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$705
    connect \Y $auto$rtlil.cc:3572:AndGate$706
    connect \B $auto$rtlil.cc:3571:NotGate$704
    connect \A $auto$rtlil.cc:3571:NotGate$702
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$697
    connect \Y $auto$rtlil.cc:3572:AndGate$698
    connect \B $auto$rtlil.cc:3571:NotGate$696
    connect \A $auto$rtlil.cc:3572:AndGate$694
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$693
    connect \Y $auto$rtlil.cc:3572:AndGate$694
    connect \B $auto$rtlil.cc:3571:NotGate$692
    connect \A $auto$rtlil.cc:3571:NotGate$690
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$685
    connect \Y $auto$rtlil.cc:3572:AndGate$686
    connect \B $auto$rtlil.cc:3571:NotGate$684
    connect \A $auto$rtlil.cc:3572:AndGate$682
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$681
    connect \Y $auto$rtlil.cc:3572:AndGate$682
    connect \B $auto$rtlil.cc:3571:NotGate$680
    connect \A $auto$rtlil.cc:3571:NotGate$678
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$673
    connect \Y $auto$rtlil.cc:3572:AndGate$674
    connect \B $auto$rtlil.cc:3571:NotGate$672
    connect \A $auto$rtlil.cc:3572:AndGate$670
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$669
    connect \Y $auto$rtlil.cc:3572:AndGate$670
    connect \B $auto$rtlil.cc:3571:NotGate$668
    connect \A $auto$rtlil.cc:3571:NotGate$666
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$661
    connect \Y $auto$rtlil.cc:3572:AndGate$662
    connect \B $auto$rtlil.cc:3571:NotGate$660
    connect \A $auto$rtlil.cc:3572:AndGate$658
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$657
    connect \Y $auto$rtlil.cc:3572:AndGate$658
    connect \B $auto$rtlil.cc:3571:NotGate$656
    connect \A $auto$rtlil.cc:3571:NotGate$654
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$649
    connect \Y $auto$rtlil.cc:3572:AndGate$650
    connect \B $auto$rtlil.cc:3571:NotGate$648
    connect \A $auto$rtlil.cc:3572:AndGate$646
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$645
    connect \Y $auto$rtlil.cc:3572:AndGate$646
    connect \B $auto$rtlil.cc:3571:NotGate$644
    connect \A $auto$rtlil.cc:3571:NotGate$642
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$639
    connect \Y $auto$rtlil.cc:3572:AndGate$640
    connect \B $auto$rtlil.cc:3571:NotGate$638
    connect \A $auto$rtlil.cc:3572:AndGate$636
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$635
    connect \Y $auto$rtlil.cc:3572:AndGate$636
    connect \B $auto$rtlil.cc:3571:NotGate$634
    connect \A $auto$rtlil.cc:3571:NotGate$632
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$724
end
attribute \whitebox 1
attribute \area "26.275200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a221oi_4
  wire output 5 \Y
  attribute \capacitance "0.0084180000"
  wire input 6 \C1
  attribute \capacitance "0.0088370000"
  wire input 4 \B2
  attribute \capacitance "0.0083010000"
  wire input 3 \B1
  attribute \capacitance "0.0091650000"
  wire input 2 \A2
  attribute \capacitance "0.0084210000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$625
  wire $auto$rtlil.cc:3574:OrGate$613
  wire $auto$rtlil.cc:3574:OrGate$601
  wire $auto$rtlil.cc:3572:AndGate$623
  wire $auto$rtlil.cc:3572:AndGate$619
  wire $auto$rtlil.cc:3572:AndGate$611
  wire $auto$rtlil.cc:3572:AndGate$607
  wire $auto$rtlil.cc:3572:AndGate$599
  wire $auto$rtlil.cc:3572:AndGate$595
  wire $auto$rtlil.cc:3572:AndGate$589
  wire $auto$rtlil.cc:3572:AndGate$585
  wire $auto$rtlil.cc:3571:NotGate$621
  wire $auto$rtlil.cc:3571:NotGate$617
  wire $auto$rtlil.cc:3571:NotGate$615
  wire $auto$rtlil.cc:3571:NotGate$609
  wire $auto$rtlil.cc:3571:NotGate$605
  wire $auto$rtlil.cc:3571:NotGate$603
  wire $auto$rtlil.cc:3571:NotGate$597
  wire $auto$rtlil.cc:3571:NotGate$593
  wire $auto$rtlil.cc:3571:NotGate$591
  wire $auto$rtlil.cc:3571:NotGate$587
  wire $auto$rtlil.cc:3571:NotGate$583
  wire $auto$rtlil.cc:3571:NotGate$581
  cell $specify2 $auto$liberty.cc:754:execute$630
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$629
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$628
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$627
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$626
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$620
    connect \Y $auto$rtlil.cc:3571:NotGate$621
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$616
    connect \Y $auto$rtlil.cc:3571:NotGate$617
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$614
    connect \Y $auto$rtlil.cc:3571:NotGate$615
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$608
    connect \Y $auto$rtlil.cc:3571:NotGate$609
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$604
    connect \Y $auto$rtlil.cc:3571:NotGate$605
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$602
    connect \Y $auto$rtlil.cc:3571:NotGate$603
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$596
    connect \Y $auto$rtlil.cc:3571:NotGate$597
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$592
    connect \Y $auto$rtlil.cc:3571:NotGate$593
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$590
    connect \Y $auto$rtlil.cc:3571:NotGate$591
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$586
    connect \Y $auto$rtlil.cc:3571:NotGate$587
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$582
    connect \Y $auto$rtlil.cc:3571:NotGate$583
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$580
    connect \Y $auto$rtlil.cc:3571:NotGate$581
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$624
    connect \Y $auto$rtlil.cc:3574:OrGate$625
    connect \B $auto$rtlil.cc:3572:AndGate$623
    connect \A $auto$rtlil.cc:3574:OrGate$613
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$612
    connect \Y $auto$rtlil.cc:3574:OrGate$613
    connect \B $auto$rtlil.cc:3572:AndGate$611
    connect \A $auto$rtlil.cc:3574:OrGate$601
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$600
    connect \Y $auto$rtlil.cc:3574:OrGate$601
    connect \B $auto$rtlil.cc:3572:AndGate$599
    connect \A $auto$rtlil.cc:3572:AndGate$589
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$622
    connect \Y $auto$rtlil.cc:3572:AndGate$623
    connect \B $auto$rtlil.cc:3571:NotGate$621
    connect \A $auto$rtlil.cc:3572:AndGate$619
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$618
    connect \Y $auto$rtlil.cc:3572:AndGate$619
    connect \B $auto$rtlil.cc:3571:NotGate$617
    connect \A $auto$rtlil.cc:3571:NotGate$615
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$610
    connect \Y $auto$rtlil.cc:3572:AndGate$611
    connect \B $auto$rtlil.cc:3571:NotGate$609
    connect \A $auto$rtlil.cc:3572:AndGate$607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$606
    connect \Y $auto$rtlil.cc:3572:AndGate$607
    connect \B $auto$rtlil.cc:3571:NotGate$605
    connect \A $auto$rtlil.cc:3571:NotGate$603
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$598
    connect \Y $auto$rtlil.cc:3572:AndGate$599
    connect \B $auto$rtlil.cc:3571:NotGate$597
    connect \A $auto$rtlil.cc:3572:AndGate$595
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$594
    connect \Y $auto$rtlil.cc:3572:AndGate$595
    connect \B $auto$rtlil.cc:3571:NotGate$593
    connect \A $auto$rtlil.cc:3571:NotGate$591
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$588
    connect \Y $auto$rtlil.cc:3572:AndGate$589
    connect \B $auto$rtlil.cc:3571:NotGate$587
    connect \A $auto$rtlil.cc:3572:AndGate$585
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$584
    connect \Y $auto$rtlil.cc:3572:AndGate$585
    connect \B $auto$rtlil.cc:3571:NotGate$583
    connect \A $auto$rtlil.cc:3571:NotGate$581
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$625
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a221oi_2
  wire output 5 \Y
  attribute \capacitance "0.0042930000"
  wire input 6 \C1
  attribute \capacitance "0.0047580000"
  wire input 4 \B2
  attribute \capacitance "0.0042760000"
  wire input 3 \B1
  attribute \capacitance "0.0047660000"
  wire input 2 \A2
  attribute \capacitance "0.0043060000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$574
  wire $auto$rtlil.cc:3574:OrGate$562
  wire $auto$rtlil.cc:3574:OrGate$550
  wire $auto$rtlil.cc:3572:AndGate$572
  wire $auto$rtlil.cc:3572:AndGate$568
  wire $auto$rtlil.cc:3572:AndGate$560
  wire $auto$rtlil.cc:3572:AndGate$556
  wire $auto$rtlil.cc:3572:AndGate$548
  wire $auto$rtlil.cc:3572:AndGate$544
  wire $auto$rtlil.cc:3572:AndGate$538
  wire $auto$rtlil.cc:3572:AndGate$534
  wire $auto$rtlil.cc:3571:NotGate$570
  wire $auto$rtlil.cc:3571:NotGate$566
  wire $auto$rtlil.cc:3571:NotGate$564
  wire $auto$rtlil.cc:3571:NotGate$558
  wire $auto$rtlil.cc:3571:NotGate$554
  wire $auto$rtlil.cc:3571:NotGate$552
  wire $auto$rtlil.cc:3571:NotGate$546
  wire $auto$rtlil.cc:3571:NotGate$542
  wire $auto$rtlil.cc:3571:NotGate$540
  wire $auto$rtlil.cc:3571:NotGate$536
  wire $auto$rtlil.cc:3571:NotGate$532
  wire $auto$rtlil.cc:3571:NotGate$530
  cell $specify2 $auto$liberty.cc:754:execute$579
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$578
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$577
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$576
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$575
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$569
    connect \Y $auto$rtlil.cc:3571:NotGate$570
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$565
    connect \Y $auto$rtlil.cc:3571:NotGate$566
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$563
    connect \Y $auto$rtlil.cc:3571:NotGate$564
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$557
    connect \Y $auto$rtlil.cc:3571:NotGate$558
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$553
    connect \Y $auto$rtlil.cc:3571:NotGate$554
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$551
    connect \Y $auto$rtlil.cc:3571:NotGate$552
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$545
    connect \Y $auto$rtlil.cc:3571:NotGate$546
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$541
    connect \Y $auto$rtlil.cc:3571:NotGate$542
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$539
    connect \Y $auto$rtlil.cc:3571:NotGate$540
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$535
    connect \Y $auto$rtlil.cc:3571:NotGate$536
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$531
    connect \Y $auto$rtlil.cc:3571:NotGate$532
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$529
    connect \Y $auto$rtlil.cc:3571:NotGate$530
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$573
    connect \Y $auto$rtlil.cc:3574:OrGate$574
    connect \B $auto$rtlil.cc:3572:AndGate$572
    connect \A $auto$rtlil.cc:3574:OrGate$562
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$561
    connect \Y $auto$rtlil.cc:3574:OrGate$562
    connect \B $auto$rtlil.cc:3572:AndGate$560
    connect \A $auto$rtlil.cc:3574:OrGate$550
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$549
    connect \Y $auto$rtlil.cc:3574:OrGate$550
    connect \B $auto$rtlil.cc:3572:AndGate$548
    connect \A $auto$rtlil.cc:3572:AndGate$538
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$571
    connect \Y $auto$rtlil.cc:3572:AndGate$572
    connect \B $auto$rtlil.cc:3571:NotGate$570
    connect \A $auto$rtlil.cc:3572:AndGate$568
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$567
    connect \Y $auto$rtlil.cc:3572:AndGate$568
    connect \B $auto$rtlil.cc:3571:NotGate$566
    connect \A $auto$rtlil.cc:3571:NotGate$564
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$559
    connect \Y $auto$rtlil.cc:3572:AndGate$560
    connect \B $auto$rtlil.cc:3571:NotGate$558
    connect \A $auto$rtlil.cc:3572:AndGate$556
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$555
    connect \Y $auto$rtlil.cc:3572:AndGate$556
    connect \B $auto$rtlil.cc:3571:NotGate$554
    connect \A $auto$rtlil.cc:3571:NotGate$552
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$547
    connect \Y $auto$rtlil.cc:3572:AndGate$548
    connect \B $auto$rtlil.cc:3571:NotGate$546
    connect \A $auto$rtlil.cc:3572:AndGate$544
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$543
    connect \Y $auto$rtlil.cc:3572:AndGate$544
    connect \B $auto$rtlil.cc:3571:NotGate$542
    connect \A $auto$rtlil.cc:3571:NotGate$540
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$537
    connect \Y $auto$rtlil.cc:3572:AndGate$538
    connect \B $auto$rtlil.cc:3571:NotGate$536
    connect \A $auto$rtlil.cc:3572:AndGate$534
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$533
    connect \Y $auto$rtlil.cc:3572:AndGate$534
    connect \B $auto$rtlil.cc:3571:NotGate$532
    connect \A $auto$rtlil.cc:3571:NotGate$530
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$574
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a221oi_1
  wire output 5 \Y
  attribute \capacitance "0.0022490000"
  wire input 6 \C1
  attribute \capacitance "0.0023440000"
  wire input 4 \B2
  attribute \capacitance "0.0023250000"
  wire input 3 \B1
  attribute \capacitance "0.0023040000"
  wire input 2 \A2
  attribute \capacitance "0.0023110000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$523
  wire $auto$rtlil.cc:3574:OrGate$511
  wire $auto$rtlil.cc:3574:OrGate$499
  wire $auto$rtlil.cc:3572:AndGate$521
  wire $auto$rtlil.cc:3572:AndGate$517
  wire $auto$rtlil.cc:3572:AndGate$509
  wire $auto$rtlil.cc:3572:AndGate$505
  wire $auto$rtlil.cc:3572:AndGate$497
  wire $auto$rtlil.cc:3572:AndGate$493
  wire $auto$rtlil.cc:3572:AndGate$487
  wire $auto$rtlil.cc:3572:AndGate$483
  wire $auto$rtlil.cc:3571:NotGate$519
  wire $auto$rtlil.cc:3571:NotGate$515
  wire $auto$rtlil.cc:3571:NotGate$513
  wire $auto$rtlil.cc:3571:NotGate$507
  wire $auto$rtlil.cc:3571:NotGate$503
  wire $auto$rtlil.cc:3571:NotGate$501
  wire $auto$rtlil.cc:3571:NotGate$495
  wire $auto$rtlil.cc:3571:NotGate$491
  wire $auto$rtlil.cc:3571:NotGate$489
  wire $auto$rtlil.cc:3571:NotGate$485
  wire $auto$rtlil.cc:3571:NotGate$481
  wire $auto$rtlil.cc:3571:NotGate$479
  cell $specify2 $auto$liberty.cc:754:execute$528
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$527
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$526
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$525
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$524
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$518
    connect \Y $auto$rtlil.cc:3571:NotGate$519
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$514
    connect \Y $auto$rtlil.cc:3571:NotGate$515
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$512
    connect \Y $auto$rtlil.cc:3571:NotGate$513
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$506
    connect \Y $auto$rtlil.cc:3571:NotGate$507
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$502
    connect \Y $auto$rtlil.cc:3571:NotGate$503
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$500
    connect \Y $auto$rtlil.cc:3571:NotGate$501
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$494
    connect \Y $auto$rtlil.cc:3571:NotGate$495
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$490
    connect \Y $auto$rtlil.cc:3571:NotGate$491
    connect \A \B2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$488
    connect \Y $auto$rtlil.cc:3571:NotGate$489
    connect \A \A1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$484
    connect \Y $auto$rtlil.cc:3571:NotGate$485
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$480
    connect \Y $auto$rtlil.cc:3571:NotGate$481
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$478
    connect \Y $auto$rtlil.cc:3571:NotGate$479
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$522
    connect \Y $auto$rtlil.cc:3574:OrGate$523
    connect \B $auto$rtlil.cc:3572:AndGate$521
    connect \A $auto$rtlil.cc:3574:OrGate$511
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$510
    connect \Y $auto$rtlil.cc:3574:OrGate$511
    connect \B $auto$rtlil.cc:3572:AndGate$509
    connect \A $auto$rtlil.cc:3574:OrGate$499
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$498
    connect \Y $auto$rtlil.cc:3574:OrGate$499
    connect \B $auto$rtlil.cc:3572:AndGate$497
    connect \A $auto$rtlil.cc:3572:AndGate$487
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$520
    connect \Y $auto$rtlil.cc:3572:AndGate$521
    connect \B $auto$rtlil.cc:3571:NotGate$519
    connect \A $auto$rtlil.cc:3572:AndGate$517
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$516
    connect \Y $auto$rtlil.cc:3572:AndGate$517
    connect \B $auto$rtlil.cc:3571:NotGate$515
    connect \A $auto$rtlil.cc:3571:NotGate$513
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$508
    connect \Y $auto$rtlil.cc:3572:AndGate$509
    connect \B $auto$rtlil.cc:3571:NotGate$507
    connect \A $auto$rtlil.cc:3572:AndGate$505
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$504
    connect \Y $auto$rtlil.cc:3572:AndGate$505
    connect \B $auto$rtlil.cc:3571:NotGate$503
    connect \A $auto$rtlil.cc:3571:NotGate$501
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$496
    connect \Y $auto$rtlil.cc:3572:AndGate$497
    connect \B $auto$rtlil.cc:3571:NotGate$495
    connect \A $auto$rtlil.cc:3572:AndGate$493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$492
    connect \Y $auto$rtlil.cc:3572:AndGate$493
    connect \B $auto$rtlil.cc:3571:NotGate$491
    connect \A $auto$rtlil.cc:3571:NotGate$489
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$486
    connect \Y $auto$rtlil.cc:3572:AndGate$487
    connect \B $auto$rtlil.cc:3571:NotGate$485
    connect \A $auto$rtlil.cc:3572:AndGate$483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$482
    connect \Y $auto$rtlil.cc:3572:AndGate$483
    connect \B $auto$rtlil.cc:3571:NotGate$481
    connect \A $auto$rtlil.cc:3571:NotGate$479
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$523
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a221o_4
  wire output 5 \X
  attribute \capacitance "0.0043110000"
  wire input 6 \C1
  attribute \capacitance "0.0042700000"
  wire input 4 \B2
  attribute \capacitance "0.0042340000"
  wire input 3 \B1
  attribute \capacitance "0.0043610000"
  wire input 2 \A2
  attribute \capacitance "0.0044890000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$472
  wire $auto$rtlil.cc:3574:OrGate$470
  wire $auto$rtlil.cc:3572:AndGate$468
  wire $auto$rtlil.cc:3572:AndGate$466
  cell $specify2 $auto$liberty.cc:754:execute$477
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$476
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$475
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$474
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$473
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$471
    connect \Y $auto$rtlil.cc:3574:OrGate$472
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$470
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$469
    connect \Y $auto$rtlil.cc:3574:OrGate$470
    connect \B $auto$rtlil.cc:3572:AndGate$468
    connect \A $auto$rtlil.cc:3572:AndGate$466
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$467
    connect \Y $auto$rtlil.cc:3572:AndGate$468
    connect \B \A2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$465
    connect \Y $auto$rtlil.cc:3572:AndGate$466
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$472
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a221o_2
  wire output 5 \X
  attribute \capacitance "0.0022570000"
  wire input 6 \C1
  attribute \capacitance "0.0023600000"
  wire input 4 \B2
  attribute \capacitance "0.0023460000"
  wire input 3 \B1
  attribute \capacitance "0.0023440000"
  wire input 2 \A2
  attribute \capacitance "0.0023270000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$459
  wire $auto$rtlil.cc:3574:OrGate$457
  wire $auto$rtlil.cc:3572:AndGate$455
  wire $auto$rtlil.cc:3572:AndGate$453
  cell $specify2 $auto$liberty.cc:754:execute$464
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$463
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$462
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$461
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$460
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$458
    connect \Y $auto$rtlil.cc:3574:OrGate$459
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$457
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$456
    connect \Y $auto$rtlil.cc:3574:OrGate$457
    connect \B $auto$rtlil.cc:3572:AndGate$455
    connect \A $auto$rtlil.cc:3572:AndGate$453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$454
    connect \Y $auto$rtlil.cc:3572:AndGate$455
    connect \B \A2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$452
    connect \Y $auto$rtlil.cc:3572:AndGate$453
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$459
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a221o_1
  wire output 5 \X
  attribute \capacitance "0.0022730000"
  wire input 6 \C1
  attribute \capacitance "0.0023670000"
  wire input 4 \B2
  attribute \capacitance "0.0023610000"
  wire input 3 \B1
  attribute \capacitance "0.0023540000"
  wire input 2 \A2
  attribute \capacitance "0.0023420000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$446
  wire $auto$rtlil.cc:3574:OrGate$444
  wire $auto$rtlil.cc:3572:AndGate$442
  wire $auto$rtlil.cc:3572:AndGate$440
  cell $specify2 $auto$liberty.cc:754:execute$451
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$450
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$449
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$448
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$447
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$445
    connect \Y $auto$rtlil.cc:3574:OrGate$446
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$444
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$443
    connect \Y $auto$rtlil.cc:3574:OrGate$444
    connect \B $auto$rtlil.cc:3572:AndGate$442
    connect \A $auto$rtlil.cc:3572:AndGate$440
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$441
    connect \Y $auto$rtlil.cc:3572:AndGate$442
    connect \B \A2
    connect \A \A1
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$439
    connect \Y $auto$rtlil.cc:3572:AndGate$440
    connect \B \B2
    connect \A \B1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$446
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21oi_4
  wire output 4 \Y
  attribute \capacitance "0.0085960000"
  wire input 3 \B1
  attribute \capacitance "0.0092380000"
  wire input 2 \A2
  attribute \capacitance "0.0085710000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$435
  wire $auto$rtlil.cc:3572:AndGate$433
  wire $auto$rtlil.cc:3572:AndGate$427
  wire $auto$rtlil.cc:3571:NotGate$431
  wire $auto$rtlil.cc:3571:NotGate$429
  wire $auto$rtlil.cc:3571:NotGate$425
  wire $auto$rtlil.cc:3571:NotGate$423
  cell $specify2 $auto$liberty.cc:754:execute$438
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$437
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$436
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$430
    connect \Y $auto$rtlil.cc:3571:NotGate$431
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$428
    connect \Y $auto$rtlil.cc:3571:NotGate$429
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$424
    connect \Y $auto$rtlil.cc:3571:NotGate$425
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$422
    connect \Y $auto$rtlil.cc:3571:NotGate$423
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$434
    connect \Y $auto$rtlil.cc:3574:OrGate$435
    connect \B $auto$rtlil.cc:3572:AndGate$433
    connect \A $auto$rtlil.cc:3572:AndGate$427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$432
    connect \Y $auto$rtlil.cc:3572:AndGate$433
    connect \B $auto$rtlil.cc:3571:NotGate$431
    connect \A $auto$rtlil.cc:3571:NotGate$429
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$426
    connect \Y $auto$rtlil.cc:3572:AndGate$427
    connect \B $auto$rtlil.cc:3571:NotGate$425
    connect \A $auto$rtlil.cc:3571:NotGate$423
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$435
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21oi_2
  wire output 4 \Y
  attribute \capacitance "0.0044130000"
  wire input 3 \B1
  attribute \capacitance "0.0048300000"
  wire input 2 \A2
  attribute \capacitance "0.0044430000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$418
  wire $auto$rtlil.cc:3572:AndGate$416
  wire $auto$rtlil.cc:3572:AndGate$410
  wire $auto$rtlil.cc:3571:NotGate$414
  wire $auto$rtlil.cc:3571:NotGate$412
  wire $auto$rtlil.cc:3571:NotGate$408
  wire $auto$rtlil.cc:3571:NotGate$406
  cell $specify2 $auto$liberty.cc:754:execute$421
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$420
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$419
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$413
    connect \Y $auto$rtlil.cc:3571:NotGate$414
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$411
    connect \Y $auto$rtlil.cc:3571:NotGate$412
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$407
    connect \Y $auto$rtlil.cc:3571:NotGate$408
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$405
    connect \Y $auto$rtlil.cc:3571:NotGate$406
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$417
    connect \Y $auto$rtlil.cc:3574:OrGate$418
    connect \B $auto$rtlil.cc:3572:AndGate$416
    connect \A $auto$rtlil.cc:3572:AndGate$410
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$415
    connect \Y $auto$rtlil.cc:3572:AndGate$416
    connect \B $auto$rtlil.cc:3571:NotGate$414
    connect \A $auto$rtlil.cc:3571:NotGate$412
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$409
    connect \Y $auto$rtlil.cc:3572:AndGate$410
    connect \B $auto$rtlil.cc:3571:NotGate$408
    connect \A $auto$rtlil.cc:3571:NotGate$406
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$418
end
attribute \whitebox 1
attribute \area "5.0048000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21oi_1
  wire output 4 \Y
  attribute \capacitance "0.0023230000"
  wire input 3 \B1
  attribute \capacitance "0.0023210000"
  wire input 2 \A2
  attribute \capacitance "0.0023520000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$401
  wire $auto$rtlil.cc:3572:AndGate$399
  wire $auto$rtlil.cc:3572:AndGate$393
  wire $auto$rtlil.cc:3571:NotGate$397
  wire $auto$rtlil.cc:3571:NotGate$395
  wire $auto$rtlil.cc:3571:NotGate$391
  wire $auto$rtlil.cc:3571:NotGate$389
  cell $specify2 $auto$liberty.cc:754:execute$404
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$403
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$402
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$396
    connect \Y $auto$rtlil.cc:3571:NotGate$397
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$394
    connect \Y $auto$rtlil.cc:3571:NotGate$395
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$390
    connect \Y $auto$rtlil.cc:3571:NotGate$391
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$388
    connect \Y $auto$rtlil.cc:3571:NotGate$389
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$400
    connect \Y $auto$rtlil.cc:3574:OrGate$401
    connect \B $auto$rtlil.cc:3572:AndGate$399
    connect \A $auto$rtlil.cc:3572:AndGate$393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$398
    connect \Y $auto$rtlil.cc:3572:AndGate$399
    connect \B $auto$rtlil.cc:3571:NotGate$397
    connect \A $auto$rtlil.cc:3571:NotGate$395
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$392
    connect \Y $auto$rtlil.cc:3572:AndGate$393
    connect \B $auto$rtlil.cc:3571:NotGate$391
    connect \A $auto$rtlil.cc:3571:NotGate$389
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$401
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21o_4
  wire output 4 \X
  attribute \capacitance "0.0044150000"
  wire input 3 \B1
  attribute \capacitance "0.0047940000"
  wire input 2 \A2
  attribute \capacitance "0.0044000000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$384
  wire $auto$rtlil.cc:3572:AndGate$382
  cell $specify2 $auto$liberty.cc:754:execute$387
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$386
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$385
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$383
    connect \Y $auto$rtlil.cc:3574:OrGate$384
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$382
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$381
    connect \Y $auto$rtlil.cc:3572:AndGate$382
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$384
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21o_2
  wire output 4 \X
  attribute \capacitance "0.0023800000"
  wire input 3 \B1
  attribute \capacitance "0.0023150000"
  wire input 2 \A2
  attribute \capacitance "0.0023590000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$377
  wire $auto$rtlil.cc:3572:AndGate$375
  cell $specify2 $auto$liberty.cc:754:execute$380
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$379
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$378
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$376
    connect \Y $auto$rtlil.cc:3574:OrGate$377
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$374
    connect \Y $auto$rtlil.cc:3572:AndGate$375
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$377
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21o_1
  wire output 4 \X
  attribute \capacitance "0.0024200000"
  wire input 3 \B1
  attribute \capacitance "0.0023340000"
  wire input 2 \A2
  attribute \capacitance "0.0023920000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$370
  wire $auto$rtlil.cc:3572:AndGate$368
  cell $specify2 $auto$liberty.cc:754:execute$373
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$372
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$371
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$369
    connect \Y $auto$rtlil.cc:3574:OrGate$370
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$368
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$367
    connect \Y $auto$rtlil.cc:3572:AndGate$368
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$370
end
attribute \whitebox 1
attribute \area "18.768000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21boi_4
  wire output 3 \Y
  attribute \capacitance "0.0024730000"
  wire input 4 \B1_N
  attribute \capacitance "0.0092350000"
  wire input 2 \A2
  attribute \capacitance "0.0085800000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$363
  wire $auto$rtlil.cc:3572:AndGate$361
  wire $auto$rtlil.cc:3572:AndGate$357
  wire $auto$rtlil.cc:3571:NotGate$359
  wire $auto$rtlil.cc:3571:NotGate$355
  cell $specify2 $auto$liberty.cc:754:execute$366
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$365
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$364
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$358
    connect \Y $auto$rtlil.cc:3571:NotGate$359
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$354
    connect \Y $auto$rtlil.cc:3571:NotGate$355
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$362
    connect \Y $auto$rtlil.cc:3574:OrGate$363
    connect \B $auto$rtlil.cc:3572:AndGate$361
    connect \A $auto$rtlil.cc:3572:AndGate$357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$360
    connect \Y $auto$rtlil.cc:3572:AndGate$361
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$356
    connect \Y $auto$rtlil.cc:3572:AndGate$357
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$355
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$363
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21boi_2
  wire output 3 \Y
  attribute \capacitance "0.0015470000"
  wire input 4 \B1_N
  attribute \capacitance "0.0047950000"
  wire input 2 \A2
  attribute \capacitance "0.0044420000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$350
  wire $auto$rtlil.cc:3572:AndGate$348
  wire $auto$rtlil.cc:3572:AndGate$344
  wire $auto$rtlil.cc:3571:NotGate$346
  wire $auto$rtlil.cc:3571:NotGate$342
  cell $specify2 $auto$liberty.cc:754:execute$353
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$352
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$351
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$345
    connect \Y $auto$rtlil.cc:3571:NotGate$346
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$341
    connect \Y $auto$rtlil.cc:3571:NotGate$342
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$349
    connect \Y $auto$rtlil.cc:3574:OrGate$350
    connect \B $auto$rtlil.cc:3572:AndGate$348
    connect \A $auto$rtlil.cc:3572:AndGate$344
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$347
    connect \Y $auto$rtlil.cc:3572:AndGate$348
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$346
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$343
    connect \Y $auto$rtlil.cc:3572:AndGate$344
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$342
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$350
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21boi_1
  wire output 3 \Y
  attribute \capacitance "0.0016370000"
  wire input 4 \B1_N
  attribute \capacitance "0.0023130000"
  wire input 2 \A2
  attribute \capacitance "0.0023340000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$337
  wire $auto$rtlil.cc:3572:AndGate$335
  wire $auto$rtlil.cc:3572:AndGate$331
  wire $auto$rtlil.cc:3571:NotGate$333
  wire $auto$rtlil.cc:3571:NotGate$329
  cell $specify2 $auto$liberty.cc:754:execute$340
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$339
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$338
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$332
    connect \Y $auto$rtlil.cc:3571:NotGate$333
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$328
    connect \Y $auto$rtlil.cc:3571:NotGate$329
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$336
    connect \Y $auto$rtlil.cc:3574:OrGate$337
    connect \B $auto$rtlil.cc:3572:AndGate$335
    connect \A $auto$rtlil.cc:3572:AndGate$331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$334
    connect \Y $auto$rtlil.cc:3572:AndGate$335
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$333
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$330
    connect \Y $auto$rtlil.cc:3572:AndGate$331
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$329
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$337
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21boi_0
  wire output 3 \Y
  attribute \capacitance "0.0016230000"
  wire input 4 \B1_N
  attribute \capacitance "0.0017180000"
  wire input 2 \A2
  attribute \capacitance "0.0018010000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$324
  wire $auto$rtlil.cc:3572:AndGate$322
  wire $auto$rtlil.cc:3572:AndGate$318
  wire $auto$rtlil.cc:3571:NotGate$320
  wire $auto$rtlil.cc:3571:NotGate$316
  cell $specify2 $auto$liberty.cc:754:execute$327
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$326
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$325
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$319
    connect \Y $auto$rtlil.cc:3571:NotGate$320
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$315
    connect \Y $auto$rtlil.cc:3571:NotGate$316
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$323
    connect \Y $auto$rtlil.cc:3574:OrGate$324
    connect \B $auto$rtlil.cc:3572:AndGate$322
    connect \A $auto$rtlil.cc:3572:AndGate$318
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$321
    connect \Y $auto$rtlil.cc:3572:AndGate$322
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$320
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$317
    connect \Y $auto$rtlil.cc:3572:AndGate$318
    connect \B \B1_N
    connect \A $auto$rtlil.cc:3571:NotGate$316
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$324
end
attribute \whitebox 1
attribute \area "16.265600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21bo_4
  wire output 3 \X
  attribute \capacitance "0.0023800000"
  wire input 4 \B1_N
  attribute \capacitance "0.0047940000"
  wire input 2 \A2
  attribute \capacitance "0.0044110000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$311
  wire $auto$rtlil.cc:3572:AndGate$307
  wire $auto$rtlil.cc:3571:NotGate$309
  cell $specify2 $auto$liberty.cc:754:execute$314
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$313
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$312
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$308
    connect \Y $auto$rtlil.cc:3571:NotGate$309
    connect \A \B1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$310
    connect \Y $auto$rtlil.cc:3574:OrGate$311
    connect \B $auto$rtlil.cc:3571:NotGate$309
    connect \A $auto$rtlil.cc:3572:AndGate$307
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$306
    connect \Y $auto$rtlil.cc:3572:AndGate$307
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$311
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21bo_2
  wire output 3 \X
  attribute \capacitance "0.0013370000"
  wire input 4 \B1_N
  attribute \capacitance "0.0023710000"
  wire input 2 \A2
  attribute \capacitance "0.0023930000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$302
  wire $auto$rtlil.cc:3572:AndGate$298
  wire $auto$rtlil.cc:3571:NotGate$300
  cell $specify2 $auto$liberty.cc:754:execute$305
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$304
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$303
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$299
    connect \Y $auto$rtlil.cc:3571:NotGate$300
    connect \A \B1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$301
    connect \Y $auto$rtlil.cc:3574:OrGate$302
    connect \B $auto$rtlil.cc:3571:NotGate$300
    connect \A $auto$rtlil.cc:3572:AndGate$298
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$297
    connect \Y $auto$rtlil.cc:3572:AndGate$298
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$302
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a21bo_1
  wire output 3 \X
  attribute \capacitance "0.0017330000"
  wire input 4 \B1_N
  attribute \capacitance "0.0024440000"
  wire input 2 \A2
  attribute \capacitance "0.0024270000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$293
  wire $auto$rtlil.cc:3572:AndGate$289
  wire $auto$rtlil.cc:3571:NotGate$291
  cell $specify2 $auto$liberty.cc:754:execute$296
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$295
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$294
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1_N
    connect \EN 1'1
    connect \DST \X
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$290
    connect \Y $auto$rtlil.cc:3571:NotGate$291
    connect \A \B1_N
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$292
    connect \Y $auto$rtlil.cc:3574:OrGate$293
    connect \B $auto$rtlil.cc:3571:NotGate$291
    connect \A $auto$rtlil.cc:3572:AndGate$289
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$288
    connect \Y $auto$rtlil.cc:3572:AndGate$289
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$293
end
attribute \whitebox 1
attribute \area "20.019200000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a211oi_4
  wire output 4 \Y
  attribute \capacitance "0.0085760000"
  wire input 5 \C1
  attribute \capacitance "0.0091130000"
  wire input 3 \B1
  attribute \capacitance "0.0091250000"
  wire input 2 \A2
  attribute \capacitance "0.0084810000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$283
  wire $auto$rtlil.cc:3572:AndGate$281
  wire $auto$rtlil.cc:3572:AndGate$277
  wire $auto$rtlil.cc:3572:AndGate$271
  wire $auto$rtlil.cc:3572:AndGate$267
  wire $auto$rtlil.cc:3571:NotGate$279
  wire $auto$rtlil.cc:3571:NotGate$275
  wire $auto$rtlil.cc:3571:NotGate$273
  wire $auto$rtlil.cc:3571:NotGate$269
  wire $auto$rtlil.cc:3571:NotGate$265
  wire $auto$rtlil.cc:3571:NotGate$263
  cell $specify2 $auto$liberty.cc:754:execute$287
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$286
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$285
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$284
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$278
    connect \Y $auto$rtlil.cc:3571:NotGate$279
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$274
    connect \Y $auto$rtlil.cc:3571:NotGate$275
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$272
    connect \Y $auto$rtlil.cc:3571:NotGate$273
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$268
    connect \Y $auto$rtlil.cc:3571:NotGate$269
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$264
    connect \Y $auto$rtlil.cc:3571:NotGate$265
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$262
    connect \Y $auto$rtlil.cc:3571:NotGate$263
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$282
    connect \Y $auto$rtlil.cc:3574:OrGate$283
    connect \B $auto$rtlil.cc:3572:AndGate$281
    connect \A $auto$rtlil.cc:3572:AndGate$271
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$280
    connect \Y $auto$rtlil.cc:3572:AndGate$281
    connect \B $auto$rtlil.cc:3571:NotGate$279
    connect \A $auto$rtlil.cc:3572:AndGate$277
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$276
    connect \Y $auto$rtlil.cc:3572:AndGate$277
    connect \B $auto$rtlil.cc:3571:NotGate$275
    connect \A $auto$rtlil.cc:3571:NotGate$273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$270
    connect \Y $auto$rtlil.cc:3572:AndGate$271
    connect \B $auto$rtlil.cc:3571:NotGate$269
    connect \A $auto$rtlil.cc:3572:AndGate$267
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$266
    connect \Y $auto$rtlil.cc:3572:AndGate$267
    connect \B $auto$rtlil.cc:3571:NotGate$265
    connect \A $auto$rtlil.cc:3571:NotGate$263
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$283
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a211oi_2
  wire output 4 \Y
  attribute \capacitance "0.0043270000"
  wire input 5 \C1
  attribute \capacitance "0.0043340000"
  wire input 3 \B1
  attribute \capacitance "0.0043880000"
  wire input 2 \A2
  attribute \capacitance "0.0043700000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$257
  wire $auto$rtlil.cc:3572:AndGate$255
  wire $auto$rtlil.cc:3572:AndGate$251
  wire $auto$rtlil.cc:3572:AndGate$245
  wire $auto$rtlil.cc:3572:AndGate$241
  wire $auto$rtlil.cc:3571:NotGate$253
  wire $auto$rtlil.cc:3571:NotGate$249
  wire $auto$rtlil.cc:3571:NotGate$247
  wire $auto$rtlil.cc:3571:NotGate$243
  wire $auto$rtlil.cc:3571:NotGate$239
  wire $auto$rtlil.cc:3571:NotGate$237
  cell $specify2 $auto$liberty.cc:754:execute$261
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$260
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$259
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$258
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$252
    connect \Y $auto$rtlil.cc:3571:NotGate$253
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$248
    connect \Y $auto$rtlil.cc:3571:NotGate$249
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$246
    connect \Y $auto$rtlil.cc:3571:NotGate$247
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$242
    connect \Y $auto$rtlil.cc:3571:NotGate$243
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$238
    connect \Y $auto$rtlil.cc:3571:NotGate$239
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$236
    connect \Y $auto$rtlil.cc:3571:NotGate$237
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$256
    connect \Y $auto$rtlil.cc:3574:OrGate$257
    connect \B $auto$rtlil.cc:3572:AndGate$255
    connect \A $auto$rtlil.cc:3572:AndGate$245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$254
    connect \Y $auto$rtlil.cc:3572:AndGate$255
    connect \B $auto$rtlil.cc:3571:NotGate$253
    connect \A $auto$rtlil.cc:3572:AndGate$251
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$250
    connect \Y $auto$rtlil.cc:3572:AndGate$251
    connect \B $auto$rtlil.cc:3571:NotGate$249
    connect \A $auto$rtlil.cc:3571:NotGate$247
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$244
    connect \Y $auto$rtlil.cc:3572:AndGate$245
    connect \B $auto$rtlil.cc:3571:NotGate$243
    connect \A $auto$rtlil.cc:3572:AndGate$241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$240
    connect \Y $auto$rtlil.cc:3572:AndGate$241
    connect \B $auto$rtlil.cc:3571:NotGate$239
    connect \A $auto$rtlil.cc:3571:NotGate$237
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$257
end
attribute \whitebox 1
attribute \area "7.5072000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a211oi_1
  wire output 4 \Y
  attribute \capacitance "0.0023570000"
  wire input 5 \C1
  attribute \capacitance "0.0024080000"
  wire input 3 \B1
  attribute \capacitance "0.0023770000"
  wire input 2 \A2
  attribute \capacitance "0.0024190000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$231
  wire $auto$rtlil.cc:3572:AndGate$229
  wire $auto$rtlil.cc:3572:AndGate$225
  wire $auto$rtlil.cc:3572:AndGate$219
  wire $auto$rtlil.cc:3572:AndGate$215
  wire $auto$rtlil.cc:3571:NotGate$227
  wire $auto$rtlil.cc:3571:NotGate$223
  wire $auto$rtlil.cc:3571:NotGate$221
  wire $auto$rtlil.cc:3571:NotGate$217
  wire $auto$rtlil.cc:3571:NotGate$213
  wire $auto$rtlil.cc:3571:NotGate$211
  cell $specify2 $auto$liberty.cc:754:execute$235
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$234
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$233
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$232
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$226
    connect \Y $auto$rtlil.cc:3571:NotGate$227
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$222
    connect \Y $auto$rtlil.cc:3571:NotGate$223
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$220
    connect \Y $auto$rtlil.cc:3571:NotGate$221
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$216
    connect \Y $auto$rtlil.cc:3571:NotGate$217
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$212
    connect \Y $auto$rtlil.cc:3571:NotGate$213
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$210
    connect \Y $auto$rtlil.cc:3571:NotGate$211
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$230
    connect \Y $auto$rtlil.cc:3574:OrGate$231
    connect \B $auto$rtlil.cc:3572:AndGate$229
    connect \A $auto$rtlil.cc:3572:AndGate$219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$228
    connect \Y $auto$rtlil.cc:3572:AndGate$229
    connect \B $auto$rtlil.cc:3571:NotGate$227
    connect \A $auto$rtlil.cc:3572:AndGate$225
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$224
    connect \Y $auto$rtlil.cc:3572:AndGate$225
    connect \B $auto$rtlil.cc:3571:NotGate$223
    connect \A $auto$rtlil.cc:3571:NotGate$221
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$218
    connect \Y $auto$rtlil.cc:3572:AndGate$219
    connect \B $auto$rtlil.cc:3571:NotGate$217
    connect \A $auto$rtlil.cc:3572:AndGate$215
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$214
    connect \Y $auto$rtlil.cc:3572:AndGate$215
    connect \B $auto$rtlil.cc:3571:NotGate$213
    connect \A $auto$rtlil.cc:3571:NotGate$211
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$231
end
attribute \whitebox 1
attribute \area "17.516800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a211o_4
  wire output 4 \X
  attribute \capacitance "0.0044290000"
  wire input 5 \C1
  attribute \capacitance "0.0048560000"
  wire input 3 \B1
  attribute \capacitance "0.0047860000"
  wire input 2 \A2
  attribute \capacitance "0.0043620000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$205
  wire $auto$rtlil.cc:3574:OrGate$203
  wire $auto$rtlil.cc:3572:AndGate$201
  cell $specify2 $auto$liberty.cc:754:execute$209
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$208
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$207
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$206
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$204
    connect \Y $auto$rtlil.cc:3574:OrGate$205
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$203
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$202
    connect \Y $auto$rtlil.cc:3574:OrGate$203
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$201
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$200
    connect \Y $auto$rtlil.cc:3572:AndGate$201
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$205
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a211o_2
  wire output 4 \X
  attribute \capacitance "0.0023280000"
  wire input 5 \C1
  attribute \capacitance "0.0023600000"
  wire input 3 \B1
  attribute \capacitance "0.0023760000"
  wire input 2 \A2
  attribute \capacitance "0.0023470000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$195
  wire $auto$rtlil.cc:3574:OrGate$193
  wire $auto$rtlil.cc:3572:AndGate$191
  cell $specify2 $auto$liberty.cc:754:execute$199
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$198
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$197
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$196
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$194
    connect \Y $auto$rtlil.cc:3574:OrGate$195
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$193
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$192
    connect \Y $auto$rtlil.cc:3574:OrGate$193
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$191
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$190
    connect \Y $auto$rtlil.cc:3572:AndGate$191
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$195
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a211o_1
  wire output 4 \X
  attribute \capacitance "0.0023300000"
  wire input 5 \C1
  attribute \capacitance "0.0023730000"
  wire input 3 \B1
  attribute \capacitance "0.0024320000"
  wire input 2 \A2
  attribute \capacitance "0.0024200000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$185
  wire $auto$rtlil.cc:3574:OrGate$183
  wire $auto$rtlil.cc:3572:AndGate$181
  cell $specify2 $auto$liberty.cc:754:execute$189
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$188
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$187
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$186
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$184
    connect \Y $auto$rtlil.cc:3574:OrGate$185
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$183
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$182
    connect \Y $auto$rtlil.cc:3574:OrGate$183
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$181
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$180
    connect \Y $auto$rtlil.cc:3572:AndGate$181
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$185
end
attribute \whitebox 1
attribute \area "27.526400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2111oi_4
  wire output 4 \Y
  attribute \capacitance "0.0084560000"
  wire input 6 \D1
  attribute \capacitance "0.0083860000"
  wire input 5 \C1
  attribute \capacitance "0.0084530000"
  wire input 3 \B1
  attribute \capacitance "0.0087170000"
  wire input 2 \A2
  attribute \capacitance "0.0084230000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$174
  wire $auto$rtlil.cc:3572:AndGate$172
  wire $auto$rtlil.cc:3572:AndGate$168
  wire $auto$rtlil.cc:3572:AndGate$164
  wire $auto$rtlil.cc:3572:AndGate$158
  wire $auto$rtlil.cc:3572:AndGate$154
  wire $auto$rtlil.cc:3572:AndGate$150
  wire $auto$rtlil.cc:3571:NotGate$170
  wire $auto$rtlil.cc:3571:NotGate$166
  wire $auto$rtlil.cc:3571:NotGate$162
  wire $auto$rtlil.cc:3571:NotGate$160
  wire $auto$rtlil.cc:3571:NotGate$156
  wire $auto$rtlil.cc:3571:NotGate$152
  wire $auto$rtlil.cc:3571:NotGate$148
  wire $auto$rtlil.cc:3571:NotGate$146
  cell $specify2 $auto$liberty.cc:754:execute$179
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$178
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$177
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$176
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$175
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$169
    connect \Y $auto$rtlil.cc:3571:NotGate$170
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$165
    connect \Y $auto$rtlil.cc:3571:NotGate$166
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$161
    connect \Y $auto$rtlil.cc:3571:NotGate$162
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$159
    connect \Y $auto$rtlil.cc:3571:NotGate$160
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$155
    connect \Y $auto$rtlil.cc:3571:NotGate$156
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$151
    connect \Y $auto$rtlil.cc:3571:NotGate$152
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$147
    connect \Y $auto$rtlil.cc:3571:NotGate$148
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$145
    connect \Y $auto$rtlil.cc:3571:NotGate$146
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$173
    connect \Y $auto$rtlil.cc:3574:OrGate$174
    connect \B $auto$rtlil.cc:3572:AndGate$172
    connect \A $auto$rtlil.cc:3572:AndGate$158
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$171
    connect \Y $auto$rtlil.cc:3572:AndGate$172
    connect \B $auto$rtlil.cc:3571:NotGate$170
    connect \A $auto$rtlil.cc:3572:AndGate$168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$167
    connect \Y $auto$rtlil.cc:3572:AndGate$168
    connect \B $auto$rtlil.cc:3571:NotGate$166
    connect \A $auto$rtlil.cc:3572:AndGate$164
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$163
    connect \Y $auto$rtlil.cc:3572:AndGate$164
    connect \B $auto$rtlil.cc:3571:NotGate$162
    connect \A $auto$rtlil.cc:3571:NotGate$160
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$157
    connect \Y $auto$rtlil.cc:3572:AndGate$158
    connect \B $auto$rtlil.cc:3571:NotGate$156
    connect \A $auto$rtlil.cc:3572:AndGate$154
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$153
    connect \Y $auto$rtlil.cc:3572:AndGate$154
    connect \B $auto$rtlil.cc:3571:NotGate$152
    connect \A $auto$rtlil.cc:3572:AndGate$150
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$149
    connect \Y $auto$rtlil.cc:3572:AndGate$150
    connect \B $auto$rtlil.cc:3571:NotGate$148
    connect \A $auto$rtlil.cc:3571:NotGate$146
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$174
end
attribute \whitebox 1
attribute \area "15.014400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2111oi_2
  wire output 4 \Y
  attribute \capacitance "0.0044040000"
  wire input 6 \D1
  attribute \capacitance "0.0047370000"
  wire input 5 \C1
  attribute \capacitance "0.0043640000"
  wire input 3 \B1
  attribute \capacitance "0.0044720000"
  wire input 2 \A2
  attribute \capacitance "0.0048170000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$139
  wire $auto$rtlil.cc:3572:AndGate$137
  wire $auto$rtlil.cc:3572:AndGate$133
  wire $auto$rtlil.cc:3572:AndGate$129
  wire $auto$rtlil.cc:3572:AndGate$123
  wire $auto$rtlil.cc:3572:AndGate$119
  wire $auto$rtlil.cc:3572:AndGate$115
  wire $auto$rtlil.cc:3571:NotGate$135
  wire $auto$rtlil.cc:3571:NotGate$131
  wire $auto$rtlil.cc:3571:NotGate$127
  wire $auto$rtlil.cc:3571:NotGate$125
  wire $auto$rtlil.cc:3571:NotGate$121
  wire $auto$rtlil.cc:3571:NotGate$117
  wire $auto$rtlil.cc:3571:NotGate$113
  wire $auto$rtlil.cc:3571:NotGate$111
  cell $specify2 $auto$liberty.cc:754:execute$144
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$143
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$142
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$141
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$140
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$134
    connect \Y $auto$rtlil.cc:3571:NotGate$135
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$130
    connect \Y $auto$rtlil.cc:3571:NotGate$131
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$126
    connect \Y $auto$rtlil.cc:3571:NotGate$127
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$124
    connect \Y $auto$rtlil.cc:3571:NotGate$125
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$120
    connect \Y $auto$rtlil.cc:3571:NotGate$121
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$116
    connect \Y $auto$rtlil.cc:3571:NotGate$117
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$112
    connect \Y $auto$rtlil.cc:3571:NotGate$113
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$110
    connect \Y $auto$rtlil.cc:3571:NotGate$111
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$138
    connect \Y $auto$rtlil.cc:3574:OrGate$139
    connect \B $auto$rtlil.cc:3572:AndGate$137
    connect \A $auto$rtlil.cc:3572:AndGate$123
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$136
    connect \Y $auto$rtlil.cc:3572:AndGate$137
    connect \B $auto$rtlil.cc:3571:NotGate$135
    connect \A $auto$rtlil.cc:3572:AndGate$133
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$132
    connect \Y $auto$rtlil.cc:3572:AndGate$133
    connect \B $auto$rtlil.cc:3571:NotGate$131
    connect \A $auto$rtlil.cc:3572:AndGate$129
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$128
    connect \Y $auto$rtlil.cc:3572:AndGate$129
    connect \B $auto$rtlil.cc:3571:NotGate$127
    connect \A $auto$rtlil.cc:3571:NotGate$125
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$122
    connect \Y $auto$rtlil.cc:3572:AndGate$123
    connect \B $auto$rtlil.cc:3571:NotGate$121
    connect \A $auto$rtlil.cc:3572:AndGate$119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$118
    connect \Y $auto$rtlil.cc:3572:AndGate$119
    connect \B $auto$rtlil.cc:3571:NotGate$117
    connect \A $auto$rtlil.cc:3572:AndGate$115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$114
    connect \Y $auto$rtlil.cc:3572:AndGate$115
    connect \B $auto$rtlil.cc:3571:NotGate$113
    connect \A $auto$rtlil.cc:3571:NotGate$111
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$139
end
attribute \whitebox 1
attribute \area "10.009600000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2111oi_1
  wire output 4 \Y
  attribute \capacitance "0.0024550000"
  wire input 6 \D1
  attribute \capacitance "0.0024310000"
  wire input 5 \C1
  attribute \capacitance "0.0024050000"
  wire input 3 \B1
  attribute \capacitance "0.0023500000"
  wire input 2 \A2
  attribute \capacitance "0.0022890000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$104
  wire $auto$rtlil.cc:3572:AndGate$98
  wire $auto$rtlil.cc:3572:AndGate$94
  wire $auto$rtlil.cc:3572:AndGate$88
  wire $auto$rtlil.cc:3572:AndGate$84
  wire $auto$rtlil.cc:3572:AndGate$80
  wire $auto$rtlil.cc:3572:AndGate$102
  wire $auto$rtlil.cc:3571:NotGate$96
  wire $auto$rtlil.cc:3571:NotGate$92
  wire $auto$rtlil.cc:3571:NotGate$90
  wire $auto$rtlil.cc:3571:NotGate$86
  wire $auto$rtlil.cc:3571:NotGate$82
  wire $auto$rtlil.cc:3571:NotGate$78
  wire $auto$rtlil.cc:3571:NotGate$76
  wire $auto$rtlil.cc:3571:NotGate$100
  cell $specify2 $auto$liberty.cc:754:execute$109
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$108
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$107
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$106
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$105
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$99
    connect \Y $auto$rtlil.cc:3571:NotGate$100
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$95
    connect \Y $auto$rtlil.cc:3571:NotGate$96
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$91
    connect \Y $auto$rtlil.cc:3571:NotGate$92
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$89
    connect \Y $auto$rtlil.cc:3571:NotGate$90
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$85
    connect \Y $auto$rtlil.cc:3571:NotGate$86
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$81
    connect \Y $auto$rtlil.cc:3571:NotGate$82
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$77
    connect \Y $auto$rtlil.cc:3571:NotGate$78
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$75
    connect \Y $auto$rtlil.cc:3571:NotGate$76
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$103
    connect \Y $auto$rtlil.cc:3574:OrGate$104
    connect \B $auto$rtlil.cc:3572:AndGate$102
    connect \A $auto$rtlil.cc:3572:AndGate$88
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$97
    connect \Y $auto$rtlil.cc:3572:AndGate$98
    connect \B $auto$rtlil.cc:3571:NotGate$96
    connect \A $auto$rtlil.cc:3572:AndGate$94
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$93
    connect \Y $auto$rtlil.cc:3572:AndGate$94
    connect \B $auto$rtlil.cc:3571:NotGate$92
    connect \A $auto$rtlil.cc:3571:NotGate$90
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$87
    connect \Y $auto$rtlil.cc:3572:AndGate$88
    connect \B $auto$rtlil.cc:3571:NotGate$86
    connect \A $auto$rtlil.cc:3572:AndGate$84
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$83
    connect \Y $auto$rtlil.cc:3572:AndGate$84
    connect \B $auto$rtlil.cc:3571:NotGate$82
    connect \A $auto$rtlil.cc:3572:AndGate$80
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$79
    connect \Y $auto$rtlil.cc:3572:AndGate$80
    connect \B $auto$rtlil.cc:3571:NotGate$78
    connect \A $auto$rtlil.cc:3571:NotGate$76
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$101
    connect \Y $auto$rtlil.cc:3572:AndGate$102
    connect \B $auto$rtlil.cc:3571:NotGate$100
    connect \A $auto$rtlil.cc:3572:AndGate$98
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$104
end
attribute \whitebox 1
attribute \area "8.7584000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2111oi_0
  wire output 4 \Y
  attribute \capacitance "0.0017730000"
  wire input 6 \D1
  attribute \capacitance "0.0018950000"
  wire input 5 \C1
  attribute \capacitance "0.0017480000"
  wire input 3 \B1
  attribute \capacitance "0.0018450000"
  wire input 2 \A2
  attribute \capacitance "0.0018940000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$69
  wire $auto$rtlil.cc:3572:AndGate$67
  wire $auto$rtlil.cc:3572:AndGate$63
  wire $auto$rtlil.cc:3572:AndGate$59
  wire $auto$rtlil.cc:3572:AndGate$53
  wire $auto$rtlil.cc:3572:AndGate$49
  wire $auto$rtlil.cc:3572:AndGate$45
  wire $auto$rtlil.cc:3571:NotGate$65
  wire $auto$rtlil.cc:3571:NotGate$61
  wire $auto$rtlil.cc:3571:NotGate$57
  wire $auto$rtlil.cc:3571:NotGate$55
  wire $auto$rtlil.cc:3571:NotGate$51
  wire $auto$rtlil.cc:3571:NotGate$47
  wire $auto$rtlil.cc:3571:NotGate$43
  wire $auto$rtlil.cc:3571:NotGate$41
  cell $specify2 $auto$liberty.cc:754:execute$74
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$73
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$72
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$71
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $specify2 $auto$liberty.cc:754:execute$70
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \Y
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$64
    connect \Y $auto$rtlil.cc:3571:NotGate$65
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$60
    connect \Y $auto$rtlil.cc:3571:NotGate$61
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$56
    connect \Y $auto$rtlil.cc:3571:NotGate$57
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$54
    connect \Y $auto$rtlil.cc:3571:NotGate$55
    connect \A \A2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$50
    connect \Y $auto$rtlil.cc:3571:NotGate$51
    connect \A \D1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$46
    connect \Y $auto$rtlil.cc:3571:NotGate$47
    connect \A \C1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$42
    connect \Y $auto$rtlil.cc:3571:NotGate$43
    connect \A \B1
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$40
    connect \Y $auto$rtlil.cc:3571:NotGate$41
    connect \A \A1
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$68
    connect \Y $auto$rtlil.cc:3574:OrGate$69
    connect \B $auto$rtlil.cc:3572:AndGate$67
    connect \A $auto$rtlil.cc:3572:AndGate$53
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$66
    connect \Y $auto$rtlil.cc:3572:AndGate$67
    connect \B $auto$rtlil.cc:3571:NotGate$65
    connect \A $auto$rtlil.cc:3572:AndGate$63
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$62
    connect \Y $auto$rtlil.cc:3572:AndGate$63
    connect \B $auto$rtlil.cc:3571:NotGate$61
    connect \A $auto$rtlil.cc:3572:AndGate$59
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$58
    connect \Y $auto$rtlil.cc:3572:AndGate$59
    connect \B $auto$rtlil.cc:3571:NotGate$57
    connect \A $auto$rtlil.cc:3571:NotGate$55
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$52
    connect \Y $auto$rtlil.cc:3572:AndGate$53
    connect \B $auto$rtlil.cc:3571:NotGate$51
    connect \A $auto$rtlil.cc:3572:AndGate$49
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$48
    connect \Y $auto$rtlil.cc:3572:AndGate$49
    connect \B $auto$rtlil.cc:3571:NotGate$47
    connect \A $auto$rtlil.cc:3572:AndGate$45
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$44
    connect \Y $auto$rtlil.cc:3572:AndGate$45
    connect \B $auto$rtlil.cc:3571:NotGate$43
    connect \A $auto$rtlil.cc:3571:NotGate$41
  end
  connect \Y $auto$rtlil.cc:3574:OrGate$69
end
attribute \whitebox 1
attribute \area "21.270400000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2111o_4
  wire output 4 \X
  attribute \capacitance "0.0043130000"
  wire input 6 \D1
  attribute \capacitance "0.0043980000"
  wire input 5 \C1
  attribute \capacitance "0.0044630000"
  wire input 3 \B1
  attribute \capacitance "0.0044660000"
  wire input 2 \A2
  attribute \capacitance "0.0042960000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$34
  wire $auto$rtlil.cc:3574:OrGate$32
  wire $auto$rtlil.cc:3574:OrGate$30
  wire $auto$rtlil.cc:3572:AndGate$28
  cell $specify2 $auto$liberty.cc:754:execute$39
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$38
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$37
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$36
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$35
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$33
    connect \Y $auto$rtlil.cc:3574:OrGate$34
    connect \B \D1
    connect \A $auto$rtlil.cc:3574:OrGate$32
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$31
    connect \Y $auto$rtlil.cc:3574:OrGate$32
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$30
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$29
    connect \Y $auto$rtlil.cc:3574:OrGate$30
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$28
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$27
    connect \Y $auto$rtlil.cc:3572:AndGate$28
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$34
end
attribute \whitebox 1
attribute \area "12.512000000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2111o_2
  wire output 4 \X
  attribute \capacitance "0.0024250000"
  wire input 6 \D1
  attribute \capacitance "0.0024560000"
  wire input 5 \C1
  attribute \capacitance "0.0023330000"
  wire input 3 \B1
  attribute \capacitance "0.0023940000"
  wire input 2 \A2
  attribute \capacitance "0.0024650000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$21
  wire $auto$rtlil.cc:3574:OrGate$19
  wire $auto$rtlil.cc:3574:OrGate$17
  wire $auto$rtlil.cc:3572:AndGate$15
  cell $specify2 $auto$liberty.cc:754:execute$26
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$25
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$24
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$23
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$22
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$20
    connect \Y $auto$rtlil.cc:3574:OrGate$21
    connect \B \D1
    connect \A $auto$rtlil.cc:3574:OrGate$19
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$18
    connect \Y $auto$rtlil.cc:3574:OrGate$19
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$17
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$16
    connect \Y $auto$rtlil.cc:3574:OrGate$17
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$15
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$14
    connect \Y $auto$rtlil.cc:3572:AndGate$15
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$21
end
attribute \whitebox 1
attribute \area "11.260800000"
attribute \liberty_cell 1
attribute \abc9_box 1
module \sky130_fd_sc_hd__a2111o_1
  wire output 4 \X
  attribute \capacitance "0.0023470000"
  wire input 6 \D1
  attribute \capacitance "0.0023750000"
  wire input 5 \C1
  attribute \capacitance "0.0024100000"
  wire input 3 \B1
  attribute \capacitance "0.0022890000"
  wire input 2 \A2
  attribute \capacitance "0.0024120000"
  wire input 1 \A1
  wire $auto$rtlil.cc:3574:OrGate$8
  wire $auto$rtlil.cc:3574:OrGate$6
  wire $auto$rtlil.cc:3574:OrGate$4
  wire $auto$rtlil.cc:3572:AndGate$2
  cell $specify2 $auto$liberty.cc:754:execute$9
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \D1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$13
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$12
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \A2
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$11
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \B1
    connect \EN 1'1
    connect \DST \X
  end
  cell $specify2 $auto$liberty.cc:754:execute$10
    parameter \T_RISE_TYP 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_MAX 1000
    parameter \T_FALL_TYP 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_MAX 1000
    parameter \SRC_WIDTH 1
    parameter \SRC_DST_POL 0
    parameter \SRC_DST_PEN 0
    parameter \FULL 1
    parameter \DST_WIDTH 1
    connect \SRC \C1
    connect \EN 1'1
    connect \DST \X
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$7
    connect \Y $auto$rtlil.cc:3574:OrGate$8
    connect \B \D1
    connect \A $auto$rtlil.cc:3574:OrGate$6
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5
    connect \Y $auto$rtlil.cc:3574:OrGate$6
    connect \B \C1
    connect \A $auto$rtlil.cc:3574:OrGate$4
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3
    connect \Y $auto$rtlil.cc:3574:OrGate$4
    connect \B \B1
    connect \A $auto$rtlil.cc:3572:AndGate$2
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1
    connect \Y $auto$rtlil.cc:3572:AndGate$2
    connect \B \A2
    connect \A \A1
  end
  connect \X $auto$rtlil.cc:3574:OrGate$8
end
attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:10.8"
module \btisa_decoder$ternary_cpu_system.u_cpu.u_decoder_b
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:19.23"
  wire width 4 output 5 \rs2_imm
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:18.23"
  wire width 4 output 4 \rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:22.23"
  wire output 6 \reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:17.23"
  wire width 4 output 3 \rd
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:16.23"
  wire width 6 output 2 \opcode
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:54.8"
  wire \op_is_xor
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:41.8"
  wire \op_is_sub
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:66.8"
  wire \op_is_stt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:64.8"
  wire \op_is_st
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:45.8"
  wire \op_is_shr
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:44.8"
  wire \op_is_shl
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:56.8"
  wire \op_is_pti
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:57.8"
  wire \op_is_nti
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:42.8"
  wire \op_is_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:43.8"
  wire \op_is_mul
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:52.8"
  wire \op_is_min
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:53.8"
  wire \op_is_max
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:67.8"
  wire \op_is_lui
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:65.8"
  wire \op_is_ldt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:63.8"
  wire \op_is_ld
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:61.8"
  wire \op_is_jr
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:60.8"
  wire \op_is_jalr
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:59.8"
  wire \op_is_jal
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:55.8"
  wire \op_is_inv
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:74.8"
  wire \op_is_halt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:49.8"
  wire \op_is_bne
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:50.8"
  wire \op_is_blt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:48.8"
  wire \op_is_beq
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:40.8"
  wire \op_is_add
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:24.23"
  wire output 8 \mem_write
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:23.23"
  wire output 7 \mem_read
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:27.23"
  wire output 11 \jump
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.8"
  wire \is_logic
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:80.8"
  wire \is_jump
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:79.8"
  wire \is_branch
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.8"
  wire \is_arithmetic
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:13.23"
  wire width 18 input 1 \instruction
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:30.23"
  wire output 14 \halt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:26.23"
  wire width 2 output 10 \branch_type
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:25.23"
  wire output 9 \branch
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:28.23"
  wire output 12 \alu_src
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:29.23"
  wire width 3 output 13 \alu_op
  wire $procmux$15307_Y
  wire width 3 $procmux$15296_Y
  wire width 3 $procmux$15294_Y
  wire width 3 $procmux$15292_Y
  wire width 3 $procmux$15290_Y
  wire width 3 $procmux$15288_Y
  wire width 3 $procmux$15286_Y
  wire $procmux$15283_Y
  wire width 3 $procmux$15273_Y
  wire width 3 $procmux$15271_Y
  wire width 3 $procmux$15269_Y
  wire width 3 $procmux$15267_Y
  wire width 3 $procmux$15265_Y
  wire width 3 $procmux$15263_Y
  wire width 2 $procmux$15246_Y
  wire width 2 $procmux$15240_Y
  wire width 2 $procmux$15237_Y
  wire width 2 $procmux$15231_Y
  wire width 2 $procmux$15228_Y
  wire width 2 $procmux$15225_Y
  wire $procmux$15223_Y
  wire $procmux$15207_Y
  wire $procmux$15205_Y
  wire $procmux$15203_Y
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  wire width 2 $branch_type$55
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.12-134.47"
  wire width 2 $branch_type$54
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:134.12-134.47"
  wire width 2 $branch_type$53
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  wire $alu_src$72
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  wire $alu_src$68
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  wire $alu_src$63
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  wire $alu_src$48
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  wire width 3 $alu_op$69
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  wire width 3 $alu_op$64
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  wire width 3 $alu_op$58
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  wire width 3 $alu_op$52
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  wire width 3 $alu_op$50
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  wire width 3 $alu_op$49
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  wire width 3 $alu_op$46
  wire $70y
  wire $65y
  wire $59y
  wire $39y
  wire $37y
  wire $35y
  wire $34y
  wire $33y
  wire $32y
  wire $30y
  wire $29y
  wire $28y
  wire $27y
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15307
    parameter \WIDTH 1
    connect \Y $procmux$15307_Y
    connect \S \is_arithmetic
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15304
    parameter \WIDTH 1
    connect \Y $alu_src$48
    connect \S \is_arithmetic
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15301
    parameter \WIDTH 3
    connect \Y $alu_op$49
    connect \S \is_arithmetic
    connect \B $alu_op$46
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15298
    parameter \WIDTH 3
    connect \Y $alu_op$46
    connect \S \is_arithmetic
    connect \B $procmux$15296_Y
    connect \A 3'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:103.20-103.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15296
    parameter \WIDTH 3
    connect \Y $procmux$15296_Y
    connect \S \op_is_add
    connect \B 3'000
    connect \A $procmux$15294_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:104.20-104.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15294
    parameter \WIDTH 3
    connect \Y $procmux$15294_Y
    connect \S \op_is_sub
    connect \B 3'001
    connect \A $procmux$15292_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:105.20-105.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15292
    parameter \WIDTH 3
    connect \Y $procmux$15292_Y
    connect \S \op_is_neg
    connect \B 3'010
    connect \A $procmux$15290_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:106.20-106.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15290
    parameter \WIDTH 3
    connect \Y $procmux$15290_Y
    connect \S \op_is_mul
    connect \B 3'000
    connect \A $procmux$15288_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:107.20-107.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15288
    parameter \WIDTH 3
    connect \Y $procmux$15288_Y
    connect \S \op_is_shl
    connect \B 3'101
    connect \A $procmux$15286_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:108.20-108.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15286
    parameter \WIDTH 3
    connect \Y $procmux$15286_Y
    connect \S \op_is_shr
    connect \B 3'110
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.19-125.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  cell $mux $procmux$15283
    parameter \WIDTH 1
    connect \Y $procmux$15283_Y
    connect \S \is_logic
    connect \B 1'1
    connect \A $procmux$15307_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.19-125.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  cell $mux $procmux$15279
    parameter \WIDTH 3
    connect \Y $alu_op$52
    connect \S \is_logic
    connect \B $alu_op$50
    connect \A $alu_op$49
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.19-125.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  cell $mux $procmux$15275
    parameter \WIDTH 3
    connect \Y $alu_op$50
    connect \S \is_logic
    connect \B $procmux$15273_Y
    connect \A 3'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:117.20-117.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15273
    parameter \WIDTH 3
    connect \Y $procmux$15273_Y
    connect \S \op_is_min
    connect \B 3'011
    connect \A $procmux$15271_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:118.20-118.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15271
    parameter \WIDTH 3
    connect \Y $procmux$15271_Y
    connect \S \op_is_max
    connect \B 3'100
    connect \A $procmux$15269_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:119.20-119.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15269
    parameter \WIDTH 3
    connect \Y $procmux$15269_Y
    connect \S \op_is_xor
    connect \B 3'000
    connect \A $procmux$15267_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:120.20-120.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15267
    parameter \WIDTH 3
    connect \Y $procmux$15267_Y
    connect \S \op_is_inv
    connect \B 3'010
    connect \A $procmux$15265_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:121.20-121.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15265
    parameter \WIDTH 3
    connect \Y $procmux$15265_Y
    connect \S \op_is_pti
    connect \B 3'010
    connect \A $procmux$15263_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:122.20-122.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15263
    parameter \WIDTH 3
    connect \Y $procmux$15263_Y
    connect \S \op_is_nti
    connect \B 3'010
    connect \A 3'011
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15260
    parameter \WIDTH 1
    connect \Y \branch
    connect \S \is_branch
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15256
    parameter \WIDTH 2
    connect \Y \branch_type
    connect \S \is_branch
    connect \B $branch_type$55
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15252
    parameter \WIDTH 3
    connect \Y $alu_op$58
    connect \S \is_branch
    connect \B 3'001
    connect \A $alu_op$52
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15248
    parameter \WIDTH 2
    connect \Y $branch_type$55
    connect \S \is_branch
    connect \B $procmux$15246_Y
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.27-132.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  attribute \full_case 1
  cell $mux $procmux$15246
    parameter \WIDTH 2
    connect \Y $procmux$15246_Y
    connect \S \op_is_beq
    connect \B 2'01
    connect \A $branch_type$54
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15242
    parameter \WIDTH 2
    connect \Y $branch_type$54
    connect \S \is_branch
    connect \B $procmux$15240_Y
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.27-132.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  attribute \full_case 1
  cell $mux $procmux$15240
    parameter \WIDTH 2
    connect \Y $procmux$15240_Y
    connect \S \op_is_beq
    connect \B 2'x
    connect \A $procmux$15237_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.27-133.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.12-134.47"
  attribute \full_case 1
  cell $mux $procmux$15237
    parameter \WIDTH 2
    connect \Y $procmux$15237_Y
    connect \S \op_is_bne
    connect \B 2'10
    connect \A $branch_type$53
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15233
    parameter \WIDTH 2
    connect \Y $branch_type$53
    connect \S \is_branch
    connect \B $procmux$15231_Y
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.27-132.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  attribute \full_case 1
  cell $mux $procmux$15231
    parameter \WIDTH 2
    connect \Y $procmux$15231_Y
    connect \S \op_is_beq
    connect \B 2'x
    connect \A $procmux$15228_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.27-133.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.12-134.47"
  attribute \full_case 1
  cell $mux $procmux$15228
    parameter \WIDTH 2
    connect \Y $procmux$15228_Y
    connect \S \op_is_bne
    connect \B 2'x
    connect \A $procmux$15225_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:134.27-134.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:134.12-134.47"
  cell $mux $procmux$15225
    parameter \WIDTH 2
    connect \Y $procmux$15225_Y
    connect \S \op_is_blt
    connect \B 2'11
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15223
    parameter \WIDTH 1
    connect \Y $procmux$15223_Y
    connect \S \is_jump
    connect \B $procmux$15207_Y
    connect \A $procmux$15283_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15219
    parameter \WIDTH 1
    connect \Y \jump
    connect \S \is_jump
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15215
    parameter \WIDTH 1
    connect \Y $alu_src$63
    connect \S \is_jump
    connect \B 1'1
    connect \A $alu_src$48
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15211
    parameter \WIDTH 3
    connect \Y $alu_op$64
    connect \S \is_jump
    connect \B 3'000
    connect \A $alu_op$58
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15207
    parameter \WIDTH 1
    connect \Y $procmux$15207_Y
    connect \S \is_jump
    connect \B $procmux$15205_Y
    connect \A 1'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:141.9-141.26|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:140.7-142.10"
  cell $mux $procmux$15205
    parameter \WIDTH 1
    connect \Y $procmux$15205_Y
    connect \S $59y
    connect \B 1'1
    connect \A $procmux$15283_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15203
    parameter \WIDTH 1
    connect \Y $procmux$15203_Y
    connect \S $65y
    connect \B 1'1
    connect \A $procmux$15223_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15200
    parameter \WIDTH 1
    connect \Y \mem_read
    connect \S $65y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15197
    parameter \WIDTH 1
    connect \Y $alu_src$68
    connect \S $65y
    connect \B 1'1
    connect \A $alu_src$63
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15194
    parameter \WIDTH 3
    connect \Y $alu_op$69
    connect \S $65y
    connect \B 3'000
    connect \A $alu_op$64
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.32-159.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  cell $mux $procmux$15191
    parameter \WIDTH 1
    connect \Y \mem_write
    connect \S $70y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.32-159.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  cell $mux $procmux$15188
    parameter \WIDTH 1
    connect \Y $alu_src$72
    connect \S $70y
    connect \B 1'1
    connect \A $alu_src$68
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.32-159.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  cell $mux $procmux$15185
    parameter \WIDTH 3
    connect \Y \alu_op
    connect \S $70y
    connect \B 3'000
    connect \A $alu_op$69
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.20-164.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.5-164.8"
  cell $mux $procmux$15182
    parameter \WIDTH 1
    connect \Y \reg_write
    connect \S \op_is_lui
    connect \B 1'1
    connect \A $procmux$15203_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.20-164.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.5-164.8"
  cell $mux $procmux$15179
    parameter \WIDTH 1
    connect \Y \alu_src
    connect \S \op_is_lui
    connect \B 1'1
    connect \A $alu_src$72
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:168.7-168.19|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:167.5-169.8"
  cell $mux $procmux$15176
    parameter \WIDTH 1
    connect \Y \halt
    connect \S \op_is_halt
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:50.22-50.62"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_blt
    connect \B 6'001010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:49.22-49.62"
  cell $eq $8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_bne
    connect \B 6'001001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.9-155.30"
  cell $logic_or $70
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $70y
    connect \B \op_is_stt
    connect \A \op_is_st
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:48.22-48.59"
  cell $eq $7
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_beq
    connect \B 6'001000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.9-148.30"
  cell $logic_or $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B \op_is_ldt
    connect \A \op_is_ld
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:140.11-140.34"
  cell $logic_or $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $59y
    connect \B \op_is_jalr
    connect \A \op_is_jal
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:45.22-45.62"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_shr
    connect \B 6'000110
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:80.24-80.57"
  cell $or $40
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_jump
    connect \B \op_is_jr
    connect \A $39y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:44.22-44.62"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_shl
    connect \B 6'000101
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:80.24-80.46"
  cell $or $39
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $39y
    connect \B \op_is_jalr
    connect \A \op_is_jal
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:79.24-79.57"
  cell $or $38
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_branch
    connect \B \op_is_blt
    connect \A $37y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:79.24-79.45"
  cell $or $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B \op_is_bne
    connect \A \op_is_beq
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.93"
  cell $or $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_logic
    connect \B \op_is_nti
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.81"
  cell $or $35
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $35y
    connect \B \op_is_pti
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.69"
  cell $or $34
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $34y
    connect \B \op_is_inv
    connect \A $33y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.57"
  cell $or $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B \op_is_xor
    connect \A $32y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.45"
  cell $or $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B \op_is_max
    connect \A \op_is_min
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.93"
  cell $or $31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_arithmetic
    connect \B \op_is_shr
    connect \A $30y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.81"
  cell $or $30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $30y
    connect \B \op_is_shl
    connect \A $29y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:43.22-43.59"
  cell $eq $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_mul
    connect \B 6'000100
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.69"
  cell $or $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $29y
    connect \B \op_is_mul
    connect \A $28y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.57"
  cell $or $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $28y
    connect \B \op_is_neg
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.45"
  cell $or $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $27y
    connect \B \op_is_sub
    connect \A \op_is_add
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:74.22-74.65"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_halt
    connect \B 6'101001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:67.22-67.65"
  cell $eq $23
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_lui
    connect \B 6'100101
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:66.22-66.62"
  cell $eq $22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_stt
    connect \B 6'100100
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:65.22-65.62"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_ldt
    connect \B 6'100010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:64.22-64.62"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_st
    connect \B 6'100001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:42.22-42.59"
  cell $eq $2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_neg
    connect \B 6'000010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:63.22-63.59"
  cell $eq $19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_ld
    connect \B 6'100000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:61.22-61.65"
  cell $eq $18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_jr
    connect \B 6'011010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:60.22-60.65"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_jalr
    connect \B 6'011001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:59.22-59.62"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_jal
    connect \B 6'011000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:57.22-57.65"
  cell $eq $15
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_nti
    connect \B 6'010110
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:56.22-56.65"
  cell $eq $14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_pti
    connect \B 6'010101
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:55.22-55.62"
  cell $eq $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_inv
    connect \B 6'010100
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:54.22-54.62"
  cell $eq $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_xor
    connect \B 6'010010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:53.22-53.62"
  cell $eq $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_max
    connect \B 6'010001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:52.22-52.59"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_min
    connect \B 6'010000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:41.22-41.59"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_sub
    connect \B 6'000001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:40.22-40.56"
  cell $logic_not $0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_add
    connect \A \instruction [17:12]
  end
  connect \rs2_imm \instruction [3:0]
  connect \rs1 \instruction [7:4]
  connect \rd \instruction [11:8]
  connect \opcode \instruction [17:12]
end
attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:10.8"
module \btisa_decoder$ternary_cpu_system.u_cpu.u_decoder_a
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:19.23"
  wire width 4 output 5 \rs2_imm
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:18.23"
  wire width 4 output 4 \rs1
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:22.23"
  wire output 6 \reg_write
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:17.23"
  wire width 4 output 3 \rd
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:16.23"
  wire width 6 output 2 \opcode
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:54.8"
  wire \op_is_xor
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:41.8"
  wire \op_is_sub
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:66.8"
  wire \op_is_stt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:64.8"
  wire \op_is_st
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:45.8"
  wire \op_is_shr
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:44.8"
  wire \op_is_shl
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:56.8"
  wire \op_is_pti
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:57.8"
  wire \op_is_nti
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:42.8"
  wire \op_is_neg
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:43.8"
  wire \op_is_mul
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:52.8"
  wire \op_is_min
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:53.8"
  wire \op_is_max
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:67.8"
  wire \op_is_lui
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:65.8"
  wire \op_is_ldt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:63.8"
  wire \op_is_ld
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:61.8"
  wire \op_is_jr
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:60.8"
  wire \op_is_jalr
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:59.8"
  wire \op_is_jal
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:55.8"
  wire \op_is_inv
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:74.8"
  wire \op_is_halt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:49.8"
  wire \op_is_bne
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:50.8"
  wire \op_is_blt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:48.8"
  wire \op_is_beq
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:40.8"
  wire \op_is_add
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:24.23"
  wire output 8 \mem_write
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:23.23"
  wire output 7 \mem_read
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:27.23"
  wire output 11 \jump
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.8"
  wire \is_logic
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:80.8"
  wire \is_jump
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:79.8"
  wire \is_branch
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.8"
  wire \is_arithmetic
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:13.23"
  wire width 18 input 1 \instruction
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:30.23"
  wire output 14 \halt
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:26.23"
  wire width 2 output 10 \branch_type
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:25.23"
  wire output 9 \branch
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:28.23"
  wire output 12 \alu_src
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:29.23"
  wire width 3 output 13 \alu_op
  wire $procmux$15441_Y
  wire width 3 $procmux$15430_Y
  wire width 3 $procmux$15428_Y
  wire width 3 $procmux$15426_Y
  wire width 3 $procmux$15424_Y
  wire width 3 $procmux$15422_Y
  wire width 3 $procmux$15420_Y
  wire $procmux$15417_Y
  wire width 3 $procmux$15407_Y
  wire width 3 $procmux$15405_Y
  wire width 3 $procmux$15403_Y
  wire width 3 $procmux$15401_Y
  wire width 3 $procmux$15399_Y
  wire width 3 $procmux$15397_Y
  wire width 2 $procmux$15380_Y
  wire width 2 $procmux$15374_Y
  wire width 2 $procmux$15371_Y
  wire width 2 $procmux$15365_Y
  wire width 2 $procmux$15362_Y
  wire width 2 $procmux$15359_Y
  wire $procmux$15357_Y
  wire $procmux$15341_Y
  wire $procmux$15339_Y
  wire $procmux$15337_Y
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  wire width 2 $branch_type$55
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.12-134.47"
  wire width 2 $branch_type$54
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:134.12-134.47"
  wire width 2 $branch_type$53
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  wire $alu_src$72
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  wire $alu_src$68
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  wire $alu_src$63
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  wire $alu_src$48
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  wire width 3 $alu_op$69
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  wire width 3 $alu_op$64
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  wire width 3 $alu_op$58
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  wire width 3 $alu_op$52
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  wire width 3 $alu_op$50
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  wire width 3 $alu_op$49
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  wire width 3 $alu_op$46
  wire $70y
  wire $65y
  wire $59y
  wire $39y
  wire $37y
  wire $35y
  wire $34y
  wire $33y
  wire $32y
  wire $30y
  wire $29y
  wire $28y
  wire $27y
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15441
    parameter \WIDTH 1
    connect \Y $procmux$15441_Y
    connect \S \is_arithmetic
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15438
    parameter \WIDTH 1
    connect \Y $alu_src$48
    connect \S \is_arithmetic
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15435
    parameter \WIDTH 3
    connect \Y $alu_op$49
    connect \S \is_arithmetic
    connect \B $alu_op$46
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.24-111.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:99.5-111.8"
  cell $mux $procmux$15432
    parameter \WIDTH 3
    connect \Y $alu_op$46
    connect \S \is_arithmetic
    connect \B $procmux$15430_Y
    connect \A 3'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:103.20-103.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15430
    parameter \WIDTH 3
    connect \Y $procmux$15430_Y
    connect \S \op_is_add
    connect \B 3'000
    connect \A $procmux$15428_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:104.20-104.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15428
    parameter \WIDTH 3
    connect \Y $procmux$15428_Y
    connect \S \op_is_sub
    connect \B 3'001
    connect \A $procmux$15426_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:105.20-105.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15426
    parameter \WIDTH 3
    connect \Y $procmux$15426_Y
    connect \S \op_is_neg
    connect \B 3'010
    connect \A $procmux$15424_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:106.20-106.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15424
    parameter \WIDTH 3
    connect \Y $procmux$15424_Y
    connect \S \op_is_mul
    connect \B 3'000
    connect \A $procmux$15422_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:107.20-107.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15422
    parameter \WIDTH 3
    connect \Y $procmux$15422_Y
    connect \S \op_is_shl
    connect \B 3'101
    connect \A $procmux$15420_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:108.20-108.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:102.7-110.14"
  attribute \full_case 1
  cell $mux $procmux$15420
    parameter \WIDTH 3
    connect \Y $procmux$15420_Y
    connect \S \op_is_shr
    connect \B 3'110
    connect \A 3'000
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.19-125.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  cell $mux $procmux$15417
    parameter \WIDTH 1
    connect \Y $procmux$15417_Y
    connect \S \is_logic
    connect \B 1'1
    connect \A $procmux$15441_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.19-125.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  cell $mux $procmux$15413
    parameter \WIDTH 3
    connect \Y $alu_op$52
    connect \S \is_logic
    connect \B $alu_op$50
    connect \A $alu_op$49
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.19-125.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:114.5-125.8"
  cell $mux $procmux$15409
    parameter \WIDTH 3
    connect \Y $alu_op$50
    connect \S \is_logic
    connect \B $procmux$15407_Y
    connect \A 3'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:117.20-117.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15407
    parameter \WIDTH 3
    connect \Y $procmux$15407_Y
    connect \S \op_is_min
    connect \B 3'011
    connect \A $procmux$15405_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:118.20-118.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15405
    parameter \WIDTH 3
    connect \Y $procmux$15405_Y
    connect \S \op_is_max
    connect \B 3'100
    connect \A $procmux$15403_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:119.20-119.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15403
    parameter \WIDTH 3
    connect \Y $procmux$15403_Y
    connect \S \op_is_xor
    connect \B 3'000
    connect \A $procmux$15401_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:120.20-120.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15401
    parameter \WIDTH 3
    connect \Y $procmux$15401_Y
    connect \S \op_is_inv
    connect \B 3'010
    connect \A $procmux$15399_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:121.20-121.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15399
    parameter \WIDTH 3
    connect \Y $procmux$15399_Y
    connect \S \op_is_pti
    connect \B 3'010
    connect \A $procmux$15397_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:122.20-122.36|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:116.7-124.14"
  attribute \full_case 1
  cell $mux $procmux$15397
    parameter \WIDTH 3
    connect \Y $procmux$15397_Y
    connect \S \op_is_nti
    connect \B 3'010
    connect \A 3'011
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15394
    parameter \WIDTH 1
    connect \Y \branch
    connect \S \is_branch
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15390
    parameter \WIDTH 2
    connect \Y \branch_type
    connect \S \is_branch
    connect \B $branch_type$55
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15386
    parameter \WIDTH 3
    connect \Y $alu_op$58
    connect \S \is_branch
    connect \B 3'001
    connect \A $alu_op$52
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15382
    parameter \WIDTH 2
    connect \Y $branch_type$55
    connect \S \is_branch
    connect \B $procmux$15380_Y
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.27-132.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  attribute \full_case 1
  cell $mux $procmux$15380
    parameter \WIDTH 2
    connect \Y $procmux$15380_Y
    connect \S \op_is_beq
    connect \B 2'01
    connect \A $branch_type$54
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15376
    parameter \WIDTH 2
    connect \Y $branch_type$54
    connect \S \is_branch
    connect \B $procmux$15374_Y
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.27-132.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  attribute \full_case 1
  cell $mux $procmux$15374
    parameter \WIDTH 2
    connect \Y $procmux$15374_Y
    connect \S \op_is_beq
    connect \B 2'x
    connect \A $procmux$15371_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.27-133.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.12-134.47"
  attribute \full_case 1
  cell $mux $procmux$15371
    parameter \WIDTH 2
    connect \Y $procmux$15371_Y
    connect \S \op_is_bne
    connect \B 2'10
    connect \A $branch_type$53
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.20-135.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:128.5-135.8"
  cell $mux $procmux$15367
    parameter \WIDTH 2
    connect \Y $branch_type$53
    connect \S \is_branch
    connect \B $procmux$15365_Y
    connect \A 2'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.27-132.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:132.7-134.47"
  attribute \full_case 1
  cell $mux $procmux$15365
    parameter \WIDTH 2
    connect \Y $procmux$15365_Y
    connect \S \op_is_beq
    connect \B 2'x
    connect \A $procmux$15362_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.27-133.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:133.12-134.47"
  attribute \full_case 1
  cell $mux $procmux$15362
    parameter \WIDTH 2
    connect \Y $procmux$15362_Y
    connect \S \op_is_bne
    connect \B 2'x
    connect \A $procmux$15359_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:134.27-134.47|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:134.12-134.47"
  cell $mux $procmux$15359
    parameter \WIDTH 2
    connect \Y $procmux$15359_Y
    connect \S \op_is_blt
    connect \B 2'11
    connect \A 2'00
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15357
    parameter \WIDTH 1
    connect \Y $procmux$15357_Y
    connect \S \is_jump
    connect \B $procmux$15341_Y
    connect \A $procmux$15417_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15353
    parameter \WIDTH 1
    connect \Y \jump
    connect \S \is_jump
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15349
    parameter \WIDTH 1
    connect \Y $alu_src$63
    connect \S \is_jump
    connect \B 1'1
    connect \A $alu_src$48
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15345
    parameter \WIDTH 3
    connect \Y $alu_op$64
    connect \S \is_jump
    connect \B 3'000
    connect \A $alu_op$58
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.18-145.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:138.5-145.8"
  cell $mux $procmux$15341
    parameter \WIDTH 1
    connect \Y $procmux$15341_Y
    connect \S \is_jump
    connect \B $procmux$15339_Y
    connect \A 1'x
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:141.9-141.26|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:140.7-142.10"
  cell $mux $procmux$15339
    parameter \WIDTH 1
    connect \Y $procmux$15339_Y
    connect \S $59y
    connect \B 1'1
    connect \A $procmux$15417_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15337
    parameter \WIDTH 1
    connect \Y $procmux$15337_Y
    connect \S $65y
    connect \B 1'1
    connect \A $procmux$15357_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15334
    parameter \WIDTH 1
    connect \Y \mem_read
    connect \S $65y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15331
    parameter \WIDTH 1
    connect \Y $alu_src$68
    connect \S $65y
    connect \B 1'1
    connect \A $alu_src$63
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.32-153.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.5-153.8"
  cell $mux $procmux$15328
    parameter \WIDTH 3
    connect \Y $alu_op$69
    connect \S $65y
    connect \B 3'000
    connect \A $alu_op$64
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.32-159.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  cell $mux $procmux$15325
    parameter \WIDTH 1
    connect \Y \mem_write
    connect \S $70y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.32-159.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  cell $mux $procmux$15322
    parameter \WIDTH 1
    connect \Y $alu_src$72
    connect \S $70y
    connect \B 1'1
    connect \A $alu_src$68
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.32-159.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.5-159.8"
  cell $mux $procmux$15319
    parameter \WIDTH 3
    connect \Y \alu_op
    connect \S $70y
    connect \B 3'000
    connect \A $alu_op$69
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.20-164.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.5-164.8"
  cell $mux $procmux$15316
    parameter \WIDTH 1
    connect \Y \reg_write
    connect \S \op_is_lui
    connect \B 1'1
    connect \A $procmux$15337_Y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.20-164.8|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:161.5-164.8"
  cell $mux $procmux$15313
    parameter \WIDTH 1
    connect \Y \alu_src
    connect \S \op_is_lui
    connect \B 1'1
    connect \A $alu_src$72
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:168.7-168.19|../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:167.5-169.8"
  cell $mux $procmux$15310
    parameter \WIDTH 1
    connect \Y \halt
    connect \S \op_is_halt
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:50.22-50.62"
  cell $eq $9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_blt
    connect \B 6'001010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:49.22-49.62"
  cell $eq $8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_bne
    connect \B 6'001001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:155.9-155.30"
  cell $logic_or $70
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $70y
    connect \B \op_is_stt
    connect \A \op_is_st
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:48.22-48.59"
  cell $eq $7
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_beq
    connect \B 6'001000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:148.9-148.30"
  cell $logic_or $65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $65y
    connect \B \op_is_ldt
    connect \A \op_is_ld
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:140.11-140.34"
  cell $logic_or $59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $59y
    connect \B \op_is_jalr
    connect \A \op_is_jal
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:45.22-45.62"
  cell $eq $5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_shr
    connect \B 6'000110
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:80.24-80.57"
  cell $or $40
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_jump
    connect \B \op_is_jr
    connect \A $39y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:44.22-44.62"
  cell $eq $4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_shl
    connect \B 6'000101
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:80.24-80.46"
  cell $or $39
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $39y
    connect \B \op_is_jalr
    connect \A \op_is_jal
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:79.24-79.57"
  cell $or $38
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_branch
    connect \B \op_is_blt
    connect \A $37y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:79.24-79.45"
  cell $or $37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $37y
    connect \B \op_is_bne
    connect \A \op_is_beq
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.93"
  cell $or $36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_logic
    connect \B \op_is_nti
    connect \A $35y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.81"
  cell $or $35
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $35y
    connect \B \op_is_pti
    connect \A $34y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.69"
  cell $or $34
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $34y
    connect \B \op_is_inv
    connect \A $33y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.57"
  cell $or $33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $33y
    connect \B \op_is_xor
    connect \A $32y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:78.24-78.45"
  cell $or $32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $32y
    connect \B \op_is_max
    connect \A \op_is_min
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.93"
  cell $or $31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \is_arithmetic
    connect \B \op_is_shr
    connect \A $30y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.81"
  cell $or $30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $30y
    connect \B \op_is_shl
    connect \A $29y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:43.22-43.59"
  cell $eq $3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_mul
    connect \B 6'000100
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.69"
  cell $or $29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $29y
    connect \B \op_is_mul
    connect \A $28y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.57"
  cell $or $28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $28y
    connect \B \op_is_neg
    connect \A $27y
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:77.24-77.45"
  cell $or $27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $27y
    connect \B \op_is_sub
    connect \A \op_is_add
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:74.22-74.65"
  cell $eq $26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_halt
    connect \B 6'101001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:67.22-67.65"
  cell $eq $23
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_lui
    connect \B 6'100101
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:66.22-66.62"
  cell $eq $22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_stt
    connect \B 6'100100
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:65.22-65.62"
  cell $eq $21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_ldt
    connect \B 6'100010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:64.22-64.62"
  cell $eq $20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_st
    connect \B 6'100001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:42.22-42.59"
  cell $eq $2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_neg
    connect \B 6'000010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:63.22-63.59"
  cell $eq $19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_ld
    connect \B 6'100000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:61.22-61.65"
  cell $eq $18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_jr
    connect \B 6'011010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:60.22-60.65"
  cell $eq $17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_jalr
    connect \B 6'011001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:59.22-59.62"
  cell $eq $16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_jal
    connect \B 6'011000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:57.22-57.65"
  cell $eq $15
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_nti
    connect \B 6'010110
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:56.22-56.65"
  cell $eq $14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_pti
    connect \B 6'010101
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:55.22-55.62"
  cell $eq $13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_inv
    connect \B 6'010100
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:54.22-54.62"
  cell $eq $12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_xor
    connect \B 6'010010
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:53.22-53.62"
  cell $eq $11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_max
    connect \B 6'010001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:52.22-52.59"
  cell $eq $10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_min
    connect \B 6'010000
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:41.22-41.59"
  cell $eq $1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_sub
    connect \B 6'000001
    connect \A \instruction [17:12]
  end
  attribute \src "../../work/designs/ternary_cpu_system/src/btisa_decoder.sv:40.22-40.56"
  cell $logic_not $0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \op_is_add
    connect \A \instruction [17:12]
  end
  connect \rs2_imm \instruction [3:0]
  connect \rs1 \instruction [7:4]
  connect \rd \instruction [11:8]
  connect \opcode \instruction [17:12]
end
