#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  3 13:31:12 2020
# Process ID: 30951
# Current directory: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1
# Command line: vivado -log mandelbrot_pinout.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mandelbrot_pinout.tcl -notrace
# Log file: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout.vdi
# Journal file: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mandelbrot_pinout.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top mandelbrot_pinout -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.dcp' for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.781 ; gain = 0.000 ; free physical = 6223 ; free virtual = 17323
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkSys100MhzxCI' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_board.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_board.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2484.391 ; gain = 567.023 ; free physical = 5695 ; free virtual = 16796
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_1024x768'. The XDC file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_1024x768'. The XDC file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_640x480'. The XDC file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480/clk_vga_hdmi_640x480_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_640x480'. The XDC file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480/clk_vga_hdmi_640x480.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_800x600'. The XDC file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_800x600'. The XDC file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600.xdc will not be read for any cell of this module.
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2484.391 ; gain = 0.000 ; free physical = 5702 ; free virtual = 16803
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

13 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 2484.391 ; gain = 932.621 ; free physical = 5702 ; free virtual = 16803
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.301 ; gain = 76.910 ; free physical = 5705 ; free virtual = 16806

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b7e653f1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2561.301 ; gain = 0.000 ; free physical = 5701 ; free virtual = 16801

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fb580152

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2673.250 ; gain = 0.004 ; free physical = 5549 ; free virtual = 16650
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fb580152

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2673.250 ; gain = 0.004 ; free physical = 5549 ; free virtual = 16649
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2014d80da

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2673.250 ; gain = 0.004 ; free physical = 5548 ; free virtual = 16649
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2014d80da

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2673.250 ; gain = 0.004 ; free physical = 5548 ; free virtual = 16649
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2014d80da

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2673.250 ; gain = 0.004 ; free physical = 5548 ; free virtual = 16649
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2014d80da

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2673.250 ; gain = 0.004 ; free physical = 5549 ; free virtual = 16649
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.250 ; gain = 0.000 ; free physical = 5548 ; free virtual = 16649
Ending Logic Optimization Task | Checksum: 1c7656bf7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2673.250 ; gain = 0.004 ; free physical = 5548 ; free virtual = 16649

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c7656bf7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2673.250 ; gain = 0.000 ; free physical = 5547 ; free virtual = 16648

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c7656bf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.250 ; gain = 0.000 ; free physical = 5547 ; free virtual = 16648

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.250 ; gain = 0.000 ; free physical = 5547 ; free virtual = 16648
Ending Netlist Obfuscation Task | Checksum: 1c7656bf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.250 ; gain = 0.000 ; free physical = 5547 ; free virtual = 16648
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2673.250 ; gain = 188.859 ; free physical = 5547 ; free virtual = 16648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.250 ; gain = 0.000 ; free physical = 5547 ; free virtual = 16648
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.250 ; gain = 0.000 ; free physical = 5544 ; free virtual = 16645
INFO: [Common 17-1381] The checkpoint '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mandelbrot_pinout_drc_opted.rpt -pb mandelbrot_pinout_drc_opted.pb -rpx mandelbrot_pinout_drc_opted.rpx
Command: report_drc -file mandelbrot_pinout_drc_opted.rpt -pb mandelbrot_pinout_drc_opted.pb -rpx mandelbrot_pinout_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2793.016 ; gain = 119.762 ; free physical = 5539 ; free virtual = 16640
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5538 ; free virtual = 16639
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 159d0bc95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5538 ; free virtual = 16639
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5539 ; free virtual = 16640

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fc84d1cc

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5517 ; free virtual = 16618

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a14c2a83

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5531 ; free virtual = 16632

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a14c2a83

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5531 ; free virtual = 16632
Phase 1 Placer Initialization | Checksum: 1a14c2a83

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5529 ; free virtual = 16630

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14adb3aa7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5529 ; free virtual = 16630

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5497 ; free virtual = 16601

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 199f2c02d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5497 ; free virtual = 16601
Phase 2.2 Global Placement Core | Checksum: 1d505e793

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5493 ; free virtual = 16596
Phase 2 Global Placement | Checksum: 1d505e793

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5494 ; free virtual = 16598

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19af22598

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5494 ; free virtual = 16597

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1da9919c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5491 ; free virtual = 16594

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26ac8ae29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5490 ; free virtual = 16594

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eb6ecd1b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5491 ; free virtual = 16594

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c30b3134

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5486 ; free virtual = 16590

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bf0a0886

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5486 ; free virtual = 16590

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13e42a774

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5486 ; free virtual = 16590
Phase 3 Detail Placement | Checksum: 13e42a774

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5486 ; free virtual = 16590

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fe3b0742

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: fe3b0742

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5486 ; free virtual = 16589
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.819. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1987090d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5486 ; free virtual = 16589
Phase 4.1 Post Commit Optimization | Checksum: 1987090d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5486 ; free virtual = 16589

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1987090d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5489 ; free virtual = 16593

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1987090d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5490 ; free virtual = 16593

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5490 ; free virtual = 16593
Phase 4.4 Final Placement Cleanup | Checksum: 16848c2f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5489 ; free virtual = 16593
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16848c2f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5489 ; free virtual = 16593
Ending Placer Task | Checksum: c1748c28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5489 ; free virtual = 16593
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5530 ; free virtual = 16634
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5530 ; free virtual = 16634
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5527 ; free virtual = 16632
INFO: [Common 17-1381] The checkpoint '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mandelbrot_pinout_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5517 ; free virtual = 16620
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_pinout_utilization_placed.rpt -pb mandelbrot_pinout_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mandelbrot_pinout_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.016 ; gain = 0.000 ; free physical = 5527 ; free virtual = 16631
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 37cc9b3f ConstDB: 0 ShapeSum: 89a7f0e9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16aa55c5a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2888.480 ; gain = 84.051 ; free physical = 5308 ; free virtual = 16412
Post Restoration Checksum: NetGraph: 8648b29a NumContArr: e45ca9c0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16aa55c5a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2907.480 ; gain = 103.051 ; free physical = 5280 ; free virtual = 16384

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16aa55c5a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2946.480 ; gain = 142.051 ; free physical = 5238 ; free virtual = 16342

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16aa55c5a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2946.480 ; gain = 142.051 ; free physical = 5238 ; free virtual = 16342
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 259738450

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2994.020 ; gain = 189.590 ; free physical = 5229 ; free virtual = 16333
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.762 | TNS=0.000  | WHS=-0.095 | THS=-0.344 |

Phase 2 Router Initialization | Checksum: 22095b47c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2994.020 ; gain = 189.590 ; free physical = 5225 ; free virtual = 16329

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000566859 %
  Global Horizontal Routing Utilization  = 0.000727032 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 153
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 134
  Number of Partially Routed Nets     = 19
  Number of Node Overlaps             = 40


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19c2ce3c9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5223 ; free virtual = 16327

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.360 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e34d803c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5220 ; free virtual = 16324

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.360 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1646638f8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5220 ; free virtual = 16324
Phase 4 Rip-up And Reroute | Checksum: 1646638f8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5220 ; free virtual = 16324

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1646638f8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5220 ; free virtual = 16324

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1646638f8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5219 ; free virtual = 16323
Phase 5 Delay and Skew Optimization | Checksum: 1646638f8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5219 ; free virtual = 16323

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1722f5859

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5218 ; free virtual = 16322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.453 | TNS=0.000  | WHS=0.202  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f1a3c648

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5218 ; free virtual = 16322
Phase 6 Post Hold Fix | Checksum: f1a3c648

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5218 ; free virtual = 16322

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0160543 %
  Global Horizontal Routing Utilization  = 0.00690681 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1468e07f2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5217 ; free virtual = 16321

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1468e07f2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5216 ; free virtual = 16320

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1be0b7c37

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5216 ; free virtual = 16320

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.453 | TNS=0.000  | WHS=0.202  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1be0b7c37

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5218 ; free virtual = 16322
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2995.023 ; gain = 190.594 ; free physical = 5269 ; free virtual = 16373

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2995.023 ; gain = 202.008 ; free physical = 5269 ; free virtual = 16373
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2995.023 ; gain = 0.000 ; free physical = 5269 ; free virtual = 16373
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2995.023 ; gain = 0.000 ; free physical = 5266 ; free virtual = 16371
INFO: [Common 17-1381] The checkpoint '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mandelbrot_pinout_drc_routed.rpt -pb mandelbrot_pinout_drc_routed.pb -rpx mandelbrot_pinout_drc_routed.rpx
Command: report_drc -file mandelbrot_pinout_drc_routed.rpt -pb mandelbrot_pinout_drc_routed.pb -rpx mandelbrot_pinout_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mandelbrot_pinout_methodology_drc_routed.rpt -pb mandelbrot_pinout_methodology_drc_routed.pb -rpx mandelbrot_pinout_methodology_drc_routed.rpx
Command: report_methodology -file mandelbrot_pinout_methodology_drc_routed.rpt -pb mandelbrot_pinout_methodology_drc_routed.pb -rpx mandelbrot_pinout_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mandelbrot_pinout_power_routed.rpt -pb mandelbrot_pinout_power_summary_routed.pb -rpx mandelbrot_pinout_power_routed.rpx
Command: report_power -file mandelbrot_pinout_power_routed.rpt -pb mandelbrot_pinout_power_summary_routed.pb -rpx mandelbrot_pinout_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mandelbrot_pinout_route_status.rpt -pb mandelbrot_pinout_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mandelbrot_pinout_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mandelbrot_pinout_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mandelbrot_pinout_bus_skew_routed.rpt -pb mandelbrot_pinout_bus_skew_routed.pb -rpx mandelbrot_pinout_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 13:33:11 2020...
