// Seed: 475429801
module module_0 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input tri id_11,
    output tri1 id_12,
    input uwire id_13,
    input wor id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    input wor id_18,
    output wor id_19,
    input supply0 id_20,
    input wand id_21,
    output wor id_22
);
endmodule
module module_1 #(
    parameter id_36 = 32'd63,
    parameter id_37 = 32'd99
) (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wire id_6,
    output supply1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    output tri1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wor id_14,
    output uwire id_15
    , id_33,
    output tri1 id_16,
    output tri0 id_17,
    input wand id_18,
    output wor id_19,
    input tri0 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    input uwire id_24,
    input wire id_25,
    output tri id_26,
    output wor id_27,
    input tri1 id_28,
    output supply0 id_29,
    output tri0 id_30,
    inout tri0 id_31
);
  wire id_34;
  assign id_30 = 1 != id_2 << id_4;
  wire id_35;
  module_0(
      id_4,
      id_27,
      id_2,
      id_9,
      id_18,
      id_10,
      id_10,
      id_4,
      id_4,
      id_22,
      id_26,
      id_14,
      id_7,
      id_20,
      id_6,
      id_18,
      id_8,
      id_28,
      id_4,
      id_26,
      id_3,
      id_18,
      id_9
  ); defparam id_36.id_37 = id_20 == 1'b0;
endmodule
