{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558272285771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 16:24:45 2019 " "Processing started: Sun May 19 16:24:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558272285879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558272286163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558272286167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558272286247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558272286247 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1558272286467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558272286553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558272286553 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:inst2\|y_present\[0\] FSM:inst2\|y_present\[0\] " "create_clock -period 1.000 -name FSM:inst2\|y_present\[0\] FSM:inst2\|y_present\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1558272286735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286737 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558272286738 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1558272286756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272286780 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558272286780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.108 " "Worst-case setup slack is -5.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108       -51.500 CLK  " "   -5.108       -51.500 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.782        -5.070 FSM:inst2\|y_present\[0\]  " "   -1.782        -5.070 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.850 " "Worst-case hold slack is -2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850        -8.460 FSM:inst2\|y_present\[0\]  " "   -2.850        -8.460 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429        -1.429 CLK  " "   -1.429        -1.429 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272286816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272286830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 CLK  " "   -3.000       -16.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266        -2.339 FSM:inst2\|y_present\[0\]  " "   -0.266        -2.339 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558272287106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272287223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558272287223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.495 " "Worst-case setup slack is -4.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495       -45.570 CLK  " "   -4.495       -45.570 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666        -4.739 FSM:inst2\|y_present\[0\]  " "   -1.666        -4.739 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.511 " "Worst-case hold slack is -2.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511        -7.476 FSM:inst2\|y_present\[0\]  " "   -2.511        -7.476 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349        -1.349 CLK  " "   -1.349        -1.349 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 CLK  " "   -3.000       -16.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -1.053 FSM:inst2\|y_present\[0\]  " "   -0.127        -1.053 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558272287584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272287793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558272287793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.426 " "Worst-case setup slack is -2.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426       -23.496 CLK  " "   -2.426       -23.496 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731        -2.057 FSM:inst2\|y_present\[0\]  " "   -0.731        -2.057 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720        -5.089 FSM:inst2\|y_present\[0\]  " "   -1.720        -5.089 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937        -0.937 CLK  " "   -0.937        -0.937 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.501 CLK  " "   -3.000       -16.501 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059        -0.383 FSM:inst2\|y_present\[0\]  " "   -0.059        -0.383 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558272288597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558272288598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 16:24:48 2019 " "Processing ended: Sun May 19 16:24:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1558270779880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558270779881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 15:59:39 2019 " "Processing started: Sun May 19 15:59:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558270779881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1558270779881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1558270779881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1558270780168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-Behavioral " "Found design unit 1: register_4bit-Behavioral" {  } { { "Register_4bit.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Register_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780632 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "Register_4bit.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Register_4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-Behavior " "Found design unit 1: mux8to1-Behavior" {  } { { "mux8to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux8to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780635 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x2to1-Behavior " "Found design unit 1: mux4x2to1-Behavior" {  } { { "mux4x2to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux4x2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780638 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x2to1 " "Found entity 1: mux4x2to1" {  } { { "mux4x2to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux4x2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-Behavior " "Found design unit 1: MUX2X1-Behavior" {  } { { "MUX2X1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/MUX2X1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780641 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/MUX2X1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lrs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LRS-Behavioral " "Found design unit 1: LRS-Behavioral" {  } { { "LRS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LRS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780644 ""} { "Info" "ISGN_ENTITY_NAME" "1 LRS " "Found entity 1: LRS" {  } { { "LRS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LRS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LLS-Behavioral " "Found design unit 1: LLS-Behavioral" {  } { { "LLS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LLS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780647 ""} { "Info" "ISGN_ENTITY_NAME" "1 LLS " "Found entity 1: LLS" {  } { { "LLS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LLS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavior " "Found design unit 1: FSM-Behavior" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780651 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7segment-Beh " "Found design unit 1: dec7segment-Beh" {  } { { "dec7segment.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/dec7segment.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780654 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7segment " "Found entity 1: dec7segment" {  } { { "dec7segment.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/dec7segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ars.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARS-Behavioral " "Found design unit 1: ARS-Behavioral" {  } { { "ARS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ARS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780657 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARS " "Found entity 1: ARS" {  } { { "ARS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ARS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780659 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1558270780661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1558270780694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 MUX2X1:inst3 " "Elaborating entity \"MUX2X1\" for hierarchy \"MUX2X1:inst3\"" {  } { { "Calculator.bdf" "inst3" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 240 1096 1208 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "Calculator.bdf" "inst" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 240 752 968 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:inst\|alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"Datapath:inst\|alu:inst6\"" {  } { { "Datapath.bdf" "inst6" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 128 1248 1472 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780700 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(40) " "VHDL Process Statement warning at ALU.vhd(40): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(42) " "VHDL Process Statement warning at ALU.vhd(42): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(45) " "VHDL Process Statement warning at ALU.vhd(45): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780702 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Quartus II" 0 -1 1558270780702 "|Calculator|Datapath:inst|alu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 Datapath:inst\|mux8to1:inst " "Elaborating entity \"mux8to1\" for hierarchy \"Datapath:inst\|mux8to1:inst\"" {  } { { "Datapath.bdf" "inst" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 144 464 624 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit Datapath:inst\|register_4bit:inst2 " "Elaborating entity \"register_4bit\" for hierarchy \"Datapath:inst\|register_4bit:inst2\"" {  } { { "Datapath.bdf" "inst2" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 144 720 904 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLS Datapath:inst\|LLS:inst8 " "Elaborating entity \"LLS\" for hierarchy \"Datapath:inst\|LLS:inst8\"" {  } { { "Datapath.bdf" "inst8" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 96 48 232 176 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRS Datapath:inst\|LRS:inst7 " "Elaborating entity \"LRS\" for hierarchy \"Datapath:inst\|LRS:inst7\"" {  } { { "Datapath.bdf" "inst7" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 192 48 232 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARS Datapath:inst\|ARS:inst9 " "Elaborating entity \"ARS\" for hierarchy \"Datapath:inst\|ARS:inst9\"" {  } { { "Datapath.bdf" "inst9" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 280 32 232 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x2to1 Datapath:inst\|mux4x2to1:inst4 " "Elaborating entity \"mux4x2to1\" for hierarchy \"Datapath:inst\|mux4x2to1:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 112 1032 1184 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst2 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst2\"" {  } { { "Calculator.bdf" "inst2" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 248 360 568 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_state FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): inferring latch(es) for signal or variable \"out_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 1 0 "Quartus II" 0 -1 1558270780719 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[0\] FSM.vhd(65) " "Inferred latch for \"out_state\[0\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558270780721 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[1\] FSM.vhd(65) " "Inferred latch for \"out_state\[1\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558270780722 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[2\] FSM.vhd(65) " "Inferred latch for \"out_state\[2\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558270780722 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[3\] FSM.vhd(65) " "Inferred latch for \"out_state\[3\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Quartus II" 0 -1 1558270780723 "|Calculator|FSM:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7segment dec7segment:inst5 " "Elaborating entity \"dec7segment\" for hierarchy \"dec7segment:inst5\"" {  } { { "Calculator.bdf" "inst5" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 384 1256 1432 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1558270780756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:inst2\|out_state\[2\] " "Latch FSM:inst2\|out_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst2\|y_present\[4\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558270781437 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Quartus II" 0 -1 1558270781437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:inst2\|out_state\[1\] " "Latch FSM:inst2\|out_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst2\|y_present\[4\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558270781437 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Quartus II" 0 -1 1558270781437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:inst2\|out_state\[0\] " "Latch FSM:inst2\|out_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst2\|y_present\[4\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558270781437 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Quartus II" 0 -1 1558270781437 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Quartus II" 0 -1 1558270781439 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Quartus II" 0 -1 1558270781439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Quartus II" 0 -1 1558270781690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558270782157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1558270782157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558270782220 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558270782220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558270782220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1558270782220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558270782251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 15:59:42 2019 " "Processing ended: Sun May 19 15:59:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558270782251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558270782251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558270782251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1558270782251 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1558270783380 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1558270783387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1558270783443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1558270783444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1558270783444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1558270783515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1558270783528 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558270783739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558270783739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558270783739 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1558270783739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 1 0 "Fitter" 0 -1 1558270783741 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1558270783741 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 23 " "No exact pin location assignment(s) for 4 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[3\] " "Pin bit_display\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[3] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[2\] " "Pin bit_display\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[2] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[1\] " "Pin bit_display\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[1] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[0\] " "Pin bit_display\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[0] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 1 0 "Fitter" 0 -1 1558270784458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 1 0 "Fitter" 0 -1 1558270784578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1558270784578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1558270784579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 1 0 "Fitter" 0 -1 1558270784581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Fitter" 0 -1 1558270784582 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 1 0 "Fitter" 0 -1 1558270784582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[1\] " "Destination node FSM:inst2\|y_present\[1\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[2\] " "Destination node FSM:inst2\|y_present\[2\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[3\] " "Destination node FSM:inst2\|y_present\[3\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[4\] " "Destination node FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558270784591 ""}  } { { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 352 184 200 520 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1558270784591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM:inst2\|out_state\[3\]~4  " "Automatically promoted node FSM:inst2\|out_state\[3\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558270784592 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|out_state[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1558270784592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 1 0 "Fitter" 0 -1 1558270784736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558270784737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558270784737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558270784737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558270784739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558270784739 ""}  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1558270784739 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1558270784742 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1558270784742 ""}  } {  } 0 176214 "Statistics of %1!s!" 1 0 "Fitter" 0 -1 1558270784742 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 15 18 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1558270784743 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 1 0 "Fitter" 0 -1 1558270784743 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1558270784754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1558270785614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1558270785722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1558270785728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1558270786120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1558270786120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1558270786305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558270786892 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1558270786892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1558270788062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558270788063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1558270788063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1558270788070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1558270788107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1558270788349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1558270788386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1558270788478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1558270788779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/output_files/Calculator.fit.smsg " "Generated suppressed messages file C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1558270789536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558270789805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 15:59:49 2019 " "Processing ended: Sun May 19 15:59:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558270789805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558270789805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558270789805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1558270789805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1558270790646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558270790647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 15:59:50 2019 " "Processing started: Sun May 19 15:59:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558270790647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1558270790647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1558270790647 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1558270791334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1558270791374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558270791658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 15:59:51 2019 " "Processing ended: Sun May 19 15:59:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558270791658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558270791658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558270791658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1558270791658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1558271011562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558271011562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 16:03:31 2019 " "Processing started: Sun May 19 16:03:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558271011562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1558271011562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --functional=on --simulation=on --tool=modelsim_oem --format=verilog Calculator -c Calculator " "Command: quartus_eda --functional=on --simulation=on --tool=modelsim_oem --format=verilog Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1558271011563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculator.vo C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/simulation/modelsim/ simulation " "Generated file Calculator.vo in folder \"C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "Quartus II" 0 -1 1558271011881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558271011930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 16:03:31 2019 " "Processing ended: Sun May 19 16:03:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558271011930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558271011930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558271011930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1558271011930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1558272285771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 16:24:45 2019 " "Processing started: Sun May 19 16:24:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1558272285773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1558272285773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 1 0 "Quartus II" 0 0 1558272285879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1558272286163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1558272286167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1558272286247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1558272286247 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 1 0 "Quartus II" 0 -1 1558272286467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Quartus II" 0 -1 1558272286553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 1 0 "Quartus II" 0 -1 1558272286553 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:inst2\|y_present\[0\] FSM:inst2\|y_present\[0\] " "create_clock -period 1.000 -name FSM:inst2\|y_present\[0\] FSM:inst2\|y_present\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""}  } {  } 0 332105 "%1!s!" 1 0 "Quartus II" 0 -1 1558272286556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 1 0 "Quartus II" 0 -1 1558272286735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Quartus II" 0 -1 1558272286737 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "Quartus II" 0 0 1558272286738 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 1 0 "Quartus II" 0 0 1558272286756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272286780 ""}  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1558272286780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.108 " "Worst-case setup slack is -5.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108       -51.500 CLK  " "   -5.108       -51.500 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.782        -5.070 FSM:inst2\|y_present\[0\]  " "   -1.782        -5.070 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272286788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.850 " "Worst-case hold slack is -2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850        -8.460 FSM:inst2\|y_present\[0\]  " "   -2.850        -8.460 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429        -1.429 CLK  " "   -1.429        -1.429 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272286801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1558272286816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1558272286830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 CLK  " "   -3.000       -16.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266        -2.339 FSM:inst2\|y_present\[0\]  " "   -0.266        -2.339 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272286845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 1 0 "Quartus II" 0 0 1558272287106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Quartus II" 0 -1 1558272287206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272287223 ""}  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1558272287223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.495 " "Worst-case setup slack is -4.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495       -45.570 CLK  " "   -4.495       -45.570 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666        -4.739 FSM:inst2\|y_present\[0\]  " "   -1.666        -4.739 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272287234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.511 " "Worst-case hold slack is -2.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511        -7.476 FSM:inst2\|y_present\[0\]  " "   -2.511        -7.476 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349        -1.349 CLK  " "   -1.349        -1.349 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272287248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1558272287263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1558272287278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 CLK  " "   -3.000       -16.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -1.053 FSM:inst2\|y_present\[0\]  " "   -0.127        -1.053 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272287292 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 1 0 "Quartus II" 0 0 1558272287584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Quartus II" 0 -1 1558272287793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272287793 ""}  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1558272287793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.426 " "Worst-case setup slack is -2.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426       -23.496 CLK  " "   -2.426       -23.496 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731        -2.057 FSM:inst2\|y_present\[0\]  " "   -0.731        -2.057 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272287916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720        -5.089 FSM:inst2\|y_present\[0\]  " "   -1.720        -5.089 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937        -0.937 CLK  " "   -0.937        -0.937 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272287939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1558272287965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1558272287992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.501 CLK  " "   -3.000       -16.501 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059        -0.383 FSM:inst2\|y_present\[0\]  " "   -0.059        -0.383 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1558272288019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1558272288597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1558272288598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 16:24:48 2019 " "Processing ended: Sun May 19 16:24:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1558272288805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558270779880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558270779881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 15:59:39 2019 " "Processing started: Sun May 19 15:59:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558270779881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558270779881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558270779881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558270780168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-Behavioral " "Found design unit 1: register_4bit-Behavioral" {  } { { "Register_4bit.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Register_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780632 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "Register_4bit.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Register_4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-Behavior " "Found design unit 1: mux8to1-Behavior" {  } { { "mux8to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux8to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780635 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x2to1-Behavior " "Found design unit 1: mux4x2to1-Behavior" {  } { { "mux4x2to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux4x2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780638 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x2to1 " "Found entity 1: mux4x2to1" {  } { { "mux4x2to1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/mux4x2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-Behavior " "Found design unit 1: MUX2X1-Behavior" {  } { { "MUX2X1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/MUX2X1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780641 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/MUX2X1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lrs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LRS-Behavioral " "Found design unit 1: LRS-Behavioral" {  } { { "LRS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LRS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780644 ""} { "Info" "ISGN_ENTITY_NAME" "1 LRS " "Found entity 1: LRS" {  } { { "LRS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LRS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LLS-Behavioral " "Found design unit 1: LLS-Behavioral" {  } { { "LLS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LLS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780647 ""} { "Info" "ISGN_ENTITY_NAME" "1 LLS " "Found entity 1: LLS" {  } { { "LLS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/LLS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavior " "Found design unit 1: FSM-Behavior" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780651 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7segment-Beh " "Found design unit 1: dec7segment-Beh" {  } { { "dec7segment.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/dec7segment.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780654 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7segment " "Found entity 1: dec7segment" {  } { { "dec7segment.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/dec7segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ars.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARS-Behavioral " "Found design unit 1: ARS-Behavioral" {  } { { "ARS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ARS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780657 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARS " "Found entity 1: ARS" {  } { { "ARS.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ARS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780659 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558270780661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558270780661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558270780694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 MUX2X1:inst3 " "Elaborating entity \"MUX2X1\" for hierarchy \"MUX2X1:inst3\"" {  } { { "Calculator.bdf" "inst3" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 240 1096 1208 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "Calculator.bdf" "inst" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 240 752 968 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:inst\|alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"Datapath:inst\|alu:inst6\"" {  } { { "Datapath.bdf" "inst6" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 128 1248 1472 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780700 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(40) " "VHDL Process Statement warning at ALU.vhd(40): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(42) " "VHDL Process Statement warning at ALU.vhd(42): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(45) " "VHDL Process Statement warning at ALU.vhd(45): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780701 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780702 "|Calculator|Datapath:inst|alu:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Outputt ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"Outputt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558270780702 "|Calculator|Datapath:inst|alu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 Datapath:inst\|mux8to1:inst " "Elaborating entity \"mux8to1\" for hierarchy \"Datapath:inst\|mux8to1:inst\"" {  } { { "Datapath.bdf" "inst" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 144 464 624 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit Datapath:inst\|register_4bit:inst2 " "Elaborating entity \"register_4bit\" for hierarchy \"Datapath:inst\|register_4bit:inst2\"" {  } { { "Datapath.bdf" "inst2" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 144 720 904 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLS Datapath:inst\|LLS:inst8 " "Elaborating entity \"LLS\" for hierarchy \"Datapath:inst\|LLS:inst8\"" {  } { { "Datapath.bdf" "inst8" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 96 48 232 176 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRS Datapath:inst\|LRS:inst7 " "Elaborating entity \"LRS\" for hierarchy \"Datapath:inst\|LRS:inst7\"" {  } { { "Datapath.bdf" "inst7" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 192 48 232 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARS Datapath:inst\|ARS:inst9 " "Elaborating entity \"ARS\" for hierarchy \"Datapath:inst\|ARS:inst9\"" {  } { { "Datapath.bdf" "inst9" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 280 32 232 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x2to1 Datapath:inst\|mux4x2to1:inst4 " "Elaborating entity \"mux4x2to1\" for hierarchy \"Datapath:inst\|mux4x2to1:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Datapath.bdf" { { 112 1032 1184 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst2 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst2\"" {  } { { "Calculator.bdf" "inst2" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 248 360 568 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_state FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): inferring latch(es) for signal or variable \"out_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558270780719 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[0\] FSM.vhd(65) " "Inferred latch for \"out_state\[0\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558270780721 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[1\] FSM.vhd(65) " "Inferred latch for \"out_state\[1\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558270780722 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[2\] FSM.vhd(65) " "Inferred latch for \"out_state\[2\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558270780722 "|Calculator|FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[3\] FSM.vhd(65) " "Inferred latch for \"out_state\[3\]\" at FSM.vhd(65)" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558270780723 "|Calculator|FSM:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7segment dec7segment:inst5 " "Elaborating entity \"dec7segment\" for hierarchy \"dec7segment:inst5\"" {  } { { "Calculator.bdf" "inst5" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 384 1256 1432 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558270780756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:inst2\|out_state\[2\] " "Latch FSM:inst2\|out_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst2\|y_present\[4\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558270781437 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558270781437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:inst2\|out_state\[1\] " "Latch FSM:inst2\|out_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst2\|y_present\[4\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558270781437 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558270781437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:inst2\|out_state\[0\] " "Latch FSM:inst2\|out_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst2\|y_present\[4\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558270781437 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558270781437 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558270781439 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558270781439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1558270781690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558270782157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558270782157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558270782220 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558270782220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558270782220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558270782220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558270782251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 15:59:42 2019 " "Processing ended: Sun May 19 15:59:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558270782251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558270782251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558270782251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558270782251 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1558270783380 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558270783387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558270783443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558270783444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558270783444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558270783515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558270783528 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558270783739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558270783739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558270783739 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558270783739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558270783741 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558270783741 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558270783741 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 23 " "No exact pin location assignment(s) for 4 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[3\] " "Pin bit_display\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[3] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[2\] " "Pin bit_display\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[2] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[1\] " "Pin bit_display\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[1] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bit_display\[0\] " "Pin bit_display\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bit_display[0] } } } { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 336 1280 1456 352 "bit_display" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bit_display[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558270784458 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1558270784458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1558270784578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558270784578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558270784579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558270784581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558270784582 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558270784582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[1\] " "Destination node FSM:inst2\|y_present\[1\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[2\] " "Destination node FSM:inst2\|y_present\[2\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[3\] " "Destination node FSM:inst2\|y_present\[3\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst2\|y_present\[4\] " "Destination node FSM:inst2\|y_present\[4\]" {  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|y_present[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558270784591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558270784591 ""}  } { { "Calculator.bdf" "" { Schematic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/Calculator.bdf" { { 352 184 200 520 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558270784591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM:inst2\|out_state\[3\]~4  " "Automatically promoted node FSM:inst2\|out_state\[3\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558270784592 ""}  } { { "FSM.vhd" "" { Text "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/FSM.vhd" 65 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst2|out_state[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558270784592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558270784736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558270784737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558270784737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558270784737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558270784738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558270784739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558270784739 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558270784739 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1558270784742 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1558270784742 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558270784742 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 15 18 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558270784743 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1558270784743 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558270784743 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558270784754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558270785614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558270785722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558270785728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558270786120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558270786120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558270786305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558270786892 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558270786892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558270788062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558270788063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558270788063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558270788070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558270788107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558270788349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558270788386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558270788478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558270788779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/output_files/Calculator.fit.smsg " "Generated suppressed messages file C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558270789536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558270789805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 15:59:49 2019 " "Processing ended: Sun May 19 15:59:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558270789805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558270789805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558270789805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558270789805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558270790646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558270790647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 15:59:50 2019 " "Processing started: Sun May 19 15:59:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558270790647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558270790647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558270790647 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558270791334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558270791374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558270791658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 15:59:51 2019 " "Processing ended: Sun May 19 15:59:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558270791658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558270791658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558270791658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558270791658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558271011562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558271011562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 16:03:31 2019 " "Processing started: Sun May 19 16:03:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558271011562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558271011562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --functional=on --simulation=on --tool=modelsim_oem --format=verilog Calculator -c Calculator " "Command: quartus_eda --functional=on --simulation=on --tool=modelsim_oem --format=verilog Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558271011563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculator.vo C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/simulation/modelsim/ simulation " "Generated file Calculator.vo in folder \"C:/Users/aisan/Desktop/cng232 lab final aisan/Calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558271011881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558271011930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 16:03:31 2019 " "Processing ended: Sun May 19 16:03:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558271011930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558271011930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558271011930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558271011930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558272285771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 16:24:45 2019 " "Processing started: Sun May 19 16:24:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558272285773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558272285879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558272286163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558272286167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558272286247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558272286247 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1558272286467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558272286553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558272286553 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:inst2\|y_present\[0\] FSM:inst2\|y_present\[0\] " "create_clock -period 1.000 -name FSM:inst2\|y_present\[0\] FSM:inst2\|y_present\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1558272286735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286737 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558272286738 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1558272286756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272286780 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558272286780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.108 " "Worst-case setup slack is -5.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108       -51.500 CLK  " "   -5.108       -51.500 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.782        -5.070 FSM:inst2\|y_present\[0\]  " "   -1.782        -5.070 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272286788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.850 " "Worst-case hold slack is -2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850        -8.460 FSM:inst2\|y_present\[0\]  " "   -2.850        -8.460 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429        -1.429 CLK  " "   -1.429        -1.429 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272286801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272286816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272286830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 CLK  " "   -3.000       -16.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266        -2.339 FSM:inst2\|y_present\[0\]  " "   -0.266        -2.339 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272286845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558272287106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272287223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558272287223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.495 " "Worst-case setup slack is -4.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495       -45.570 CLK  " "   -4.495       -45.570 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666        -4.739 FSM:inst2\|y_present\[0\]  " "   -1.666        -4.739 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.511 " "Worst-case hold slack is -2.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511        -7.476 FSM:inst2\|y_present\[0\]  " "   -2.511        -7.476 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349        -1.349 CLK  " "   -1.349        -1.349 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 CLK  " "   -3.000       -16.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -1.053 FSM:inst2\|y_present\[0\]  " "   -0.127        -1.053 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287292 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558272287584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558272287793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558272287793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.426 " "Worst-case setup slack is -2.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426       -23.496 CLK  " "   -2.426       -23.496 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731        -2.057 FSM:inst2\|y_present\[0\]  " "   -0.731        -2.057 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720        -5.089 FSM:inst2\|y_present\[0\]  " "   -1.720        -5.089 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937        -0.937 CLK  " "   -0.937        -0.937 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272287939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558272287992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.501 CLK  " "   -3.000       -16.501 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059        -0.383 FSM:inst2\|y_present\[0\]  " "   -0.059        -0.383 FSM:inst2\|y_present\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558272288019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558272288597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558272288598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 16:24:48 2019 " "Processing ended: Sun May 19 16:24:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558272288805 ""}
