Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src \
+define+FUNC +define+GATE +neg_tchk +nowarnNTCDSN
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Mar 25 16:30:06 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.

Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 13
  Redeclaration of ANSI ports not allowed for 'clk', this will be an error in 
  a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 14
  Redeclaration of ANSI ports not allowed for 'rst', this will be an error in 
  a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 15
  Redeclaration of ANSI ports not allowed for 'instruction_mem_data_in', this 
  will be an error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 16
  Redeclaration of ANSI ports not allowed for 'data_mem_addr', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 17
  Redeclaration of ANSI ports not allowed for 'data_mem_data_in', this will be
  an error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 18
  Redeclaration of ANSI ports not allowed for 'data_mem_data_out', this will 
  be an error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 19
  Redeclaration of ANSI ports not allowed for 'data_mem_write_enable', this 
  will be an error in a future release

Back to file 'TESTBED.v'.
Parsing included file 'DESIGN_SYN.v'.
Back to file 'TESTBED.v'.
Parsing library file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src'
Top Level Modules:
       TESTBED
TimeScale is 10 ps / 1 ps

   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "DESIGN_SYN.sdf"
   ***    Annotation scope: TESTBED.u_DESIGN
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Tue Mar 25 16:30:06 2025


SDF Info: +pulse_r/100, +pulse_e/100 in effect

          Total errors: 0
          Total warnings: 0
   ***    SDF annotation completed: Tue Mar 25 16:30:06 2025


Starting vcs inline pass...

Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

5 modules and 0 UDP read.
recompiling module DESIGN
recompiling module PATTERN
recompiling module TESTBED
recompiling module INV1S
recompiling module TIE1
All of 5 modules done
make[1]: Entering directory `/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_004/03_GATE/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _13562_archive_1.so \
_13579_archive_1.so _13580_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc \
-lvfs /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_004/03_GATE/csrc' \

Command: /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_004/03_GATE/./simv +v2k -a vcs.log +define+FUNC +define+GATE +neg_tchk +nowarnNTCDSN
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Mar 25 16:30 2025
Doing SDF annotation ...... Done
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* : Create FSDB file 'DESIGN_SYN.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
$finish called from file "PATTERN.v", line 45.
$finish at simulation time               190000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 190000 ps
CPU Time:      0.370 seconds;       Data structure size:   0.0Mb
Tue Mar 25 16:30:10 2025
CPU time: .529 seconds to compile + .295 seconds to elab + .608 seconds to link + .411 seconds in simulation
