Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec  6 10:52:55 2024
| Host         : eecs-digital-10 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.953ns  (required time - arrival time)
  Source:                 nolabel_line114/pixel_vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_pixel_cw_hdmi rise@835.017ns - clk_camera_cw_fast rise@835.000ns)
  Data Path Delay:        3.312ns  (logic 1.377ns (41.580%)  route 1.935ns (58.420%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 832.980 - 835.017 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 832.572 - 835.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                    835.000   835.000 r  
    E3                                                0.000   835.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   836.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   837.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591   829.144 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713   830.857    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   830.953 r  wizard_migcam/clkout3_buf/O
                         net (fo=202, routed)         1.619   832.572    nolabel_line114/clk_camera
    SLICE_X62Y79         FDRE                                         r  nolabel_line114/pixel_vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.518   833.090 r  nolabel_line114/pixel_vcount_out_reg[3]/Q
                         net (fo=6, routed)           1.935   835.025    nolabel_line114/camera_vcount[3]
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522   835.547 r  nolabel_line114/addra_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000   835.547    nolabel_line114/addra_reg[10]_i_1_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   835.661 r  nolabel_line114/addra_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000   835.661    nolabel_line114/addra_reg[14]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   835.884 r  nolabel_line114/addra_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000   835.884    nolabel_line114_n_1
    SLICE_X63Y81         FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                    835.017   835.017 r  
    E3                                                0.000   835.017 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.017    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   836.428 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   837.609    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   829.753 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   831.387    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   831.478 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.683   833.161    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   829.467 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   831.390    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.481 r  wizard_hdmi/clkout1_buf/O
                         net (fo=481, routed)         1.498   832.980    clk_pixel
    SLICE_X63Y81         FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.593   832.387    
                         clock uncertainty           -0.518   831.869    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)        0.062   831.931    addra_reg[15]
  -------------------------------------------------------------------
                         required time                        831.931    
                         arrival time                        -835.884    
  -------------------------------------------------------------------
                         slack                                 -3.953    




