#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 14 08:21:51 2018
# Process ID: 2764
# Log file: D:/cpu/vivado.log
# Journal file: D:/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 718.520 ; gain = 152.637
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=1)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 08:24:31 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 08:24:31 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 730.836 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 743.934 ; gain = 13.098
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 743.934 ; gain = 13.098
add_wave {{/simu_top/_top}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 763.484 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 793.094 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=2)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 08:28:59 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 08:28:59 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 793.094 ; gain = 0.000
add_wave {{/simu_top/_top}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 793.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {D:/cpu/simu_top_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/cpu/simu_top_behav.wcfg
set_property xsim.view D:/cpu/simu_top_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 08:31:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 08:31:08 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 793.094 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 793.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 08:39:26 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 08:39:26 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 793.094 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 793.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 793.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 08:54:16 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 08:54:16 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 827.828 ; gain = 0.000
add_wave {{/simu_top/_top}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 827.828 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {D:/cpu/simu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 09:11:11 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 09:11:11 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 827.828 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 827.828 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {D:/cpu/simu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 09:41:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 09:41:13 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 833.188 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 833.781 ; gain = 0.594
INFO: [Common 17-344] 'run' was cancelled
add_wave {{/simu_top/_top/_regfile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 900.906 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {D:/cpu/simu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 09:57:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 09:57:13 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 907.664 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 907.664 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:06:54 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:06:54 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 907.664 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 907.664 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/DM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/IM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library work [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library work [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library work [D:/cpu/cpu.srcs/sources_1/new/controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library work [D:/cpu/cpu.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library work [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library work [D:/cpu/cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library work [D:/cpu/cpu.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library work [D:/cpu/cpu.srcs/sources_1/new/extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library work [D:/cpu/cpu.srcs/sources_1/new/halt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library work [D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/npc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library work [D:/cpu/cpu.srcs/sources_1/new/regfile.v:1]
[Wed Mar 14 10:12:57 2018] Launched synth_1...
Run output will be captured here: D:/cpu/cpu.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:37]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:38]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:39]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:40]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:41]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:42]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:43]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:44]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:45]
ERROR: [VRFC 10-1040] module display2 ignored due to previous errors [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/cpu/cpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:37]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:38]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:39]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:40]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:41]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:42]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:43]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:44]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:45]
ERROR: [VRFC 10-1040] module display2 ignored due to previous errors [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/cpu/cpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:37]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:38]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:39]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:40]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:41]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:42]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:43]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:44]
ERROR: [VRFC 10-91] temp2 is not declared [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:45]
ERROR: [VRFC 10-1040] module display2 ignored due to previous errors [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/cpu/cpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=100000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=10000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=100000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=10000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=100000000)
Compiling module xil_defaultlib.divider_(N=10000000)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:19:23 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:19:23 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 933.160 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 933.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run all
run: Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 933.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:22:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:22:01 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 933.160 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 933.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=30)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:24:46 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:24:46 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 933.160 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 933.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/DM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/IM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library work [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library work [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library work [D:/cpu/cpu.srcs/sources_1/new/controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library work [D:/cpu/cpu.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library work [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library work [D:/cpu/cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library work [D:/cpu/cpu.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library work [D:/cpu/cpu.srcs/sources_1/new/extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library work [D:/cpu/cpu.srcs/sources_1/new/halt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library work [D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/npc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library work [D:/cpu/cpu.srcs/sources_1/new/regfile.v:1]
[Wed Mar 14 10:25:57 2018] Launched synth_1...
Run output will be captured here: D:/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1
[Wed Mar 14 10:27:05 2018] Launched impl_1...
Run output will be captured here: D:/cpu/cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Mar 14 10:28:19 2018] Launched impl_1...
Run output will be captured here: D:/cpu/cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746692A
set_property PROGRAM.FILE {D:/cpu/cpu.runs/impl_1/TopLayer.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/cpu/cpu.runs/impl_1/TopLayer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=5)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:37:33 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:37:33 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.820 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.820 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 1014.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=5)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:41:25 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:41:25 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.820 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/DM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/IM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library work [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library work [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library work [D:/cpu/cpu.srcs/sources_1/new/controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library work [D:/cpu/cpu.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library work [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library work [D:/cpu/cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library work [D:/cpu/cpu.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library work [D:/cpu/cpu.srcs/sources_1/new/extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library work [D:/cpu/cpu.srcs/sources_1/new/halt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library work [D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/npc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library work [D:/cpu/cpu.srcs/sources_1/new/regfile.v:1]
[Wed Mar 14 10:45:46 2018] Launched synth_1...
Run output will be captured here: D:/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1
[Wed Mar 14 10:46:46 2018] Launched impl_1...
Run output will be captured here: D:/cpu/cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Mar 14 10:48:16 2018] Launched impl_1...
Run output will be captured here: D:/cpu/cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/cpu/cpu.runs/impl_1/TopLayer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=5)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:54:16 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:54:16 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.820 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.820 ; gain = 0.000
run 100 us
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746692A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746692A
save_wave_config {D:/cpu/simu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=5)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 11:12:53 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 11:12:53 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=5)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 11:13:46 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 11:13:46 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.820 ; gain = 0.000
save_wave_config {D:/cpu/simu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=5)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 11:19:30 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 11:19:30 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.820 ; gain = 0.000
run 500 us
save_wave_config {D:/cpu/simu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj simu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-311] analyzing module divider_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/regfile.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.srcs/sim_1/new/simu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0d57339caf7e4f4c929dc3ec41b4e9a3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_top_behav xil_defaultlib.simu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port parameterN [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" Line 25. Module divider_(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cpu/cpu.srcs/sources_1/new/DM.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_(N=5)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruDecoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.simu_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simu_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/cpu/cpu.sim/sim_1/behav/xsim.dir/simu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 11:27:05 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 11:27:05 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_top_behav -key {Behavioral:sim_1:Functional:simu_top} -tclbatch {simu_top.tcl} -view {D:/cpu/simu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/cpu/simu_top_behav.wcfg
source simu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.820 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.820 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 200000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.820 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.203 ; gain = 3.383
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "D:/cpu/cpu.srcs/sources_1/new/halt.v" Line 6
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
run 200000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200000 ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/ALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/DM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/DM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/IM.v" into library work [D:/cpu/cpu.srcs/sources_1/new/IM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileRead.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFileWrite.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v" into library work [D:/cpu/cpu.srcs/sources_1/new/RegFiletoALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v" into library work [D:/cpu/cpu.srcs/sources_1/new/SwitchFrequency.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/TopLayer.v" into library work [D:/cpu/cpu.srcs/sources_1/new/TopLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/controller.v" into library work [D:/cpu/cpu.srcs/sources_1/new/controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/counter.v" into library work [D:/cpu/cpu.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library work [D:/cpu/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/display.v" into library work [D:/cpu/cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/divider.v" into library work [D:/cpu/cpu.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/extend.v" into library work [D:/cpu/cpu.srcs/sources_1/new/extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/halt.v" into library work [D:/cpu/cpu.srcs/sources_1/new/halt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v" into library work [D:/cpu/cpu.srcs/sources_1/new/insturctionDecoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/npc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/npc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/pc.v" into library work [D:/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/cpu/cpu.srcs/sources_1/new/regfile.v" into library work [D:/cpu/cpu.srcs/sources_1/new/regfile.v:1]
[Wed Mar 14 11:48:21 2018] Launched synth_1...
Run output will be captured here: D:/cpu/cpu.runs/synth_1/runme.log
save_wave_config {D:/cpu/simu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 11:51:23 2018...
