Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 10/17/2022 20:23:21

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

state2b8lv
      EPM7128SLC84-6       20       4        0      86      29          67 %

User Pins:                 20       4        0  



Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

state2b8lv@83                     CLK
state2b8lv@33                     clkdiv
state2b8lv@5                      DCIM_b0
state2b8lv@6                      DCIM_b1
state2b8lv@8                      DCIM_b2
state2b8lv@9                      DCIM_b3
state2b8lv@4                      DCIM_en
state2b8lv@65                     DCOM_b0
state2b8lv@67                     DCOM_b1
state2b8lv@68                     DCOM_b2
state2b8lv@69                     DCOM_b3
state2b8lv@64                     DCOM_en
state2b8lv@34                     DC4_OM0
state2b8lv@70                     DS_1
state2b8lv@73                     DS_2
state2b8lv@74                     DS_3
state2b8lv@75                     DS_4
state2b8lv@76                     DS_5
state2b8lv@77                     DS_6
state2b8lv@79                     DS_7
state2b8lv@80                     DS_8
state2b8lv@81                     Reset
state2b8lv@35                     showb0
state2b8lv@36                     showb1


Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt

** FILE HIERARCHY **



|state2b:3|
|state2b:3|c2b:5|
|state2b:3|c2b:5|reg1b:1|
|state2b:3|c2b:5|reg1b:1|d_latch:16|
|state2b:3|c2b:5|reg1b:1|d_latch:17|
|state2b:3|c2b:5|reg1b:2|
|state2b:3|c2b:5|reg1b:2|d_latch:16|
|state2b:3|c2b:5|reg1b:2|d_latch:17|
|state2b:4|
|state2b:4|c2b:5|
|state2b:4|c2b:5|reg1b:1|
|state2b:4|c2b:5|reg1b:1|d_latch:16|
|state2b:4|c2b:5|reg1b:1|d_latch:17|
|state2b:4|c2b:5|reg1b:2|
|state2b:4|c2b:5|reg1b:2|d_latch:16|
|state2b:4|c2b:5|reg1b:2|d_latch:17|
|state2b:6|
|state2b:6|c2b:5|
|state2b:6|c2b:5|reg1b:1|
|state2b:6|c2b:5|reg1b:1|d_latch:16|
|state2b:6|c2b:5|reg1b:1|d_latch:17|
|state2b:6|c2b:5|reg1b:2|
|state2b:6|c2b:5|reg1b:2|d_latch:16|
|state2b:6|c2b:5|reg1b:2|d_latch:17|
|state2b:5|
|state2b:5|c2b:5|
|state2b:5|c2b:5|reg1b:1|
|state2b:5|c2b:5|reg1b:1|d_latch:16|
|state2b:5|c2b:5|reg1b:1|d_latch:17|
|state2b:5|c2b:5|reg1b:2|
|state2b:5|c2b:5|reg1b:2|d_latch:16|
|state2b:5|c2b:5|reg1b:2|d_latch:17|
|state2b:10|
|state2b:10|c2b:5|
|state2b:10|c2b:5|reg1b:1|
|state2b:10|c2b:5|reg1b:1|d_latch:16|
|state2b:10|c2b:5|reg1b:1|d_latch:17|
|state2b:10|c2b:5|reg1b:2|
|state2b:10|c2b:5|reg1b:2|d_latch:16|
|state2b:10|c2b:5|reg1b:2|d_latch:17|
|state2b:9|
|state2b:9|c2b:5|
|state2b:9|c2b:5|reg1b:1|
|state2b:9|c2b:5|reg1b:1|d_latch:16|
|state2b:9|c2b:5|reg1b:1|d_latch:17|
|state2b:9|c2b:5|reg1b:2|
|state2b:9|c2b:5|reg1b:2|d_latch:16|
|state2b:9|c2b:5|reg1b:2|d_latch:17|
|state2b:8|
|state2b:8|c2b:5|
|state2b:8|c2b:5|reg1b:1|
|state2b:8|c2b:5|reg1b:1|d_latch:16|
|state2b:8|c2b:5|reg1b:1|d_latch:17|
|state2b:8|c2b:5|reg1b:2|
|state2b:8|c2b:5|reg1b:2|d_latch:16|
|state2b:8|c2b:5|reg1b:2|d_latch:17|
|state2b:7|
|state2b:7|c2b:5|
|state2b:7|c2b:5|reg1b:1|
|state2b:7|c2b:5|reg1b:1|d_latch:16|
|state2b:7|c2b:5|reg1b:1|d_latch:17|
|state2b:7|c2b:5|reg1b:2|
|state2b:7|c2b:5|reg1b:2|d_latch:16|
|state2b:7|c2b:5|reg1b:2|d_latch:17|
|dc4:30|
|dc4:31|
|clkdiv18:107|


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

***** Logic for device 'state2b8lv' compiled without errors.




Device: EPM7128SLC84-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R  R                                                           
              E  E  D  D     D  D  D                                         
              S  S  C  C     C  C  C  V                                      
              E  E  I  I     I  I  I  C                 R        V           
              R  R  M  M     M  M  M  C                 e  D  D  C  D  D  D  
              V  V  _  _  G  _  _  _  I  G  G  G  C  G  s  S  S  C  S  S  S  
              E  E  b  b  N  b  b  e  N  N  N  N  L  N  e  _  _  I  _  _  _  
              D  D  3  2  D  1  0  n  T  D  D  D  K  D  t  8  7  O  6  5  4  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
RESERVED | 12                                                              74 | DS_3 
   VCCIO | 13                                                              73 | DS_2 
    #TDI | 14                                                              72 | GND 
RESERVED | 15                                                              71 | #TDO 
RESERVED | 16                                                              70 | DS_1 
RESERVED | 17                                                              69 | DCOM_b3 
RESERVED | 18                                                              68 | DCOM_b2 
     GND | 19                                                              67 | DCOM_b1 
RESERVED | 20                                                              66 | VCCIO 
RESERVED | 21                                                              65 | DCOM_b0 
RESERVED | 22                        EPM7128SLC84-6                        64 | DCOM_en 
    #TMS | 23                                                              63 | RESERVED 
RESERVED | 24                                                              62 | #TCK 
RESERVED | 25                                                              61 | RESERVED 
   VCCIO | 26                                                              60 | RESERVED 
RESERVED | 27                                                              59 | GND 
RESERVED | 28                                                              58 | RESERVED 
RESERVED | 29                                                              57 | RESERVED 
RESERVED | 30                                                              56 | RESERVED 
RESERVED | 31                                                              55 | RESERVED 
     GND | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              c  D  s  s  R  V  R  R  R  G  V  R  R  R  G  R  R  R  R  R  V  
              l  C  h  h  E  C  E  E  E  N  C  E  E  E  N  E  E  E  E  E  C  
              k  4  o  o  S  C  S  S  S  D  C  S  S  S  D  S  S  S  S  S  C  
              d  _  w  w  E  I  E  E  E     I  E  E  E     E  E  E  E  E  I  
              i  O  b  b  R  O  R  R  R     N  R  R  R     R  R  R  R  R  O  
              v  M  0  1  V     V  V  V     T  V  V  V     V  V  V  V  V     
                 0        E     E  E  E        E  E  E     E  E  E  E  E     
                          D     D  D  D        D  D  D     D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     2/16( 12%)   5/ 8( 62%)   1/16(  6%)  22/36( 61%) 
B:    LC17 - LC32     2/16( 12%)   1/ 8( 12%)   2/16( 12%)  23/36( 63%) 
C:    LC33 - LC48     9/16( 56%)   1/ 8( 12%)   0/16(  0%)   9/36( 25%) 
D:    LC49 - LC64    12/16( 75%)   4/ 8( 50%)  13/16( 81%)  31/36( 86%) 
E:    LC65 - LC80    16/16(100%)   0/ 8(  0%)   7/16( 43%)  31/36( 86%) 
F:    LC81 - LC96    16/16(100%)   1/ 8( 12%)   8/16( 50%)  24/36( 66%) 
G:   LC97 - LC112    16/16(100%)   7/ 8( 87%)   9/16( 56%)  26/36( 72%) 
H:  LC113 - LC128    13/16( 81%)   8/ 8(100%)  14/16( 87%)  32/36( 88%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            27/64     ( 42%)
Total logic cells used:                         86/128    ( 67%)
Total shareable expanders used:                 29/128    ( 22%)
Total Turbo logic cells used:                   86/128    ( 67%)
Total shareable expanders not available (n/a):  25/128    ( 19%)
Average fan-in:                                  5.20
Total fan-in:                                   448

Total input pins required:                      20
Total fast input logic cells required:           0
Total output pins required:                      4
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     86
Total flipflops required:                       18
Total product terms required:                  280
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          29

Synthesized logic cells:                        65/ 128   ( 50%)



Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  83      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
   5   (14)  (A)      INPUT               0      0   0    0    0    1    5  DCIM_b0
   6   (13)  (A)      INPUT               0      0   0    0    0    1    5  DCIM_b1
   8   (11)  (A)      INPUT               0      0   0    0    0    1    5  DCIM_b2
   9    (8)  (A)      INPUT               0      0   0    0    0    1    5  DCIM_b3
   4   (16)  (A)      INPUT               0      0   0    0    0    1    5  DCIM_en
  65  (101)  (G)      INPUT               0      0   0    0    0    2    5  DCOM_b0
  67  (104)  (G)      INPUT               0      0   0    0    0    2    5  DCOM_b1
  68  (105)  (G)      INPUT               0      0   0    0    0    2    5  DCOM_b2
  69  (107)  (G)      INPUT               0      0   0    0    0    2    5  DCOM_b3
  64   (99)  (G)      INPUT               0      0   0    0    0    2    5  DCOM_en
  70  (109)  (G)      INPUT               0      0   0    0    0    0    3  DS_1
  73  (115)  (H)      INPUT               0      0   0    0    0    0    3  DS_2
  74  (117)  (H)      INPUT               0      0   0    0    0    0    3  DS_3
  75  (118)  (H)      INPUT               0      0   0    0    0    0    4  DS_4
  76  (120)  (H)      INPUT               0      0   0    0    0    0    4  DS_5
  77  (123)  (H)      INPUT               0      0   0    0    0    0    4  DS_6
  79  (125)  (H)      INPUT               0      0   0    0    0    0    4  DS_7
  80  (126)  (H)      INPUT               0      0   0    0    0    0    4  DS_8
  81  (128)  (H)      INPUT               0      0   0    0    0    0   29  Reset


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  33     64    D         FF      t        0      0   0    0    1    1   55  clkdiv (|clkdiv18:107|:56)
  34     61    D     OUTPUT      t        0      0   0    5    0    0    0  DC4_OM0
  35     59    D     OUTPUT      t        0      0   0    0    1    0    0  showb0
  36     57    D     OUTPUT      t       12      0   0   10   14    0    0  showb1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -    127    H       TFFE   +  t        0      0   0    0    0    0    1  |clkdiv18:107|:38
 (80)   126    H       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:40
 (49)    73    E       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:41
 (48)    72    E       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:50
   -     70    E       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:51
 (52)    80    E       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:52
 (44)    65    E       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:53
   -     71    E       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:54
   -     44    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:55
   -     33    C       TFFE      t        0      0   0    0    1    1    0  |clkdiv18:107|:57
   -     41    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:58
   -     42    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:59
   -     36    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:60
 (30)    37    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:61
 (29)    38    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:62
   -     39    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:63
   -     47    C       TFFE      t        0      0   0    0    1    0    1  |clkdiv18:107|:64
   -    122    H     OUTPUT    s t  r    12      0   0   10   14    1    0  showb0~fit~in1
   -    124    H      LCELL    s t        1      0   1    2    3    0    3  |state2b:3|c2b:5|reg1b:1|d_latch:16|~3~1
 (79)   125    H      LCELL    s t        0      0   0    0    3    0    5  |state2b:3|c2b:5|reg1b:1|d_latch:17|~2~1
   -     76    E      LCELL    s t        0      0   0    2    3    0    1  |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     78    E      LCELL    s t        1      0   1    2    5    1    3  |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1
   -     60    D      LCELL    s t        0      0   0    0    3    1    3  |state2b:3|c2b:5|reg1b:2|d_latch:17|~2~1
 (75)   118    H      LCELL    s t        1      0   1    2    3    0    3  |state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1
 (77)   123    H      LCELL    s t        0      0   0    0    3    0    5  |state2b:4|c2b:5|reg1b:1|d_latch:17|~2~1
 (50)    75    E      LCELL    s t        0      0   0    2    3    0    1  |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     79    E      LCELL    s t        1      0   1    2    5    1    3  |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1
   -     50    D      LCELL    s t        0      0   0    0    3    1    3  |state2b:4|c2b:5|reg1b:2|d_latch:17|~2~1
 (81)   128    H      LCELL    s t        0      0   0    2    3    0    1  |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     98    G      LCELL    s t        1      0   1    2    5    0    4  |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1
   -    116    H      LCELL    s t        0      0   0    0    4    0    7  |state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1
   -    113    H      LCELL    s t        0      0   0    0    2    0    7  |state2b:5|c2b:5|reg1b:1|d_latch:17|~6~1
   -    111    G      LCELL    s t        2      1   1    1    6    0    1  |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     12    A      LCELL    s t        0      0   0    1    3    0    1  |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~3
 (67)   104    G      LCELL    s t        2      1   1    2    6    0    4  |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1
   -     55    D      LCELL    s t        0      0   0    0    4    1    4  |state2b:5|c2b:5|reg1b:2|d_latch:17|~2~1
 (37)    56    D      LCELL    s t        0      0   0    0    2    1    4  |state2b:5|c2b:5|reg1b:2|d_latch:17|~6~1
   -     74    E      LCELL    s t        1      0   1    2    3    0    4  |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1
   -    121    H      LCELL    s t        0      0   0    0    3    0    7  |state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1
   -     68    E      LCELL    s t        0      0   0    2    3    0    1  |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     66    E      LCELL    s t        1      0   1    2    5    0    5  |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1
   -     52    D      LCELL    s t        0      0   0    0    3    1    5  |state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1
   -     87    F      LCELL    s t        0      0   0    2    3    0    1  |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     82    F      LCELL    s t        1      0   1    2    5    0    4  |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1
   -    114    H      LCELL    s t        0      0   0    0    4    0    7  |state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1
 (73)   115    H      LCELL    s t        0      0   0    0    2    0    7  |state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1
 (62)    96    F      LCELL    s t        2      1   1    1    6    0    1  |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     95    F      LCELL    s t        0      0   0    1    3    0    1  |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~3
   -     81    F      LCELL    s t        2      1   1    2    6    0    4  |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1
 (40)    51    D      LCELL    s t        0      0   0    0    4    1    4  |state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1
   -     58    D      LCELL    s t        0      0   0    0    2    1    4  |state2b:7|c2b:5|reg1b:2|d_latch:17|~6~1
 (70)   109    G      LCELL    s t        0      0   0    2    3    0    1  |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -    108    G      LCELL    s t        1      0   1    2    5    0    4  |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1
   -    100    G      LCELL    s t        0      0   0    0    4    0    6  |state2b:8|c2b:5|reg1b:1|d_latch:17|~2~1
 (68)   105    G      LCELL    s t        0      0   0    0    2    0    6  |state2b:8|c2b:5|reg1b:1|d_latch:17|~6~1
   -    110    G      LCELL    s t        2      1   1    1    6    0    1  |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~2
 (71)   112    G      LCELL    s t        0      0   0    1    3    0    1  |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~3
 (63)    97    G      LCELL    s t        2      1   1    2    6    0    4  |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1
 (69)   107    G      LCELL    s t        0      0   0    0    4    0    4  |state2b:8|c2b:5|reg1b:2|d_latch:17|~2~1
   -    106    G      LCELL    s t        0      0   0    0    2    0    4  |state2b:8|c2b:5|reg1b:2|d_latch:17|~6~1
 (64)    99    G      LCELL    s t        0      0   0    2    3    0    1  |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -    102    G      LCELL    s t        1      0   1    2    5    0    4  |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1
   -    103    G      LCELL    s t        0      0   0    0    4    0    7  |state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1
 (65)   101    G      LCELL    s t        0      0   0    0    2    0    7  |state2b:9|c2b:5|reg1b:1|d_latch:17|~6~1
 (46)    69    E      LCELL    s t        2      1   1    1    6    0    1  |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~2
 (56)    86    F      LCELL    s t        0      0   0    1    3    0    1  |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~3
 (45)    67    E      LCELL    s t        2      1   1    2    6    0    4  |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1
 (51)    77    E      LCELL    s t        0      0   0    0    4    0    5  |state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1
 (54)    83    F      LCELL    s t        0      0   0    0    2    0    5  |state2b:9|c2b:5|reg1b:2|d_latch:17|~6~1
 (57)    88    F      LCELL    s t        0      0   0    2    3    0    1  |state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1~2
 (61)    94    F      LCELL    s t        1      0   1    2    5    0    4  |state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1
   -     84    F      LCELL    s t        0      0   0    0    4    0    7  |state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1
   -     89    F      LCELL    s t        0      0   0    0    2    0    7  |state2b:10|c2b:5|reg1b:1|d_latch:17|~6~1
   -     92    F      LCELL    s t        2      1   1    1    6    0    1  |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~2
 (60)    93    F      LCELL    s t        0      0   0    1    3    0    1  |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~3
 (55)    85    F      LCELL    s t        2      1   1    2    6    0    4  |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1
 (58)    91    F      LCELL    s t        0      0   0    0    4    1    4  |state2b:10|c2b:5|reg1b:2|d_latch:17|~2~1
   -     90    F      LCELL    s t        0      0   0    0    2    1    4  |state2b:10|c2b:5|reg1b:2|d_latch:17|~6~1
 (16)    27    B       SOFT    s t        1      0   1   10    8    0    1  ~11~2
   -     22    B       SOFT    s t        1      0   1   10    9    0    1  ~11~3
   -      1    A       SOFT    s t        1      0   1   10    8    1    0  ~12~2
   -     54    D       SOFT    s t        1      0   1   10    9    1    0  ~12~3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

             Logic cells placed in LAB 'A'
        +--- LC12 |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~3
        | +- LC1 ~12~2
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'A'
LC      | | | A B C D E F G H |     Logic cells that feed LAB 'A':

Pin
83   -> - - | - - - - - - - - | <-- CLK
5    -> - * | * * - * - - - * | <-- DCIM_b0
6    -> - * | * * - * - - - * | <-- DCIM_b1
8    -> - * | * * - * - - - * | <-- DCIM_b2
9    -> - * | * * - * - - - * | <-- DCIM_b3
4    -> - * | * * - * - - - * | <-- DCIM_en
65   -> - * | * * - * - - - * | <-- DCOM_b0
67   -> - * | * * - * - - - * | <-- DCOM_b1
68   -> - * | * * - * - - - * | <-- DCOM_b2
69   -> - * | * * - * - - - * | <-- DCOM_b3
64   -> - * | * * - * - - - * | <-- DCOM_en
81   -> * - | * - - - * * * * | <-- Reset
LC64 -> * - | * * - * * * * * | <-- clkdiv
LC111-> * - | * - - - - - - - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC104-> * - | * - - * - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1
LC66 -> - * | * - - * * - - - | <-- |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1
LC52 -> - * | * - - * * - - - | <-- |state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1
LC51 -> - * | * - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1
LC58 -> - * | * - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:17|~6~1
LC107-> - * | * - - - - - * - | <-- |state2b:8|c2b:5|reg1b:2|d_latch:17|~2~1
LC106-> - * | * - - - - - * - | <-- |state2b:8|c2b:5|reg1b:2|d_latch:17|~6~1
LC77 -> - * | * - - * * - - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1
LC83 -> - * | * - - * * - - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:17|~6~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

             Logic cells placed in LAB 'B'
        +--- LC27 ~11~2
        | +- LC22 ~11~3
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'B'
LC      | | | A B C D E F G H |     Logic cells that feed LAB 'B':

Pin
83   -> - - | - - - - - - - - | <-- CLK
5    -> * * | * * - * - - - * | <-- DCIM_b0
6    -> * * | * * - * - - - * | <-- DCIM_b1
8    -> * * | * * - * - - - * | <-- DCIM_b2
9    -> * * | * * - * - - - * | <-- DCIM_b3
4    -> * * | * * - * - - - * | <-- DCIM_en
65   -> * * | * * - * - - - * | <-- DCOM_b0
67   -> * * | * * - * - - - * | <-- DCOM_b1
68   -> * * | * * - * - - - * | <-- DCOM_b2
69   -> * * | * * - * - - - * | <-- DCOM_b3
64   -> * * | * * - * - - - * | <-- DCOM_en
LC64 -> - * | * * - * * * * * | <-- clkdiv
LC116-> - * | - * - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1
LC113-> - * | - * - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:17|~6~1
LC74 -> * * | - * - - * - - * | <-- |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1
LC121-> * * | - * - - * - - * | <-- |state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1
LC114-> * - | - * - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1
LC115-> * - | - * - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1
LC100-> * - | - * - - - - * - | <-- |state2b:8|c2b:5|reg1b:1|d_latch:17|~2~1
LC105-> * - | - * - - - - * - | <-- |state2b:8|c2b:5|reg1b:1|d_latch:17|~6~1
LC103-> * * | - * - - * - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1
LC101-> * * | - * - - * - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:17|~6~1
LC84 -> - * | - * - - - * - * | <-- |state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1
LC89 -> - * | - * - - - * - * | <-- |state2b:10|c2b:5|reg1b:1|d_latch:17|~6~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                           Logic cells placed in LAB 'C'
        +----------------- LC44 |clkdiv18:107|:55
        | +--------------- LC33 |clkdiv18:107|:57
        | | +------------- LC41 |clkdiv18:107|:58
        | | | +----------- LC42 |clkdiv18:107|:59
        | | | | +--------- LC36 |clkdiv18:107|:60
        | | | | | +------- LC37 |clkdiv18:107|:61
        | | | | | | +----- LC38 |clkdiv18:107|:62
        | | | | | | | +--- LC39 |clkdiv18:107|:63
        | | | | | | | | +- LC47 |clkdiv18:107|:64
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC41 -> - * * - - - - - - | - - * - - - - - | <-- |clkdiv18:107|:58
LC42 -> - - * * - - - - - | - - * - - - - - | <-- |clkdiv18:107|:59
LC36 -> - - - * * - - - - | - - * - - - - - | <-- |clkdiv18:107|:60
LC37 -> - - - - * * - - - | - - * - - - - - | <-- |clkdiv18:107|:61
LC38 -> - - - - - * * - - | - - * - - - - - | <-- |clkdiv18:107|:62
LC39 -> - - - - - - * * - | - - * - - - - - | <-- |clkdiv18:107|:63
LC47 -> - - - - - - - * * | - - * - - - - - | <-- |clkdiv18:107|:64

Pin
83   -> - - - - - - - - - | - - - - - - - - | <-- CLK
LC80 -> * - - - - - - - - | - - * - - - - - | <-- |clkdiv18:107|:52
LC71 -> - - - - - - - - * | - - * - - - - - | <-- |clkdiv18:107|:54


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                 Logic cells placed in LAB 'D'
        +----------------------- LC64 clkdiv
        | +--------------------- LC61 DC4_OM0
        | | +------------------- LC59 showb0
        | | | +----------------- LC57 showb1
        | | | | +--------------- LC60 |state2b:3|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | +------------- LC50 |state2b:4|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | | +----------- LC55 |state2b:5|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | | | +--------- LC56 |state2b:5|c2b:5|reg1b:2|d_latch:17|~6~1
        | | | | | | | | +------- LC52 |state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | | | | | +----- LC51 |state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | | | | | | +--- LC58 |state2b:7|c2b:5|reg1b:2|d_latch:17|~6~1
        | | | | | | | | | | | +- LC54 ~12~3
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC64 -> * - - * * * * * * * * * | * * - * * * * * | <-- clkdiv
LC60 -> - - - * * - - - - - - - | - - - * * - - - | <-- |state2b:3|c2b:5|reg1b:2|d_latch:17|~2~1
LC50 -> - - - * - * - - - - - - | - - - * * - - - | <-- |state2b:4|c2b:5|reg1b:2|d_latch:17|~2~1
LC55 -> - - - * - - * - - - - * | - - - * - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:17|~2~1
LC56 -> - - - * - - * - - - - * | - - - * - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:17|~6~1
LC52 -> - - - * - - - - * - - * | * - - * * - - - | <-- |state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1
LC51 -> - - - * - - - - - * - - | * - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1
LC58 -> - - - * - - - - - * - - | * - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:17|~6~1
LC54 -> - - - * - - - - - - - - | - - - * - - - - | <-- ~12~3

Pin
83   -> - - - - - - - - - - - - | - - - - - - - - | <-- CLK
5    -> - - - * - - - - - - - * | * * - * - - - * | <-- DCIM_b0
6    -> - - - * - - - - - - - * | * * - * - - - * | <-- DCIM_b1
8    -> - - - * - - - - - - - * | * * - * - - - * | <-- DCIM_b2
9    -> - - - * - - - - - - - * | * * - * - - - * | <-- DCIM_b3
4    -> - - - * - - - - - - - * | * * - * - - - * | <-- DCIM_en
65   -> - * - * - - - - - - - * | * * - * - - - * | <-- DCOM_b0
67   -> - * - * - - - - - - - * | * * - * - - - * | <-- DCOM_b1
68   -> - * - * - - - - - - - * | * * - * - - - * | <-- DCOM_b2
69   -> - * - * - - - - - - - * | * * - * - - - * | <-- DCOM_b3
64   -> - * - * - - - - - - - * | * * - * - - - * | <-- DCOM_en
LC33 -> * - - - - - - - - - - - | - - - * - - - - | <-- |clkdiv18:107|:57
LC122-> - - * - - - - - - - - - | - - - * - - - - | <-- showb0~fit~in1
LC78 -> - - - * * - - - - - - - | - - - * * - - - | <-- |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1
LC79 -> - - - * - * - - - - - - | - - - * * - - - | <-- |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1
LC104-> - - - - - - * * - - - - | * - - * - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1
LC66 -> - - - - - - - - * - - * | * - - * * - - - | <-- |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1
LC81 -> - - - - - - - - - * * - | - - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1
LC77 -> - - - - - - - - - - - * | * - - * * - - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1
LC83 -> - - - - - - - - - - - * | * - - * * - - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:17|~6~1
LC91 -> - - - * - - - - - - - * | - - - * - * - - | <-- |state2b:10|c2b:5|reg1b:2|d_latch:17|~2~1
LC90 -> - - - * - - - - - - - * | - - - * - * - - | <-- |state2b:10|c2b:5|reg1b:2|d_latch:17|~6~1
LC1  -> - - - * - - - - - - - - | - - - * - - - - | <-- ~12~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC73 |clkdiv18:107|:41
        | +----------------------------- LC72 |clkdiv18:107|:50
        | | +--------------------------- LC70 |clkdiv18:107|:51
        | | | +------------------------- LC80 |clkdiv18:107|:52
        | | | | +----------------------- LC65 |clkdiv18:107|:53
        | | | | | +--------------------- LC71 |clkdiv18:107|:54
        | | | | | | +------------------- LC76 |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | | | | | | +----------------- LC78 |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | | | | | | +--------------- LC75 |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | | | | | | | | +------------- LC79 |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | | | | | | | | +----------- LC74 |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1
        | | | | | | | | | | | +--------- LC68 |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | | | | | | | | | | | +------- LC66 |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | | | | | | | | | | | +----- LC69 |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | | | | | | | | | | | | | +--- LC67 |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | | | | | | | | | | | | | +- LC77 |state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC73 -> * - * - - - - - - - - - - - - - | - - - - * - - - | <-- |clkdiv18:107|:41
LC72 -> - * - - * - - - - - - - - - - - | - - - - * - - - | <-- |clkdiv18:107|:50
LC70 -> - * * - - - - - - - - - - - - - | - - - - * - - - | <-- |clkdiv18:107|:51
LC65 -> - - - * * - - - - - - - - - - - | - - - - * - - - | <-- |clkdiv18:107|:53
LC76 -> - - - - - - - * - - - - - - - - | - - - - * - - - | <-- |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC78 -> - - - - - - * * - - - - - - - - | - - - * * - - - | <-- |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1
LC75 -> - - - - - - - - - * - - - - - - | - - - - * - - - | <-- |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC79 -> - - - - - - - - * * - - - - - - | - - - * * - - - | <-- |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1
LC74 -> - - - - - - - - - - * - - - - - | - * - - * - - * | <-- |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1
LC68 -> - - - - - - - - - - - - * - - - | - - - - * - - - | <-- |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC66 -> - - - - - - - - - - - * * - - - | * - - * * - - - | <-- |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1
LC67 -> - - - - - - - - - - - - - * - * | - - - - * * - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1
LC77 -> - - - - - - - - - - - - - * * * | * - - * * - - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
70   -> - - - - - - * * - - - - - - - - | - - - - * - - * | <-- DS_1
73   -> - - - - - - - - * * - - - - - - | - - - - * - - * | <-- DS_2
74   -> - - - - - - - - - - * * * - - - | - - - - * - - - | <-- DS_3
77   -> - - - - - - - - - - - - - * * - | - - - - * - * - | <-- DS_6
81   -> - - - - - - * * * * * * * - * - | * - - - * * * * | <-- Reset
LC64 -> - - - - - - - * - * * - * * * * | * * - * * * * * | <-- clkdiv
LC126-> * - - - - - - - - - - - - - - - | - - - - * - - - | <-- |clkdiv18:107|:40
LC44 -> - - - - - * - - - - - - - - - - | - - - - * - - - | <-- |clkdiv18:107|:55
LC125-> - - - - - - * * - - - - - - - - | - - - - * - - * | <-- |state2b:3|c2b:5|reg1b:1|d_latch:17|~2~1
LC60 -> - - - - - - * * - - - - - - - - | - - - * * - - - | <-- |state2b:3|c2b:5|reg1b:2|d_latch:17|~2~1
LC123-> - - - - - - - - * * - - - - - - | - - - - * - - * | <-- |state2b:4|c2b:5|reg1b:1|d_latch:17|~2~1
LC50 -> - - - - - - - - * * - - - - - - | - - - * * - - - | <-- |state2b:4|c2b:5|reg1b:2|d_latch:17|~2~1
LC121-> - - - - - - - - - - * * * - - - | - * - - * - - * | <-- |state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1
LC52 -> - - - - - - - - - - - * * - - - | * - - * * - - - | <-- |state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1
LC103-> - - - - - - - - - - - - - * * - | - * - - * - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1
LC101-> - - - - - - - - - - - - - * * - | - * - - * - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:17|~6~1
LC86 -> - - - - - - - - - - - - - - * - | - - - - * - - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~3
LC83 -> - - - - - - - - - - - - - * * * | * - - * * - - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:17|~6~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC87 |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1~2
        | +----------------------------- LC82 |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1
        | | +--------------------------- LC96 |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | | +------------------------- LC95 |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~3
        | | | | +----------------------- LC81 |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | | | +--------------------- LC86 |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~3
        | | | | | | +------------------- LC83 |state2b:9|c2b:5|reg1b:2|d_latch:17|~6~1
        | | | | | | | +----------------- LC88 |state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1~2
        | | | | | | | | +--------------- LC94 |state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1
        | | | | | | | | | +------------- LC84 |state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | | | | | | +----------- LC89 |state2b:10|c2b:5|reg1b:1|d_latch:17|~6~1
        | | | | | | | | | | | +--------- LC92 |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | | | | | | | | | | | +------- LC93 |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~3
        | | | | | | | | | | | | | +----- LC85 |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | | | | | | | | | | | | +--- LC91 |state2b:10|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | | | | | | | | | | | +- LC90 |state2b:10|c2b:5|reg1b:2|d_latch:17|~6~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC87 -> - * - - - - - - - - - - - - - - | - - - - - * - - | <-- |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1~2
LC82 -> * * - - - - - - - - - - - - - - | - - - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1
LC96 -> - - - * - - - - - - - - - - - - | - - - - - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC95 -> - - - - * - - - - - - - - - - - | - - - - - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~3
LC81 -> - - * * - - - - - - - - - - - - | - - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1
LC88 -> - - - - - - - - * - - - - - - - | - - - - - * - - | <-- |state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1~2
LC94 -> - - - - - - - * * * * - - - - - | - - - - - * - - | <-- |state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1
LC84 -> - - - - - - - * * * - * - * - - | - * - - - * - * | <-- |state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1
LC89 -> - - - - - - - * * * - * - * - - | - * - - - * - * | <-- |state2b:10|c2b:5|reg1b:1|d_latch:17|~6~1
LC92 -> - - - - - - - - - - - - * - - - | - - - - - * - - | <-- |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC93 -> - - - - - - - - - - - - - * - - | - - - - - * - - | <-- |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~3
LC85 -> - - - - - - - - - - - * * - * * | - - - - - * - - | <-- |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1
LC91 -> - - - - - - - - - - - * - * * - | - - - * - * - - | <-- |state2b:10|c2b:5|reg1b:2|d_latch:17|~2~1
LC90 -> - - - - - - - - - - - * - * * - | - - - * - * - - | <-- |state2b:10|c2b:5|reg1b:2|d_latch:17|~6~1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
76   -> - - - - - - - * * - - * - * - - | - - - - - * - - | <-- DS_5
80   -> * * * - * - - - - - - - - - - - | - - - - - * - - | <-- DS_8
81   -> * * - * * * - * * - - - * * - - | * - - - * * * * | <-- Reset
LC64 -> - * * * * * * - * * * * * * * * | * * - * * * * * | <-- clkdiv
LC114-> * * * - * - - - - - - - - - - - | - * - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1
LC115-> * * * - * - - - - - - - - - - - | - * - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1
LC51 -> - - * - * - - - - - - - - - - - | * - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1
LC58 -> - - * - * - - - - - - - - - - - | * - - * - * - - | <-- |state2b:7|c2b:5|reg1b:2|d_latch:17|~6~1
LC69 -> - - - - - * - - - - - - - - - - | - - - - - * - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC67 -> - - - - - * * - - - - - - - - - | - - - - * * - - | <-- |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC98 |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1
        | +----------------------------- LC111 |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | +--------------------------- LC104 |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | +------------------------- LC109 |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~2
        | | | | +----------------------- LC108 |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1
        | | | | | +--------------------- LC100 |state2b:8|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | | +------------------- LC105 |state2b:8|c2b:5|reg1b:1|d_latch:17|~6~1
        | | | | | | | +----------------- LC110 |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~2
        | | | | | | | | +--------------- LC112 |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~3
        | | | | | | | | | +------------- LC97 |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1
        | | | | | | | | | | +----------- LC107 |state2b:8|c2b:5|reg1b:2|d_latch:17|~2~1
        | | | | | | | | | | | +--------- LC106 |state2b:8|c2b:5|reg1b:2|d_latch:17|~6~1
        | | | | | | | | | | | | +------- LC99 |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1~2
        | | | | | | | | | | | | | +----- LC102 |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1
        | | | | | | | | | | | | | | +--- LC103 |state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | | | | | | | | | | | +- LC101 |state2b:9|c2b:5|reg1b:1|d_latch:17|~6~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC98 -> * - - - - - - - - - - - - - - - | - - - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1
LC104-> - * - - - - - - - - - - - - - - | * - - * - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1
LC109-> - - - - * - - - - - - - - - - - | - - - - - - * - | <-- |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~2
LC108-> - - - * * * * - - - - - - - - - | - - - - - - * - | <-- |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1
LC100-> - - - * * * - * - * - - - - - - | - * - - - - * - | <-- |state2b:8|c2b:5|reg1b:1|d_latch:17|~2~1
LC105-> - - - * * * - * - * - - - - - - | - * - - - - * - | <-- |state2b:8|c2b:5|reg1b:1|d_latch:17|~6~1
LC110-> - - - - - - - - * - - - - - - - | - - - - - - * - | <-- |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~2
LC112-> - - - - - - - - - * - - - - - - | - - - - - - * - | <-- |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~3
LC97 -> - - - - - - - * * - * * - - - - | - - - - - - * - | <-- |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1
LC107-> - - - - - - - * - * * - - - - - | * - - - - - * - | <-- |state2b:8|c2b:5|reg1b:2|d_latch:17|~2~1
LC106-> - - - - - - - * - * * - - - - - | * - - - - - * - | <-- |state2b:8|c2b:5|reg1b:2|d_latch:17|~6~1
LC99 -> - - - - - - - - - - - - - * - - | - - - - - - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1~2
LC102-> - - - - - - - - - - - - * * * * | - - - - - - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1
LC103-> - - - - - - - - - - - - * * * - | - * - - * - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1
LC101-> - - - - - - - - - - - - * * * - | - * - - * - * - | <-- |state2b:9|c2b:5|reg1b:1|d_latch:17|~6~1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
75   -> * * * - - - - - - - - - - - - - | - - - - - - * * | <-- DS_4
77   -> - - - - - - - - - - - - * * - - | - - - - * - * - | <-- DS_6
79   -> - - - * * - - * - * - - - - - - | - - - - - - * - | <-- DS_7
81   -> * - * * * - - - * * - - * * - - | * - - - * * * * | <-- Reset
LC64 -> * * * - * * * * * * * * - * * * | * * - * * * * * | <-- clkdiv
LC128-> * - - - - - - - - - - - - - - - | - - - - - - * - | <-- |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1~2
LC116-> * * * - - - - - - - - - - - - - | - * - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1
LC113-> * * * - - - - - - - - - - - - - | - * - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:17|~6~1
LC12 -> - - * - - - - - - - - - - - - - | - - - - - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~3
LC55 -> - * * - - - - - - - - - - - - - | - - - * - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:17|~2~1
LC56 -> - * * - - - - - - - - - - - - - | - - - * - - * - | <-- |state2b:5|c2b:5|reg1b:2|d_latch:17|~6~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                   Logic cells placed in LAB 'H'
        +------------------------- LC127 |clkdiv18:107|:38
        | +----------------------- LC126 |clkdiv18:107|:40
        | | +--------------------- LC122 showb0~fit~in1
        | | | +------------------- LC124 |state2b:3|c2b:5|reg1b:1|d_latch:16|~3~1
        | | | | +----------------- LC125 |state2b:3|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | +--------------- LC118 |state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1
        | | | | | | +------------- LC123 |state2b:4|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | | | +----------- LC128 |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1~2
        | | | | | | | | +--------- LC116 |state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | | | | | +------- LC113 |state2b:5|c2b:5|reg1b:1|d_latch:17|~6~1
        | | | | | | | | | | +----- LC121 |state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | | | | | | | +--- LC114 |state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1
        | | | | | | | | | | | | +- LC115 |state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC127-> * * - - - - - - - - - - - | - - - - - - - * | <-- |clkdiv18:107|:38
LC124-> - - * * * - - - - - - - - | - - - - - - - * | <-- |state2b:3|c2b:5|reg1b:1|d_latch:16|~3~1
LC125-> - - * * * - - - - - - - - | - - - - * - - * | <-- |state2b:3|c2b:5|reg1b:1|d_latch:17|~2~1
LC118-> - - * - - * * - - - - - - | - - - - - - - * | <-- |state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1
LC123-> - - * - - * * - - - - - - | - - - - * - - * | <-- |state2b:4|c2b:5|reg1b:1|d_latch:17|~2~1
LC116-> - - * - - - - * * - - - - | - * - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1
LC113-> - - * - - - - * * - - - - | - * - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:17|~6~1
LC121-> - - * - - - - - - - * - - | - * - - * - - * | <-- |state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1
LC114-> - - * - - - - - - - - * - | - * - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1
LC115-> - - * - - - - - - - - * - | - * - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1

Pin
83   -> - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
5    -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCIM_b0
6    -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCIM_b1
8    -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCIM_b2
9    -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCIM_b3
4    -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCIM_en
65   -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCOM_b0
67   -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCOM_b1
68   -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCOM_b2
69   -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCOM_b3
64   -> - - * - - - - - - - - - - | * * - * - - - * | <-- DCOM_en
70   -> - - - * - - - - - - - - - | - - - - * - - * | <-- DS_1
73   -> - - - - - * - - - - - - - | - - - - * - - * | <-- DS_2
75   -> - - - - - - - * - - - - - | - - - - - - * * | <-- DS_4
81   -> - - - * - * - * - - - - - | * - - - * * * * | <-- Reset
LC64 -> - - * * * * * - * * * * * | * * - * * * * * | <-- clkdiv
LC98 -> - - - - - - - * * * - - - | - - - - - - * * | <-- |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1
LC74 -> - - - - - - - - - - * - - | - * - - * - - * | <-- |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1
LC82 -> - - - - - - - - - - - * * | - - - - - * - * | <-- |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1
LC84 -> - - * - - - - - - - - - - | - * - - - * - * | <-- |state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1
LC89 -> - - * - - - - - - - - - - | - * - - - * - * | <-- |state2b:10|c2b:5|reg1b:1|d_latch:17|~6~1
LC27 -> - - * - - - - - - - - - - | - - - - - - - * | <-- ~11~2
LC22 -> - - * - - - - - - - - - - | - - - - - - - * | <-- ~11~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt
state2b8lv

** EQUATIONS **

CLK      : INPUT;
DCIM_b0  : INPUT;
DCIM_b1  : INPUT;
DCIM_b2  : INPUT;
DCIM_b3  : INPUT;
DCIM_en  : INPUT;
DCOM_b0  : INPUT;
DCOM_b1  : INPUT;
DCOM_b2  : INPUT;
DCOM_b3  : INPUT;
DCOM_en  : INPUT;
DS_1     : INPUT;
DS_2     : INPUT;
DS_3     : INPUT;
DS_4     : INPUT;
DS_5     : INPUT;
DS_6     : INPUT;
DS_7     : INPUT;
DS_8     : INPUT;
Reset    : INPUT;

-- Node name is 'clkdiv' = '|clkdiv18:107|clk_div' 
-- Equation name is 'clkdiv', type is output 
 clkdiv  = TFFE( VCC,  _LC033,  VCC,  VCC,  VCC);

-- Node name is 'DC4_OM0' 
-- Equation name is 'DC4_OM0', location is LC061, type is output.
 DC4_OM0 = LCELL( _EQ001 $  GND);
  _EQ001 = !DCOM_b0 & !DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en;

-- Node name is 'showb0~fit~in1' 
-- Equation name is 'showb0~fit~in1', location is LC122, type is buried.
-- synthesized logic cell 
_LC122   = LCELL( _EQ002 $  VCC);
  _EQ002 = !_LC022 & !_LC027 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 & 
              _X006 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 &  _X012;
  _X001  = EXP(!clkdiv & !DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & 
             !_LC125);
  _X002  = EXP(!DCIM_b0 & !DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC084 & 
             !_LC089);
  _X003  = EXP(!DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en &  _LC118 & 
             !_LC123);
  _X004  = EXP(!clkdiv &  DCOM_b0 & !DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & 
             !_LC125);
  _X005  = EXP(!DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en &  _LC124 & 
             !_LC125);
  _X006  = EXP(!clkdiv &  DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & 
             !_LC123);
  _X007  = EXP(!clkdiv & !DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & 
             !_LC123);
  _X008  = EXP(!clkdiv & !DCIM_b0 &  DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & 
             !_LC121);
  _X009  = EXP(!DCOM_b0 & !DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC113 & 
             !_LC116);
  _X010  = EXP( DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en &  _LC118 & 
             !_LC123);
  _X011  = EXP(!DCOM_b0 & !DCOM_b1 & !DCOM_b2 &  DCOM_b3 &  DCOM_en & !_LC114 & 
             !_LC115);
  _X012  = EXP( DCOM_b0 & !DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en &  _LC124 & 
             !_LC125);

-- Node name is 'showb0' 
-- Equation name is 'showb0', location is LC059, type is output.
 showb0  = LCELL( _LC122 $  GND);

-- Node name is 'showb1' 
-- Equation name is 'showb1', location is LC057, type is output.
 showb1  = LCELL( _EQ003 $  VCC);
  _EQ003 = !_LC001 & !_LC054 &  _X013 &  _X014 &  _X015 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024;
  _X013  = EXP(!clkdiv & !DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & 
             !_LC060);
  _X014  = EXP(!DCIM_b0 & !DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC090 & 
             !_LC091);
  _X015  = EXP(!DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC050 & 
              _LC079);
  _X016  = EXP(!clkdiv &  DCOM_b0 & !DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & 
             !_LC060);
  _X017  = EXP(!DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC060 & 
              _LC078);
  _X018  = EXP(!clkdiv &  DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & 
             !_LC050);
  _X019  = EXP(!clkdiv & !DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & 
             !_LC050);
  _X020  = EXP(!clkdiv & !DCIM_b0 &  DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & 
             !_LC052);
  _X021  = EXP(!DCOM_b0 & !DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC055 & 
             !_LC056);
  _X022  = EXP( DCIM_b0 & !DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC050 & 
              _LC079);
  _X023  = EXP(!DCOM_b0 & !DCOM_b1 & !DCOM_b2 &  DCOM_b3 &  DCOM_en & !_LC051 & 
             !_LC058);
  _X024  = EXP( DCOM_b0 & !DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC060 & 
              _LC078);

-- Node name is '|clkdiv18:107|:38' 
-- Equation name is '_LC127', type is buried 
_LC127   = TFFE( VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:40' 
-- Equation name is '_LC126', type is buried 
_LC126   = TFFE( VCC,  _LC127,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:41' 
-- Equation name is '_LC073', type is buried 
_LC073   = TFFE( VCC,  _LC126,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:50' 
-- Equation name is '_LC072', type is buried 
_LC072   = TFFE( VCC,  _LC070,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:51' 
-- Equation name is '_LC070', type is buried 
_LC070   = TFFE( VCC,  _LC073,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:52' 
-- Equation name is '_LC080', type is buried 
_LC080   = TFFE( VCC,  _LC065,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:53' 
-- Equation name is '_LC065', type is buried 
_LC065   = TFFE( VCC,  _LC072,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:54' 
-- Equation name is '_LC071', type is buried 
_LC071   = TFFE( VCC,  _LC044,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:55' 
-- Equation name is '_LC044', type is buried 
_LC044   = TFFE( VCC,  _LC080,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:57' 
-- Equation name is '_LC033', type is buried 
_LC033   = TFFE( VCC,  _LC041,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:58' 
-- Equation name is '_LC041', type is buried 
_LC041   = TFFE( VCC,  _LC042,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:59' 
-- Equation name is '_LC042', type is buried 
_LC042   = TFFE( VCC,  _LC036,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:60' 
-- Equation name is '_LC036', type is buried 
_LC036   = TFFE( VCC,  _LC037,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:61' 
-- Equation name is '_LC037', type is buried 
_LC037   = TFFE( VCC,  _LC038,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:62' 
-- Equation name is '_LC038', type is buried 
_LC038   = TFFE( VCC,  _LC039,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:63' 
-- Equation name is '_LC039', type is buried 
_LC039   = TFFE( VCC,  _LC047,  VCC,  VCC,  VCC);

-- Node name is '|clkdiv18:107|:64' 
-- Equation name is '_LC047', type is buried 
_LC047   = TFFE( VCC,  _LC071,  VCC,  VCC,  VCC);

-- Node name is '|state2b:3|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC124', type is buried 
-- synthesized logic cell 
_LC124   = LCELL( _EQ004 $  GND);
  _EQ004 = !clkdiv & !DS_1 &  _LC125 & !Reset
         # !clkdiv &  DS_1 & !_LC125 & !Reset
         #  clkdiv &  _LC124
         # !DS_1 &  _LC124 &  _LC125 & !Reset
         #  DS_1 &  _LC124 & !_LC125 & !Reset;

-- Node name is '|state2b:3|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC125', type is buried 
-- synthesized logic cell 
_LC125   = LCELL( _EQ005 $  GND);
  _EQ005 =  clkdiv & !_LC124
         # !clkdiv &  _LC125
         # !_LC124 &  _LC125;

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC076', type is buried 
-- synthesized logic cell 
_LC076   = LCELL( _EQ006 $  GND);
  _EQ006 = !DS_1 &  _LC060 &  _LC078 & !_LC125 & !Reset
         # !_LC060 &  _LC078 &  _LC125 & !Reset
         #  DS_1 & !_LC060 &  _LC078 & !Reset;

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC078', type is buried 
-- synthesized logic cell 
_LC078   = LCELL( _EQ007 $  GND);
  _EQ007 = !clkdiv & !DS_1 &  _LC060 & !_LC125 & !Reset
         # !clkdiv & !_LC060 &  _LC125 & !Reset
         # !clkdiv &  DS_1 & !_LC060 & !Reset
         #  clkdiv &  _LC078
         #  _LC076;

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ008 $  GND);
  _EQ008 =  clkdiv & !_LC078
         # !clkdiv &  _LC060
         #  _LC060 & !_LC078;

-- Node name is '|state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC118', type is buried 
-- synthesized logic cell 
_LC118   = LCELL( _EQ009 $  GND);
  _EQ009 = !clkdiv & !DS_2 &  _LC123 & !Reset
         # !clkdiv &  DS_2 & !_LC123 & !Reset
         #  clkdiv &  _LC118
         # !DS_2 &  _LC118 &  _LC123 & !Reset
         #  DS_2 &  _LC118 & !_LC123 & !Reset;

-- Node name is '|state2b:4|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC123', type is buried 
-- synthesized logic cell 
_LC123   = LCELL( _EQ010 $  GND);
  _EQ010 =  clkdiv & !_LC118
         # !clkdiv &  _LC123
         # !_LC118 &  _LC123;

-- Node name is '|state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ011 $  GND);
  _EQ011 = !DS_2 &  _LC050 &  _LC079 & !_LC123 & !Reset
         # !_LC050 &  _LC079 &  _LC123 & !Reset
         #  DS_2 & !_LC050 &  _LC079 & !Reset;

-- Node name is '|state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC079', type is buried 
-- synthesized logic cell 
_LC079   = LCELL( _EQ012 $  GND);
  _EQ012 = !clkdiv & !DS_2 &  _LC050 & !_LC123 & !Reset
         # !clkdiv & !_LC050 &  _LC123 & !Reset
         # !clkdiv &  DS_2 & !_LC050 & !Reset
         #  clkdiv &  _LC079
         #  _LC075;

-- Node name is '|state2b:4|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ013 $  GND);
  _EQ013 =  clkdiv & !_LC079
         # !clkdiv &  _LC050
         #  _LC050 & !_LC079;

-- Node name is '|state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_LC128', type is buried 
-- synthesized logic cell 
_LC128   = LCELL( _EQ014 $  GND);
  _EQ014 =  DS_4 &  _LC098 & !_LC113 & !_LC116 & !Reset
         # !DS_4 &  _LC098 &  _LC113 & !Reset
         # !DS_4 &  _LC098 &  _LC116 & !Reset;

-- Node name is '|state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC098', type is buried 
-- synthesized logic cell 
_LC098   = LCELL( _EQ015 $  GND);
  _EQ015 = !clkdiv &  DS_4 & !_LC113 & !_LC116 & !Reset
         # !clkdiv & !DS_4 &  _LC113 & !Reset
         # !clkdiv & !DS_4 &  _LC116 & !Reset
         #  clkdiv &  _LC098
         #  _LC128;

-- Node name is '|state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC116', type is buried 
-- synthesized logic cell 
_LC116   = LCELL( _EQ016 $  VCC);
  _EQ016 =  clkdiv &  _LC098
         # !_LC113 & !_LC116;

-- Node name is '|state2b:5|c2b:5|reg1b:1|d_latch:17|~6~1' 
-- Equation name is '_LC113', type is buried 
-- synthesized logic cell 
_LC113   = LCELL( _EQ017 $  GND);
  _EQ017 =  clkdiv & !_LC098;

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC111', type is buried 
-- synthesized logic cell 
_LC111   = LCELL( _EQ018 $  GND);
  _EQ018 = !clkdiv & !DS_4 & !_LC056 & !_LC113 & !_LC116 &  _X025
         # !clkdiv & !DS_4 & !_LC055 & !_LC113 & !_LC116 &  _X025
         # !DS_4 & !_LC055 & !_LC056 & !_LC104 & !_LC113 & !_LC116
         #  _LC055 & !_LC104 &  _X025
         #  _LC056 & !_LC104 &  _X025;
  _X025  = EXP(!DS_4 & !_LC113 & !_LC116);

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~3' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ019 $  GND);
  _EQ019 = !_LC104 &  Reset
         #  clkdiv & !_LC104
         #  _LC111;

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC104', type is buried 
-- synthesized logic cell 
_LC104   = LCELL( _EQ020 $  VCC);
  _EQ020 = !clkdiv & !DS_4 & !_LC055 & !_LC056 & !_LC113 & !_LC116
         # !clkdiv &  _LC055 &  _X025
         # !clkdiv &  _LC056 &  _X025
         # !clkdiv &  Reset
         #  _LC012;
  _X025  = EXP(!DS_4 & !_LC113 & !_LC116);

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ021 $  VCC);
  _EQ021 =  clkdiv &  _LC104
         # !_LC055 & !_LC056;

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:17|~6~1' 
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ022 $  GND);
  _EQ022 =  clkdiv & !_LC104;

-- Node name is '|state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ023 $  GND);
  _EQ023 = !clkdiv & !DS_3 &  _LC121 & !Reset
         # !clkdiv &  DS_3 & !_LC121 & !Reset
         #  clkdiv &  _LC074
         # !DS_3 &  _LC074 &  _LC121 & !Reset
         #  DS_3 &  _LC074 & !_LC121 & !Reset;

-- Node name is '|state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC121', type is buried 
-- synthesized logic cell 
_LC121   = LCELL( _EQ024 $  GND);
  _EQ024 =  clkdiv & !_LC074
         # !clkdiv &  _LC121
         # !_LC074 &  _LC121;

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ025 $  GND);
  _EQ025 = !DS_3 &  _LC052 &  _LC066 & !_LC121 & !Reset
         # !_LC052 &  _LC066 &  _LC121 & !Reset
         #  DS_3 & !_LC052 &  _LC066 & !Reset;

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ026 $  GND);
  _EQ026 = !clkdiv & !DS_3 &  _LC052 & !_LC121 & !Reset
         # !clkdiv & !_LC052 &  _LC121 & !Reset
         # !clkdiv &  DS_3 & !_LC052 & !Reset
         #  clkdiv &  _LC066
         #  _LC068;

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC052', type is buried 
-- synthesized logic cell 
_LC052   = LCELL( _EQ027 $  GND);
  _EQ027 =  clkdiv & !_LC066
         # !clkdiv &  _LC052
         #  _LC052 & !_LC066;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ028 $  GND);
  _EQ028 =  DS_8 &  _LC082 & !_LC114 & !_LC115 & !Reset
         # !DS_8 &  _LC082 &  _LC115 & !Reset
         # !DS_8 &  _LC082 &  _LC114 & !Reset;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ029 $  GND);
  _EQ029 = !clkdiv &  DS_8 & !_LC114 & !_LC115 & !Reset
         # !clkdiv & !DS_8 &  _LC115 & !Reset
         # !clkdiv & !DS_8 &  _LC114 & !Reset
         #  clkdiv &  _LC082
         #  _LC087;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC114', type is buried 
-- synthesized logic cell 
_LC114   = LCELL( _EQ030 $  VCC);
  _EQ030 =  clkdiv &  _LC082
         # !_LC114 & !_LC115;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1' 
-- Equation name is '_LC115', type is buried 
-- synthesized logic cell 
_LC115   = LCELL( _EQ031 $  GND);
  _EQ031 =  clkdiv & !_LC082;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC096', type is buried 
-- synthesized logic cell 
_LC096   = LCELL( _EQ032 $  GND);
  _EQ032 = !clkdiv & !DS_8 & !_LC058 & !_LC114 & !_LC115 &  _X026
         # !clkdiv & !DS_8 & !_LC051 & !_LC114 & !_LC115 &  _X026
         # !DS_8 & !_LC051 & !_LC058 & !_LC081 & !_LC114 & !_LC115
         #  _LC051 & !_LC081 &  _X026
         #  _LC058 & !_LC081 &  _X026;
  _X026  = EXP(!DS_8 & !_LC114 & !_LC115);

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1~3' 
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ033 $  GND);
  _EQ033 = !_LC081 &  Reset
         #  clkdiv & !_LC081
         #  _LC096;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ034 $  VCC);
  _EQ034 = !clkdiv & !DS_8 & !_LC051 & !_LC058 & !_LC114 & !_LC115
         # !clkdiv &  _LC051 &  _X026
         # !clkdiv &  _LC058 &  _X026
         # !clkdiv &  Reset
         #  _LC095;
  _X026  = EXP(!DS_8 & !_LC114 & !_LC115);

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ035 $  VCC);
  _EQ035 =  clkdiv &  _LC081
         # !_LC051 & !_LC058;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:17|~6~1' 
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ036 $  GND);
  _EQ036 =  clkdiv & !_LC081;

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_LC109', type is buried 
-- synthesized logic cell 
_LC109   = LCELL( _EQ037 $  GND);
  _EQ037 =  DS_7 & !_LC100 & !_LC105 &  _LC108 & !Reset
         # !DS_7 &  _LC105 &  _LC108 & !Reset
         # !DS_7 &  _LC100 &  _LC108 & !Reset;

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC108', type is buried 
-- synthesized logic cell 
_LC108   = LCELL( _EQ038 $  GND);
  _EQ038 = !clkdiv &  DS_7 & !_LC100 & !_LC105 & !Reset
         # !clkdiv & !DS_7 &  _LC105 & !Reset
         # !clkdiv & !DS_7 &  _LC100 & !Reset
         #  clkdiv &  _LC108
         #  _LC109;

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC100', type is buried 
-- synthesized logic cell 
_LC100   = LCELL( _EQ039 $  VCC);
  _EQ039 =  clkdiv &  _LC108
         # !_LC100 & !_LC105;

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:17|~6~1' 
-- Equation name is '_LC105', type is buried 
-- synthesized logic cell 
_LC105   = LCELL( _EQ040 $  GND);
  _EQ040 =  clkdiv & !_LC108;

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC110', type is buried 
-- synthesized logic cell 
_LC110   = LCELL( _EQ041 $  GND);
  _EQ041 = !clkdiv & !DS_7 & !_LC100 & !_LC105 & !_LC106 &  _X027
         # !clkdiv & !DS_7 & !_LC100 & !_LC105 & !_LC107 &  _X027
         # !DS_7 & !_LC097 & !_LC100 & !_LC105 & !_LC106 & !_LC107
         # !_LC097 &  _LC107 &  _X027
         # !_LC097 &  _LC106 &  _X027;
  _X027  = EXP(!DS_7 & !_LC100 & !_LC105);

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1~3' 
-- Equation name is '_LC112', type is buried 
-- synthesized logic cell 
_LC112   = LCELL( _EQ042 $  GND);
  _EQ042 = !_LC097 &  Reset
         #  clkdiv & !_LC097
         #  _LC110;

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC097', type is buried 
-- synthesized logic cell 
_LC097   = LCELL( _EQ043 $  VCC);
  _EQ043 = !clkdiv & !DS_7 & !_LC100 & !_LC105 & !_LC106 & !_LC107
         # !clkdiv &  _LC107 &  _X027
         # !clkdiv &  _LC106 &  _X027
         # !clkdiv &  Reset
         #  _LC112;
  _X027  = EXP(!DS_7 & !_LC100 & !_LC105);

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC107', type is buried 
-- synthesized logic cell 
_LC107   = LCELL( _EQ044 $  VCC);
  _EQ044 =  clkdiv &  _LC097
         # !_LC106 & !_LC107;

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:17|~6~1' 
-- Equation name is '_LC106', type is buried 
-- synthesized logic cell 
_LC106   = LCELL( _EQ045 $  GND);
  _EQ045 =  clkdiv & !_LC097;

-- Node name is '|state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_LC099', type is buried 
-- synthesized logic cell 
_LC099   = LCELL( _EQ046 $  GND);
  _EQ046 =  DS_6 & !_LC101 &  _LC102 & !_LC103 & !Reset
         # !DS_6 &  _LC101 &  _LC102 & !Reset
         # !DS_6 &  _LC102 &  _LC103 & !Reset;

-- Node name is '|state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC102', type is buried 
-- synthesized logic cell 
_LC102   = LCELL( _EQ047 $  GND);
  _EQ047 = !clkdiv &  DS_6 & !_LC101 & !_LC103 & !Reset
         # !clkdiv & !DS_6 &  _LC101 & !Reset
         # !clkdiv & !DS_6 &  _LC103 & !Reset
         #  clkdiv &  _LC102
         #  _LC099;

-- Node name is '|state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC103', type is buried 
-- synthesized logic cell 
_LC103   = LCELL( _EQ048 $  VCC);
  _EQ048 =  clkdiv &  _LC102
         # !_LC101 & !_LC103;

-- Node name is '|state2b:9|c2b:5|reg1b:1|d_latch:17|~6~1' 
-- Equation name is '_LC101', type is buried 
-- synthesized logic cell 
_LC101   = LCELL( _EQ049 $  GND);
  _EQ049 =  clkdiv & !_LC102;

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC069', type is buried 
-- synthesized logic cell 
_LC069   = LCELL( _EQ050 $  GND);
  _EQ050 = !clkdiv & !DS_6 & !_LC083 & !_LC101 & !_LC103 &  _X028
         # !clkdiv & !DS_6 & !_LC077 & !_LC101 & !_LC103 &  _X028
         # !DS_6 & !_LC067 & !_LC077 & !_LC083 & !_LC101 & !_LC103
         # !_LC067 &  _LC077 &  _X028
         # !_LC067 &  _LC083 &  _X028;
  _X028  = EXP(!DS_6 & !_LC101 & !_LC103);

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1~3' 
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ051 $  GND);
  _EQ051 = !_LC067 &  Reset
         #  clkdiv & !_LC067
         #  _LC069;

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC067', type is buried 
-- synthesized logic cell 
_LC067   = LCELL( _EQ052 $  VCC);
  _EQ052 = !clkdiv & !DS_6 & !_LC077 & !_LC083 & !_LC101 & !_LC103
         # !clkdiv &  _LC077 &  _X028
         # !clkdiv &  _LC083 &  _X028
         # !clkdiv &  Reset
         #  _LC086;
  _X028  = EXP(!DS_6 & !_LC101 & !_LC103);

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC077', type is buried 
-- synthesized logic cell 
_LC077   = LCELL( _EQ053 $  VCC);
  _EQ053 =  clkdiv &  _LC067
         # !_LC077 & !_LC083;

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:17|~6~1' 
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ054 $  GND);
  _EQ054 =  clkdiv & !_LC067;

-- Node name is '|state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ055 $  GND);
  _EQ055 =  DS_5 & !_LC084 & !_LC089 &  _LC094 & !Reset
         # !DS_5 &  _LC089 &  _LC094 & !Reset
         # !DS_5 &  _LC084 &  _LC094 & !Reset;

-- Node name is '|state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_LC094', type is buried 
-- synthesized logic cell 
_LC094   = LCELL( _EQ056 $  GND);
  _EQ056 = !clkdiv &  DS_5 & !_LC084 & !_LC089 & !Reset
         # !clkdiv & !DS_5 &  _LC089 & !Reset
         # !clkdiv & !DS_5 &  _LC084 & !Reset
         #  clkdiv &  _LC094
         #  _LC088;

-- Node name is '|state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ057 $  VCC);
  _EQ057 =  clkdiv &  _LC094
         # !_LC084 & !_LC089;

-- Node name is '|state2b:10|c2b:5|reg1b:1|d_latch:17|~6~1' 
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ058 $  GND);
  _EQ058 =  clkdiv & !_LC094;

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ059 $  GND);
  _EQ059 = !clkdiv & !DS_5 & !_LC084 & !_LC089 & !_LC090 &  _X029
         # !clkdiv & !DS_5 & !_LC084 & !_LC089 & !_LC091 &  _X029
         # !DS_5 & !_LC084 & !_LC085 & !_LC089 & !_LC090 & !_LC091
         # !_LC085 &  _LC091 &  _X029
         # !_LC085 &  _LC090 &  _X029;
  _X029  = EXP(!DS_5 & !_LC084 & !_LC089);

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1~3' 
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ060 $  GND);
  _EQ060 = !_LC085 &  Reset
         #  clkdiv & !_LC085
         #  _LC092;

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ061 $  VCC);
  _EQ061 = !clkdiv & !DS_5 & !_LC084 & !_LC089 & !_LC090 & !_LC091
         # !clkdiv &  _LC091 &  _X029
         # !clkdiv &  _LC090 &  _X029
         # !clkdiv &  Reset
         #  _LC093;
  _X029  = EXP(!DS_5 & !_LC084 & !_LC089);

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ062 $  VCC);
  _EQ062 =  clkdiv &  _LC085
         # !_LC090 & !_LC091;

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:17|~6~1' 
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ063 $  GND);
  _EQ063 =  clkdiv & !_LC085;

-- Node name is '~11~2' 
-- Equation name is '~11~2', location is LC027, type is buried.
-- synthesized logic cell 
_LC027   = LCELL( _EQ064 $  GND);
  _EQ064 =  DCIM_b0 &  DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC114 & 
             !_LC115
         #  DCOM_b0 &  DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC100 & 
             !_LC105
         #  DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en &  _LC074 & 
             !_LC121
         # !DCIM_b0 &  DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC100 & 
             !_LC105
         # !DCOM_b0 &  DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC101 & 
             !_LC103;

-- Node name is '~11~3' 
-- Equation name is '~11~3', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ065 $  GND);
  _EQ065 =  DCIM_b0 & !DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC101 & 
             !_LC103
         #  DCOM_b0 & !DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC084 & 
             !_LC089
         #  DCIM_b0 &  DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC113 & 
             !_LC116
         # !DCIM_b0 &  DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en &  _LC074 & 
             !_LC121
         # !clkdiv &  DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & 
             !_LC121;

-- Node name is '~12~2' 
-- Equation name is '~12~2', location is LC001, type is buried.
-- synthesized logic cell 
_LC001   = LCELL( _EQ066 $  GND);
  _EQ066 =  DCIM_b0 &  DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC051 & 
             !_LC058
         #  DCOM_b0 &  DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC106 & 
             !_LC107
         #  DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC052 & 
              _LC066
         # !DCIM_b0 &  DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC106 & 
             !_LC107
         # !DCOM_b0 &  DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC077 & 
             !_LC083;

-- Node name is '~12~3' 
-- Equation name is '~12~3', location is LC054, type is buried.
-- synthesized logic cell 
_LC054   = LCELL( _EQ067 $  GND);
  _EQ067 =  DCIM_b0 & !DCIM_b1 &  DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC077 & 
             !_LC083
         #  DCOM_b0 & !DCOM_b1 &  DCOM_b2 & !DCOM_b3 &  DCOM_en & !_LC090 & 
             !_LC091
         #  DCIM_b0 &  DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC055 & 
             !_LC056
         # !DCIM_b0 &  DCIM_b1 & !DCIM_b2 & !DCIM_b3 &  DCIM_en & !_LC052 & 
              _LC066
         # !clkdiv &  DCOM_b0 &  DCOM_b1 & !DCOM_b2 & !DCOM_b3 &  DCOM_en & 
             !_LC052;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\state2b8lv.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,478K
