# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ultrarangesens.srcs/sources_1/new/pulse_counter.vhd" \
"../../../../ultrarangesens.srcs/sources_1/new/trig_gen.vhd" \
"../../../../ultrarangesens.srcs/sim_1/new/tb_trig_gen.vhd" \

# Do not sort compile order
nosort
