{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622131203182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622131203191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 18:00:02 2021 " "Processing started: Thu May 27 18:00:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622131203191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131203191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131203192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622131204048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622131204048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projet_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projet_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projet_VHDL-rtl " "Found design unit 1: Projet_VHDL-rtl" {  } { { "Projet_VHDL.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/Projet_VHDL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projet_VHDL " "Found entity 1: Projet_VHDL" {  } { { "Projet_VHDL.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/Projet_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-SYN " "Found design unit 1: compteur-SYN" {  } { { "compteur.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/compteur.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218044 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/compteur.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/feu_tricolore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/feu_tricolore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Feu_tricolore-behavior " "Found design unit 1: Feu_tricolore-behavior" {  } { { "output_files/feu_tricolore.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_tricolore.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218051 ""} { "Info" "ISGN_ENTITY_NAME" "1 Feu_tricolore " "Found entity 1: Feu_tricolore" {  } { { "output_files/feu_tricolore.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_tricolore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/feu_alternant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/feu_alternant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 feu_alternant-rtl " "Found design unit 1: feu_alternant-rtl" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218059 ""} { "Info" "ISGN_ENTITY_NAME" "1 feu_alternant " "Found entity 1: feu_alternant" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projet_VHDL " "Elaborating entity \"Projet_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622131218196 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "temps_vert Projet_VHDL.vhd(42) " "VHDL Variable Declaration warning at Projet_VHDL.vhd(42): used initial value expression for variable \"temps_vert\" because variable was never assigned a value" {  } { { "Projet_VHDL.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/Projet_VHDL.vhd" 42 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1622131218198 "|Projet_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "feu_alternant feu_alternant:f1 A:rtl " "Elaborating entity \"feu_alternant\" using architecture \"A:rtl\" for hierarchy \"feu_alternant:f1\"" {  } { { "Projet_VHDL.vhd" "f1" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/Projet_VHDL.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622131218214 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX feu_alternant.vhd(28) " "VHDL Process Statement warning at feu_alternant.vhd(28): inferring latch(es) for signal or variable \"HEX\", which holds its previous value in one or more paths through the process" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622131218216 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[0\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[0\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218218 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[1\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[1\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218218 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[2\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[2\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218218 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[3\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[3\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218219 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[4\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[4\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218219 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[5\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[5\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218219 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[6\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[6\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218219 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[7\] feu_alternant.vhd(28) " "Inferred latch for \"HEX\[7\]\" at feu_alternant.vhd(28)" {  } { { "output_files/feu_alternant.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/output_files/feu_alternant.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218219 "|Projet_VHDL|feu_alternant:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:clkdiv " "Elaborating entity \"compteur\" for hierarchy \"compteur:clkdiv\"" {  } { { "Projet_VHDL.vhd" "clkdiv" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/Projet_VHDL.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622131218248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter compteur:clkdiv\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\"" {  } { { "compteur.vhd" "LPM_COUNTER_component" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/compteur.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622131218339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compteur:clkdiv\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\"" {  } { { "compteur.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/compteur.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622131218340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compteur:clkdiv\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622131218340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622131218340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622131218340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622131218340 ""}  } { { "compteur.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/compteur.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622131218340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5h " "Found entity 1: cntr_k5h" {  } { { "db/cntr_k5h.tdf" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/db/cntr_k5h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622131218417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131218417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5h compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated " "Elaborating entity \"cntr_k5h\" for hierarchy \"compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622131218419 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[7\] VCC " "Pin \"HEX\[7\]\" is stuck at VCC" {  } { { "Projet_VHDL.vhd" "" { Text "C:/Users/marga/OneDrive/Cours ING 2/Projet_VHDL/projet/Projet_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622131219158 "|Projet_VHDL|HEX[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622131219158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622131219244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622131219890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622131219890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622131219969 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622131219969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622131219969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622131219969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622131219998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 18:00:19 2021 " "Processing ended: Thu May 27 18:00:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622131219998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622131219998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622131219998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622131219998 ""}
