library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;


entity ALU_plus1  is

port(
	a : in std_logic_vector (15 downto 0);
s : out std_logic_vector(15 downto 0);
c0,zf : out std_logic
);
end entity ALU_plus1;
