// Seed: 3842517233
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wand id_8,
    output wor id_9
);
  wire id_11;
  ;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output logic id_2,
    output wand  id_3
);
  assign id_3 = 1;
  assign id_2 = id_1;
  logic id_5, id_6;
  logic id_7;
  assign id_7 = -1'b0;
  always @(posedge id_1) begin : LABEL_0
    id_2 <= -1;
  end
  always #1 $clog2(36);
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
