{
  "authorId": "2051158703",
  "name": "L. Huang",
  "affiliations": [],
  "paperCount": 7,
  "citationCount": 69,
  "hIndex": 3,
  "papers": [
    {
      "paperId": "9f840be023309cc957dc741dce85dfc6b1a3b486",
      "publicationVenue": {
        "id": "73e316c6-3e72-4c26-82ab-47e8da044b15",
        "name": "Symposium on Field Programmable Gate Arrays",
        "type": "conference",
        "alternate_names": [
          "Field Program Gate Array",
          "Symp Field Program Gate Array",
          "Field Programmable Gate Arrays",
          "FPGA"
        ],
        "url": "http://www.wikicfp.com/cfp/program?id=1082"
      },
      "url": "https://www.semanticscholar.org/paper/9f840be023309cc957dc741dce85dfc6b1a3b486",
      "title": "NPE: An FPGA-based Overlay Processor for Natural Language Processing",
      "venue": "Symposium on Field Programmable Gate Arrays",
      "year": 2021,
      "citationCount": 60,
      "fieldsOfStudy": [
        "Computer Science"
      ],
      "authors": [
        {
          "authorId": "145827653",
          "name": "H. Khan"
        },
        {
          "authorId": "2051159636",
          "name": "Asma Khan"
        },
        {
          "authorId": "2045189003",
          "name": "Zainab F. Khan"
        },
        {
          "authorId": "2051158703",
          "name": "L. Huang"
        },
        {
          "authorId": "2119044129",
          "name": "Kun Wang"
        },
        {
          "authorId": "145836234",
          "name": "Lei He"
        }
      ]
    },
    {
      "paperId": "2e5d1b4fe29b5258a02bafc3e96f76fb0229221a",
      "publicationVenue": null,
      "url": "https://www.semanticscholar.org/paper/2e5d1b4fe29b5258a02bafc3e96f76fb0229221a",
      "title": "Device and method for the efficient implementation of an IP assignment by means of checksums in a circuit",
      "venue": "",
      "year": 2004,
      "citationCount": 0,
      "fieldsOfStudy": [
        "Computer Science"
      ],
      "authors": [
        {
          "authorId": "35171177",
          "name": "S. Rajgopal"
        },
        {
          "authorId": "2051158703",
          "name": "L. Huang"
        },
        {
          "authorId": "2067115439",
          "name": "N. Richardson"
        }
      ]
    },
    {
      "paperId": "214bc8c2ddaab42f307d2bd8a29f1f1a6450c502",
      "publicationVenue": null,
      "url": "https://www.semanticscholar.org/paper/214bc8c2ddaab42f307d2bd8a29f1f1a6450c502",
      "title": "NPSE: a high performance network packet search engine",
      "venue": "2003 Design, Automation and Test in Europe Conference and Exhibition",
      "year": 2003,
      "citationCount": 4,
      "fieldsOfStudy": [
        "Computer Science"
      ],
      "authors": [
        {
          "authorId": "153864934",
          "name": "N. Soni"
        },
        {
          "authorId": "2067115439",
          "name": "N. Richardson"
        },
        {
          "authorId": "2051158703",
          "name": "L. Huang"
        },
        {
          "authorId": "35171177",
          "name": "S. Rajgopal"
        },
        {
          "authorId": "2604683",
          "name": "George Vlantis"
        }
      ]
    },
    {
      "paperId": "88a0795dd689d81abfcd2e0d29529d8f05ff4763",
      "publicationVenue": null,
      "url": "https://www.semanticscholar.org/paper/88a0795dd689d81abfcd2e0d29529d8f05ff4763",
      "title": "A NEW IMPLEMENTATION OF THE ST20-C2 CPU ARCHITECTURE INVOLVES AN EIGHT-STAGE PIPELINE WITH HARDWARE SUPPORT TO EXECUTE UP TO THREE INSTRUCTIONS PER CYCLE. THE DESIGN OPERATES UP TO 520 MHZAT1.8V, AMONG THE HIGHEST REPORTED SPEEDS FOR A SYNTHESIZED CPU COR",
      "venue": "",
      "year": 2003,
      "citationCount": 0,
      "fieldsOfStudy": null,
      "authors": [
        {
          "authorId": "2067115439",
          "name": "N. Richardson"
        },
        {
          "authorId": "2051158703",
          "name": "L. Huang"
        },
        {
          "authorId": "143713667",
          "name": "R. Hossain"
        },
        {
          "authorId": "2109190314",
          "name": "Julian Lewis"
        },
        {
          "authorId": "3232258",
          "name": "T. Zounes"
        },
        {
          "authorId": "153864934",
          "name": "N. Soni"
        }
      ]
    },
    {
      "paperId": "e50ac6130334a6f909c3ad620b69f3f2cfea58bc",
      "publicationVenue": {
        "id": "130f7aa7-1552-45e2-a924-46e8efee92d5",
        "name": "IEEE Micro",
        "type": "journal",
        "issn": "0272-1732",
        "url": "http://www.computer.org/micro/",
        "alternate_urls": [
          "http://ieeexplore.ieee.org/servlet/opac?punumber=40"
        ]
      },
      "url": "https://www.semanticscholar.org/paper/e50ac6130334a6f909c3ad620b69f3f2cfea58bc",
      "title": "The iCore 520-MHz Synthesizable CPU Core",
      "venue": "IEEE Micro",
      "year": 2003,
      "citationCount": 7,
      "fieldsOfStudy": [
        "Computer Science"
      ],
      "authors": [
        {
          "authorId": "2067115439",
          "name": "N. Richardson"
        },
        {
          "authorId": "2051158703",
          "name": "L. Huang"
        },
        {
          "authorId": "143713667",
          "name": "R. Hossain"
        },
        {
          "authorId": "2109190314",
          "name": "Julian Lewis"
        },
        {
          "authorId": "3232258",
          "name": "T. Zounes"
        },
        {
          "authorId": "153864934",
          "name": "N. Soni"
        }
      ]
    },
    {
      "paperId": "0ca02a1b3d37b636e0df4ac735e8ca4c56b55a88",
      "publicationVenue": {
        "id": "021b37d3-cef1-4c12-a442-257f7900c23d",
        "name": "Design Automation Conference",
        "type": "conference",
        "alternate_names": [
          "Des Autom Conf",
          "DAC"
        ],
        "url": "http://www.dac.com/"
      },
      "url": "https://www.semanticscholar.org/paper/0ca02a1b3d37b636e0df4ac735e8ca4c56b55a88",
      "title": "The iCOREtm 520 MHz synthesizable CPU core",
      "venue": "Design Automation Conference",
      "year": 2002,
      "citationCount": 3,
      "fieldsOfStudy": [
        "Computer Science"
      ],
      "authors": [
        {
          "authorId": "2067115439",
          "name": "N. Richardson"
        },
        {
          "authorId": "2051158703",
          "name": "L. Huang"
        },
        {
          "authorId": "143713667",
          "name": "R. Hossain"
        },
        {
          "authorId": "3232258",
          "name": "T. Zounes"
        },
        {
          "authorId": "153864934",
          "name": "N. Soni"
        },
        {
          "authorId": "2109190314",
          "name": "Julian Lewis"
        }
      ]
    },
    {
      "paperId": "bc46ebad3ce31591868d7504841b97274cb0238f",
      "publicationVenue": null,
      "url": "https://www.semanticscholar.org/paper/bc46ebad3ce31591868d7504841b97274cb0238f",
      "title": "The iCORE/spl trade/ 520 MHz synthesizable CPU core",
      "venue": "Proceedings - Design Automation Conference",
      "year": 2002,
      "citationCount": 0,
      "fieldsOfStudy": [
        "Computer Science"
      ],
      "authors": [
        {
          "authorId": "2067115439",
          "name": "N. Richardson"
        },
        {
          "authorId": "2051158703",
          "name": "L. Huang"
        },
        {
          "authorId": "143713667",
          "name": "R. Hossain"
        },
        {
          "authorId": "3232258",
          "name": "T. Zounes"
        },
        {
          "authorId": "153864934",
          "name": "N. Soni"
        },
        {
          "authorId": "2116322086",
          "name": "J. Lewis"
        }
      ]
    }
  ]
}