==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Adding design file 'poly5.cpp' to the project
INFO: [HLS 200-10] Adding design file 'poly5.h' to the project
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34367 ; free virtual = 44808
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34367 ; free virtual = 44808
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34366 ; free virtual = 44807
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34365 ; free virtual = 44807
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34347 ; free virtual = 44789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34347 ; free virtual = 44788
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.66 seconds; current allocated memory: 97.188 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 97.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly5/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'poly5_mul_mul_8ns_25ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly5'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 98.525 MB.
INFO: [RTMG 210-278] Implementing memory 'poly5_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly5_b_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly5_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:53 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34342 ; free virtual = 44786
INFO: [VHDL 208-304] Generating VHDL RTL for poly5.
INFO: [VLOG 209-307] Generating Verilog RTL for poly5.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Poly6/proj'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/Poly6/proj/sol'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
