Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\MASTER2\BE_VHDL_2023_G19\systeme_verin\avalon_verin.qsys --block-symbol-file --output-directory=E:\MASTER2\BE_VHDL_2023_G19\systeme_verin\avalon_verin --family="Cyclone IV E" --part=EP4CE22F17C7
Progress: Loading systeme_verin/avalon_verin.qsys
Progress: Reading input file
Progress: Adding avalon_veriin_0 [avalon_veriin 1.0]
Progress: Parameterizing module avalon_veriin_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalon_verin.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: avalon_verin.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalon_verin.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\MASTER2\BE_VHDL_2023_G19\systeme_verin\avalon_verin.qsys --synthesis=VHDL --output-directory=E:\MASTER2\BE_VHDL_2023_G19\systeme_verin\avalon_verin\synthesis --family="Cyclone IV E" --part=EP4CE22F17C7
Progress: Loading systeme_verin/avalon_verin.qsys
Progress: Reading input file
Progress: Adding avalon_veriin_0 [avalon_veriin 1.0]
Progress: Parameterizing module avalon_veriin_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalon_verin.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: avalon_verin.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalon_verin.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: avalon_verin: Generating avalon_verin "avalon_verin" for QUARTUS_SYNTH
Info: avalon_veriin_0: "avalon_verin" instantiated avalon_veriin "avalon_veriin_0"
Info: cpu: "avalon_verin" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'avalon_verin_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=avalon_verin_jtag_uart_0 --dir=C:/Users/abdel/AppData/Local/Temp/alt9695_6783637023291481737.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9695_6783637023291481737.dir/0003_jtag_uart_0_gen//avalon_verin_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'avalon_verin_jtag_uart_0'
Info: jtag_uart_0: "avalon_verin" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: ram: Starting RTL generation for module 'avalon_verin_ram'
Info: ram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_verin_ram --dir=C:/Users/abdel/AppData/Local/Temp/alt9695_6783637023291481737.dir/0004_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9695_6783637023291481737.dir/0004_ram_gen//avalon_verin_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'avalon_verin_ram'
Info: ram: "avalon_verin" instantiated altera_avalon_onchip_memory2 "ram"
Info: sysid_qsys_0: "avalon_verin" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "avalon_verin" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "avalon_verin" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "avalon_verin" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'avalon_verin_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=avalon_verin_cpu_cpu --dir=C:/Users/abdel/AppData/Local/Temp/alt9695_6783637023291481737.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9695_6783637023291481737.dir/0008_cpu_gen//avalon_verin_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.12.04 13:48:37 (*) Starting Nios II generation
Info: cpu: # 2023.12.04 13:48:37 (*)   Checking for plaintext license.
Info: cpu: # 2023.12.04 13:48:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.12.04 13:48:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.12.04 13:48:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.12.04 13:48:39 (*)   Plaintext license not found.
Info: cpu: # 2023.12.04 13:48:39 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.12.04 13:48:39 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.12.04 13:48:39 (*)   Creating all objects for CPU
Info: cpu: # 2023.12.04 13:48:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.12.04 13:48:41 (*)   Creating plain-text RTL
Info: cpu: # 2023.12.04 13:48:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'avalon_verin_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avalon_verin: Done "avalon_verin" with 23 modules, 36 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
