# Systolic_Array_Design
The following repository houses a detailed implementation of the systolic array using Verilog and System Verilog
