	component vga_image_viewer_system is
		port (
			clk_clk          : in  std_logic                    := 'X'; -- clk
			reset_reset_n    : in  std_logic                    := 'X'; -- reset_n
			vga_export_vclk  : out std_logic;                           -- export_vclk
			vga_export_hsync : out std_logic;                           -- export_hsync
			vga_export_vsync : out std_logic;                           -- export_vsync
			vga_export_blank : out std_logic;                           -- export_blank
			vga_export_sync  : out std_logic;                           -- export_sync
			vga_export_r     : out std_logic_vector(7 downto 0);        -- export_r
			vga_export_g     : out std_logic_vector(7 downto 0);        -- export_g
			vga_export_b     : out std_logic_vector(7 downto 0)         -- export_b
		);
	end component vga_image_viewer_system;

