-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue May 12 10:36:59 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_calo_inv_dr_sq_9/rom_lut_calo_inv_dr_sq_9_sim_netlist.vhdl
-- Design      : rom_lut_calo_inv_dr_sq_9
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7C17D5D61C8532348C17E6E71D9643458D28E6E82D9654469D28F6E82D975446",
      INIT_01 => X"27C18F70A51ECBBC48D3A192C730EDEE5AF4B2B4E9520F007B06C4C50B742113",
      INIT_02 => X"AD27E5D5FA52FEEEC05A18092D953223F37D3A3B50C9655615AF6D5E83FC9889",
      INIT_03 => X"D05AF6E6F940DBBB048D3A2A4E95210047C17E6E82DA75557BF4B292C62EBA9A",
      INIT_04 => X"CF38D3A2A4EA6321148D28F70A40CA8858C17D4C5FA620FF9C15B291A4FB8655",
      INIT_05 => X"8BE27C291A4EA642E048C29081B61ECA359D28F6E72D85328BE38E4C4E83FDBA",
      INIT_06 => X"1358C16D4C5E941E79CF38E4C4D71DA8DF26AF5C3B5FA631358C06C3A3C72EBA",
      INIT_07 => X"679BE27C391A3E95DE036AF5B2A3D830457AE27D4B3D72DAACE15AF5C4C50B74",
      INIT_08 => X"89ABD048E3A2A3D8002369D27D4C5E9478ACE26B07E6F94FF0147AF4A08093EA",
      INIT_09 => X"87789BE15A06D5D70001358B05B181A4889ACE15AF5C4C60001357BF4907F82C",
      INIT_0A => X"53222357AE27D3A3EDCCCEF259E39080765568AD049F5C4DFEEF0247BF4A191A",
      INIT_0B => X"0DBA999ACE15AF4B975444568BE27C2920FEEEF136AE3907CA9889ACF26B06D5",
      INIT_0C => X"8520ECCCCDF148C12FCA98778ACE26A0C9754333468BF38E631FEEEF0258C17D",
      INIT_0D => X"FB730ECBAAABCF15A62FCA877779AD0440DA754334568BF3EB75310000246AD2",
      INIT_0E => X"5FA62EB8654334570A61DA7532112347A51D96420FFF013650C8520EDDDDE025",
      INIT_0F => X"93D72D851ECA98884E83E952FCA87778F94EA62FCA876667A4FA62EB97655567",
      INIT_10 => X"D5E71B50B730DB9880A3D72D951FCA983C5F94FA630DB988E71B50C841ECA988",
      INIT_11 => X"F6E6F81B5FA51DA7B2A2B4E82D840DA76E6F81B50B73FCA7192B4E83E951EB98",
      INIT_12 => X"16E5C4C5D70A5FB6D3A19192B5F94FA68F6E6E7093D83EA74B2A2B4D71C72EA7",
      INIT_13 => X"28E4A07F6E6F82B5E3A07D5C4C5E71B6A05C3A2A2A3D60B66C2907F7092B50B6",
      INIT_14 => X"48D27D29F6D4C4C5F49E4A06D4B3B3C5C05B17D4B2A2A3C57C27D4A1808092B5",
      INIT_15 => X"69D059E38E3907E5159D16B06C28F6D5D159E38E3A07E5D59D06B05B18E5D5D5",
      INIT_16 => X"7ABF268D16AE5A06268CE36AF49E39F6F158CF48C27C28F5AC148C14A05B17E5",
      INIT_17 => X"9BDE1358BF16AD38578AC0268C039D27F1479CE36AE36C17CE0359C048C16B16",
      INIT_18 => X"BCDEF02368BE047B789ACDF1369CF26A34568ABD1369D149DE01469BE048B048",
      INIT_19 => X"FEEEFEF012368ACF9AAABBCDF02467BD55656789BEF2479C011234679BDF258B",
      INIT_1A => X"210FFEEDDEF00134DCCAABBBBCCDEF1278777776789ABCE1432333345678ACEF",
      INIT_1B => X"7431FFEDBBBAAAAB10EDCB9988887889CB977665455556676654322222223234",
      INIT_1C => X"C96320ECA8865433631FDBA7754322111FCB966432100EEFBA854320FEECDDCD",
      INIT_1D => X"1EB852FCA86420EBC9620DB85420EDAA631EB9542FEDAA971EA97420EDB98765",
      INIT_1E => X"840C952EA842FDA72FB740DA731DC975D952FB8530DB7641740DA731EC96531F",
      INIT_1F => X"0B72EA51D961EB84A51D840C951EB74140B73FB841DA741EEA62EA730C9630DB",
      INIT_20 => X"83E94FA51C83FB722D83E950C73FB72FC72D940B73FB72FB61C83FA62EA61FB8",
      INIT_21 => X"2C61B60B50B61C73C60B50A50B61C83E50A5FA50B61C83FAF94FA50B61C83FB7",
      INIT_22 => X"D60A3D71B60A4F946093D71C60A5FA5FF93D71C60B50B50B93D71B60B50B61C7",
      INIT_23 => X"81A4D6093C6F93D71A4D6093D60A4E82A4D60A3D71B5F93D3D60A3D71B5F94E9",
      INIT_24 => X"5D6F7092B4D6F92BE6F81A3C5E70A3D66F81A3C5F81B4E71F81A3D6F92B5F82C",
      INIT_25 => X"2A3B3B4C5D6E7081B3B4C5D6E7F81A3C3C4D5E6F8092B4D6C5D6E7081A3C5E71",
      INIT_26 => X"1908080808080809919191919191A2A32919192A2A2B3C4DA2A2A2B3B4C5D6E7",
      INIT_27 => X"08F6E5D4C3B2A2A1807F6E5D4C4C3B3B1807F6E6D5D5D5D590807F7F6E6E6E6F",
      INIT_28 => X"18F6D4B2907E6D4B907E5C3A1907F6D518F6D4B3A1908F7E907E5D4B3A291808",
      INIT_29 => X"29F6D3A17E5C2907A17E5B2906D4B29028F6C3A18F6D4B29907E5B2907E6D4B2",
      INIT_2A => X"5B17E4A07D3A07D4C29F5C28F5C29F6C4A07D3A07D4B18E5B18E5B28F6C3A07E",
      INIT_2B => X"8E4A05B17D39F6C2F5B17D39F5B18E4A6C28E5B17D3A06C3E4A06C29F5B28E5B",
      INIT_2C => X"C26D38E39F4A06B129E4AF5B16C28D39A06B17C28E4AF5B117D28E4A06C17D39",
      INIT_2D => X"27C15C16C16C17C28D38D28E38E39E49F49F4AF5A05B06C15B06A16C27D28E39",
      INIT_2E => X"6C16B04AF49F49E3E37D27C15C16A05B39F48E38D28D28D2B04A059F5AF4AF4A",
      INIT_2F => X"D38C16BF39E27C1549E28C16B048E38DB049E37D27B059F416BF5AF38D17D26C",
      INIT_30 => X"6AF38C15AE26CF5AC049D17C059E37C026B049D26BF59E388D15BE49D27C04AF",
      INIT_31 => X"E26BF37C049D15AE48D159E26BF38C15AE37B048D15AE26CF39D06AF38C15AE3",
      INIT_32 => X"7BF37BE28CF37C04D159D159E26AE26A37BE26BF37C049D18D159D16AE27BF38",
      INIT_33 => X"159C048C047BE26B7BE26AD159D159D1C048C048CE26BF3726AD15AD159D26AE",
      INIT_34 => X"CE27AE159C047BF1158BF37BE269D1586AE259C048CF37BEBF37BF26AD159D14",
      INIT_35 => X"7BD158CE269DF37BC037AE158BF36AC0158CE26AE158CF367AE158BF37AE049C",
      INIT_36 => X"36AD0379D047AD148BF258CF169C026AD0479D148AE259BF259C036AD147BE25",
      INIT_37 => X"0369CF258CF258BD48BE147AE0479D049C0369CF369CF369E158BE058BD158AE",
      INIT_38 => X"D0369CF147AD0369257AD0369CF258BE69CF258BE147AD03BE147AD0369D0369",
      INIT_39 => X"00000000000000000000000000000000479CF258BE0369CF8BE147AD0258BE14",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8",
      INIT_01 => X"A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8",
      INIT_02 => X"A0A2A4A7A9ACAEB1B3B6B9BCBFC1C5C8A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8",
      INIT_03 => X"A0A2A4A7A9ABAEB1B3B6B9BBBEC1C4C7A0A2A4A7A9ACAEB1B3B6B9BCBEC1C4C7",
      INIT_04 => X"9FA2A4A6A9ABAEB0B3B6B8BBBEC1C4C7A0A2A4A6A9ABAEB0B3B6B8BBBEC1C4C7",
      INIT_05 => X"9FA1A4A6A8ABADB0B2B5B8BBBDC0C3C69FA2A4A6A9ABAEB0B3B5B8BBBEC1C4C7",
      INIT_06 => X"9FA1A3A6A8AAADAFB2B5B7BABDC0C3C69FA1A3A6A8ABADB0B2B5B8BABDC0C3C6",
      INIT_07 => X"9EA1A3A5A7AAACAFB1B4B7BABCBFC2C59FA1A3A5A8AAADAFB2B4B7BABDC0C3C6",
      INIT_08 => X"9EA0A2A5A7A9ACAEB1B3B6B9BCBFC1C49EA0A3A5A7AAACAFB1B4B6B9BCBFC2C5",
      INIT_09 => X"9D9FA2A4A6A9ABAEB0B3B5B8BBBEC1C49EA0A2A4A7A9ABAEB1B3B6B9BBBEC1C4",
      INIT_0A => X"9D9FA1A3A6A8AAADAFB2B5B7BABDC0C39D9FA1A4A6A8ABADB0B2B5B8BABDC0C3",
      INIT_0B => X"9C9EA0A3A5A7AAACAFB1B4B6B9BCBFC29C9FA1A3A5A8AAADAFB2B4B7BABCBFC2",
      INIT_0C => X"9B9DA0A2A4A6A9ABAEB0B3B5B8BBBEC19C9EA0A2A5A7A9ACAEB1B3B6B9BBBEC1",
      INIT_0D => X"9B9D9FA1A3A6A8AAADAFB2B4B7BABDBF9B9D9FA1A4A6A8ABADB0B2B5B8BABDC0",
      INIT_0E => X"9A9C9EA0A2A5A7A9ACAEB1B3B6B9BBBE9A9C9EA1A3A5A7AAACAFB1B4B7B9BCBF",
      INIT_0F => X"999B9D9FA1A4A6A8ABADB0B2B5B7BABD999B9EA0A2A4A6A9ABAEB0B3B5B8BBBE",
      INIT_10 => X"989A9C9EA0A3A5A7AAACAEB1B3B6B9BB989B9D9FA1A3A5A8AAADAFB2B4B7B9BC",
      INIT_11 => X"97999B9D9FA2A4A6A8ABADB0B2B5B7BA989A9C9EA0A2A4A7A9ABAEB0B3B5B8BB",
      INIT_12 => X"96989A9C9EA0A3A5A7A9ACAEB1B3B6B997999B9D9FA1A3A5A8AAADAFB1B4B7B9",
      INIT_13 => X"9597999B9D9FA1A4A6A8ABADAFB2B4B796989A9C9EA0A2A4A7A9ABAEB0B3B5B8",
      INIT_14 => X"9496989A9C9EA0A2A5A7A9ABAEB0B3B59496989A9D9FA1A3A5A7AAACAFB1B4B6",
      INIT_15 => X"939597999B9D9FA1A3A5A8AAACAFB1B4939597999B9D9FA2A4A6A8ABADB0B2B5",
      INIT_16 => X"92949597999B9DA0A2A4A6A8ABADB0B2929496989A9C9EA0A2A5A7A9ACAEB0B3",
      INIT_17 => X"91929496989A9C9EA0A2A5A7A9ABAEB091939597999B9D9FA1A3A5A8AAACAFB1",
      INIT_18 => X"8F91939597999B9D9FA1A3A5A7AAACAE9092949597999B9DA0A2A4A6A8ABADAF",
      INIT_19 => X"8E9092949597999B9D9FA1A4A6A8AAAD8F90929496989A9C9EA0A2A4A7A9ABAE",
      INIT_1A => X"8D8F90929496989A9C9EA0A2A4A6A8AB8D8F91939597999B9D9FA1A3A5A7A9AC",
      INIT_1B => X"8B8D8F91939496989A9C9EA0A2A4A7A98C8E9091939597999B9D9FA1A3A5A8AA",
      INIT_1C => X"8A8C8E8F91939597999A9C9EA1A3A5A78B8D8E9092949697999B9D9FA1A4A6A8",
      INIT_1D => X"898A8C8E9091939597999B9D9FA1A3A58A8B8D8F90929496989A9C9EA0A2A4A6",
      INIT_1E => X"87898B8C8E9092939597999B9D9FA1A3888A8B8D8F91929496989A9C9EA0A2A4",
      INIT_1F => X"8688898B8D8E9092949597999B9D9FA187888A8C8D8F91939496989A9C9EA0A2",
      INIT_20 => X"858688898B8D8E9092949697999B9D9F8587898A8C8E8F91939596989A9C9EA0",
      INIT_21 => X"838586888A8B8D8F9092949697999B9D848687898A8C8E8F91939596989A9C9E",
      INIT_22 => X"82838586888A8B8D8F9092949597999B83848687898A8C8E8F91939596989A9C",
      INIT_23 => X"8082838586888A8B8D8E9092949597998183848687898A8C8E8F91939596989A",
      INIT_24 => X"7F8082838586888A8B8D8E9092939597808183848687898A8C8E8F9193949698",
      INIT_25 => X"7E7F808283858688898B8D8E909193957E808183848687898A8C8D8F91929496",
      INIT_26 => X"7C7E7F808283858688898B8C8E9091937D7E808183848587898A8C8D8F919294",
      INIT_27 => X"7B7C7D7F808283848687898A8C8E8F917B7D7E808182848587888A8B8D8F9092",
      INIT_28 => X"797B7C7D7F808183848687898A8C8D8F7A7B7D7E7F8182848587888A8B8D8E90",
      INIT_29 => X"78797A7C7D7E808182848587888A8B8D787A7B7C7E7F818283858688898B8C8E",
      INIT_2A => X"7678797A7B7D7E7F818284858688898B77787A7B7C7E7F808283848687898A8C",
      INIT_2B => X"757677797A7B7C7E7F80828385868789767778797B7C7D7F808183848587888A",
      INIT_2C => X"7375767778797B7C7D7F80818384858774757778797A7C7D7E80818284858688",
      INIT_2D => X"727374757778797A7C7D7E7F818284857374757677797A7B7C7E7F8082838486",
      INIT_2E => X"70727374757677797A7B7C7E7F808283717274757677787A7B7C7D7F80818384",
      INIT_2F => X"6F7071727475767778797B7C7D7E80817071727374767778797A7C7D7E7F8182",
      INIT_30 => X"6E6F7071727374757778797A7B7D7E7F6E6F71727374757677797A7B7C7E7F80",
      INIT_31 => X"6C6D6E6F70727374757677787A7B7C7D6D6E6F7071727375767778797A7C7D7E",
      INIT_32 => X"6B6C6D6E6F7071727374757778797A7B6C6D6E6F7071727374757677797A7B7C",
      INIT_33 => X"696A6B6C6D6E6F7172737475767778796A6B6C6D6E6F7071727475767778797A",
      INIT_34 => X"68696A6B6C6D6E6F7071727374757678696A6B6C6D6E6F707172737475767778",
      INIT_35 => X"676869696A6B6C6D6E6F7072737475766768696A6B6C6D6E6F70717273747677",
      INIT_36 => X"65666768696A6B6C6D6E6F7071727374666768696A6B6C6D6E6F707172737475",
      INIT_37 => X"646566676768696A6B6C6D6E6F7071726566666768696A6B6C6D6E6F70717273",
      INIT_38 => X"63636465666768696A6B6C6D6E6E6F70636465666768696A6A6B6C6D6E6F7071",
      INIT_39 => X"616263646566666768696A6B6C6D6E6F6263646465666768696A6B6C6D6E6F70",
      INIT_3A => X"6061626263646566676768696A6B6C6D61616263646566676768696A6B6C6D6E",
      INIT_3B => X"5F5F60616263636465666768696A6A6B5F6061626363646566676869696A6B6C",
      INIT_3C => X"5D5E5F6060616263646565666768696A5E5F6060616263646465666768696A6A",
      INIT_3D => X"5C5D5E5E5F60616162636465656667685D5D5E5F606161626364656566676869",
      INIT_3E => X"5B5C5C5D5E5E5F6061626263646566665B5C5D5E5E5F60616262636465666667",
      INIT_3F => X"5A5A5B5C5C5D5E5F5F606162626364655A5B5C5C5D5E5F5F6061626263646566",
      INIT_40 => X"58595A5A5B5C5D5D5E5F5F6061626263595A5A5B5C5C5D5E5F5F606162626364",
      INIT_41 => X"575858595A5A5B5C5D5D5E5F5F6061625858595A5A5B5C5D5D5E5F5F60616262",
      INIT_42 => X"5657575858595A5B5B5C5D5D5E5F5F6056575858595A5B5B5C5D5D5E5F5F6061",
      INIT_43 => X"55555657575859595A5B5B5C5D5D5E5F555657575859595A5B5B5C5D5D5E5F5F",
      INIT_44 => X"535455555657575859595A5B5B5C5D5D5455555657575859595A5B5B5C5D5D5E",
      INIT_45 => X"5253545455555657575859595A5A5B5C53545455555657575859595A5A5B5C5C",
      INIT_46 => X"51525253545455555657575858595A5A525253545455555657575858595A5A5B",
      INIT_47 => X"505151525253545455555656575858595151525253545455555657575858595A",
      INIT_48 => X"4F4F50515152525353545555565657584F505151525253535455555656575858",
      INIT_49 => X"4E4E4F4F5051515252535354545556564E4F4F50515152525353545555565657",
      INIT_4A => X"4D4D4E4E4F4F505051525253535454554D4E4E4F4F5051515252535354545556",
      INIT_4B => X"4C4C4D4D4E4E4F4F50505151525353544C4D4D4E4E4F4F505051515253535454",
      INIT_4C => X"4B4B4C4C4D4D4E4E4F4F5050515152524B4C4C4D4D4E4E4F4F50505151525253",
      INIT_4D => X"4A4A4B4B4C4C4D4D4E4E4F4F505051514A4B4B4C4C4D4D4E4E4F4F5050515152",
      INIT_4E => X"49494A4A4A4B4B4C4C4D4D4E4E4F4F50494A4A4B4B4B4C4C4D4D4E4E4F4F5050",
      INIT_4F => X"48484849494A4A4B4B4C4C4D4D4E4E4F484949494A4A4B4B4C4C4D4D4E4E4F4F",
      INIT_50 => X"474747484849494A4A4B4B4C4C4C4D4D4748484849494A4A4B4B4C4C4D4D4E4E",
      INIT_51 => X"4646464747484849494A4A4A4B4B4C4C46474747484849494A4A4B4B4B4C4C4D",
      INIT_52 => X"4545454646474748484849494A4A4B4B45464646474748484949494A4A4B4B4C",
      INIT_53 => X"44444445454646474747484849494A4A444545454646474748484849494A4A4B",
      INIT_54 => X"4343444444454546464647474848484943444444454546464647474848494949",
      INIT_55 => X"4242434343444445454546464747474842434343444445454546464747474848",
      INIT_56 => X"4141424242434344444445454646464741424243434344444445454646464747",
      INIT_57 => X"4040414142424243434344444445454640414142424243434344444545454646",
      INIT_58 => X"3F40404041414142424243434344444540404041414142424343434444444545",
      INIT_59 => X"3E3F3F3F4040404141414242434343443F3F3F40404041414242424343434444",
      INIT_5A => X"3D3E3E3E3F3F3F4040414141424242433E3E3F3F3F4040404141414242424343",
      INIT_5B => X"3D3D3D3E3E3E3F3F3F404040414141423D3D3E3E3E3F3F3F4040404141414242",
      INIT_5C => X"3C3C3C3D3D3D3E3E3E3F3F3F404040413C3D3D3D3E3E3E3E3F3F3F4040404141",
      INIT_5D => X"3B3B3C3C3C3D3D3D3D3E3E3E3F3F3F403B3C3C3C3D3D3D3E3E3E3F3F3F404040",
      INIT_5E => X"3A3B3B3B3B3C3C3C3D3D3D3E3E3E3E3F3B3B3B3B3C3C3C3D3D3D3E3E3E3F3F3F",
      INIT_5F => X"393A3A3A3B3B3B3B3C3C3C3D3D3D3E3E3A3A3A3B3B3B3C3C3C3D3D3D3D3E3E3E",
      INIT_60 => X"3939393A3A3A3A3B3B3B3B3C3C3C3D3D39393A3A3A3A3B3B3B3C3C3C3D3D3D3D",
      INIT_61 => X"3838383939393A3A3A3A3B3B3B3B3C3C38393939393A3A3A3B3B3B3B3C3C3C3D",
      INIT_62 => X"3737383838393939393A3A3A3A3B3B3B37383838393939393A3A3A3B3B3B3B3C",
      INIT_63 => X"3637373737383838393939393A3A3A3A37373738383838393939393A3A3A3B3B",
      INIT_64 => X"3636363637373737383838393939393A36363737373738383838393939393A3A",
      INIT_65 => X"3535353636363637373737383838393935363636363737373738383838393939",
      INIT_66 => X"3435353535363636363637373737383835353535363636363737373738383838",
      INIT_67 => X"3434343435353535363636363637373734343435353535363636363737373738",
      INIT_68 => X"3333333434343435353535353636363633333434343435353535363636363737",
      INIT_69 => X"3232333333333434343435353535353633333333333434343435353535363636",
      INIT_6A => X"3232323232333333333434343434353532323233333333333434343435353535",
      INIT_6B => X"3131313232323232333333333334343431323232323233333333333434343435",
      INIT_6C => X"3031313131313232323232333333333331313131323232323233333333333434",
      INIT_6D => X"3030303031313131313232323232333330303031313131313232323233333333",
      INIT_6E => X"2F2F30303030303031313131313232322F303030303031313131313232323232",
      INIT_6F => X"2F2F2F2F2F2F303030303031313131312F2F2F2F303030303031313131313232",
      INIT_70 => X"2E2E2E2E2F2F2F2F2F303030303031312E2E2F2F2F2F2F303030303031313131",
      INIT_71 => X"2D2E2E2E2E2E2E2F2F2F2F2F303030302E2E2E2E2E2F2F2F2F2F2F3030303030",
      INIT_72 => X"2D2D2D2D2D2E2E2E2E2E2F2F2F2F2F2F2D2D2D2E2E2E2E2E2F2F2F2F2F2F3030",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_9_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_calo_inv_dr_sq_9_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(11 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_9_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_calo_inv_dr_sq_9_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_calo_inv_dr_sq_9_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_calo_inv_dr_sq_9_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     3.511199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_9.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_9.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_9 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_calo_inv_dr_sq_9 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_calo_inv_dr_sq_9 : entity is "rom_lut_calo_inv_dr_sq_9,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_9 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_calo_inv_dr_sq_9 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_calo_inv_dr_sq_9;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_9 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.511199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_calo_inv_dr_sq_9.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_calo_inv_dr_sq_9.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
