#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 28 09:29:03 2020
# Process ID: 9908
# Current directory: D:/School/FPGA/EOS-master/EOS-master/IP_REPO/MATRIX_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19812 D:\School\FPGA\EOS-master\EOS-master\IP_REPO\MATRIX_IP\edit_matrix_v1_0.xpr
# Log file: D:/School/FPGA/EOS-master/EOS-master/IP_REPO/MATRIX_IP/vivado.log
# Journal file: D:/School/FPGA/EOS-master/EOS-master/IP_REPO/MATRIX_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/School/FPGA/EOS-master/EOS-master/IP_REPO/MATRIX_IP/edit_matrix_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/School/FPGA/EOS-master/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0', nor could it be found using path 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/School/FPGA/EOS-master/EOS-master/IP_REPO/MATRIX_IP/edit_matrix_v1_0.ip_user_files', nor could it be found using path 'C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/edit_matrix_v1_0.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'edit_matrix_v1_0.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/School/FPGA/EOS-master/EOS-master/IP_REPO/MATRIX_IP/matrix_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/School/FPGA/EOS-master/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/School/programs/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 930.609 ; gain = 236.328
