#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep  6 10:43:31 2020
# Process ID: 12048
# Current directory: F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19120 F:\Notes\CG3207\project\CG3207Lab\yetong_lab_1\verilog\lab_1\lab_1\lab_1.xpr
# Log file: F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1/lab_1/vivado.log
# Journal file: F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1/lab_1/lab_1.xpr
update_compile_order -fileset sources_1
file mkdir F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1/lab_1/lab_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1/lab_1/lab_1.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1/lab_1/lab_1.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
add_bp {F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1_template/Top_Nexys.v} 40
remove_bps -file {F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1_template/Top_Nexys.v} -line 40
add_bp {F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1_template/Top_Nexys.v} 40
remove_bps -file {F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1_template/Top_Nexys.v} -line 40
add_bp {F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1_template/Top_Nexys.v} 40
remove_bps -file {F:/Notes/CG3207/project/CG3207Lab/yetong_lab_1/verilog/lab_1_template/Top_Nexys.v} -line 40
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
