{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583887969487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583887969491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 20:52:49 2020 " "Processing started: Tue Mar 10 20:52:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583887969491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887969491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off paint -c paint " "Command: quartus_map --read_settings_files=on --write_settings_files=off paint -c paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887969491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583887969851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583887969851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977937 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" paint.v(134) " "Verilog HDL syntax error at paint.v(134) near text: \"\[\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "paint.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/paint.v" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1583887977942 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paint paint.v(1) " "Ignored design unit \"paint\" at paint.v(1) due to previous errors" {  } { { "paint.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/paint.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583887977943 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath paint.v(150) " "Ignored design unit \"datapath\" at paint.v(150) due to previous errors" {  } { { "paint.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/paint.v" 150 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583887977943 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control paint.v(246) " "Ignored design unit \"control\" at paint.v(246) due to previous errors" {  } { { "paint.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/paint.v" 246 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583887977943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paint.v 0 0 " "Found 0 design units, including 0 entities, in source file paint.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rate_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file rate_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 rate_divider " "Found entity 1: rate_divider" {  } { { "rate_divider.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/rate_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dontDraw DONTDRAW controller.v(13) " "Verilog HDL Declaration information at controller.v(13): object \"dontDraw\" differs only in case from object \"DONTDRAW\" in the same scope" {  } { { "controller.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/controller.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583887977953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 4 4 " "Found 4 design units, including 4 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977954 ""} { "Info" "ISGN_ENTITY_NAME" "2 setColour " "Found entity 2: setColour" {  } { { "controller.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/controller.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977954 ""} { "Info" "ISGN_ENTITY_NAME" "3 setSize " "Found entity 3: setSize" {  } { { "controller.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/controller.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977954 ""} { "Info" "ISGN_ENTITY_NAME" "4 setMode " "Found entity 4: setMode" {  } { { "controller.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/controller.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file TFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipFlop " "Found entity 1: TFlipFlop" {  } { { "TFlipFlop.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/TFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PositiveEdgeFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file PositiveEdgeFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 PositiveEdgeFlipFlop " "Found entity 1: PositiveEdgeFlipFlop" {  } { { "PositiveEdgeFlipFlop.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/PositiveEdgeFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch.v 1 1 " "Found 1 design units, including 1 entities, in source file SRLatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "SRLatch.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/SRLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_control.v 1 1 " "Found 1 design units, including 1 entities, in source file movement_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement_control " "Found entity 1: movement_control" {  } { { "movement_control.v" "" { Text "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/movement_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583887977981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887977981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/output_files/paint.map.smsg " "Generated suppressed messages file /cmshome/hanjia6/Desktop/CSCB58-Final-Project/paint/output_files/paint.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887978003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583887978249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 10 20:52:58 2020 " "Processing ended: Tue Mar 10 20:52:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583887978249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583887978249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583887978249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887978249 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583887978438 ""}
