--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     7.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Clock Path Skew:      -0.854ns (0.265 - 1.119)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y0.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y0.G2       net (fanout=1)        0.620   ftop/clkN210/locked_d
    SLICE_X60Y0.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (1.195ns logic, 0.620ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y0.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y0.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X60Y0.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y0.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y0.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X60Y0.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.564ns (0.331 - 0.895)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y0.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y0.G2       net (fanout=1)        0.496   ftop/clkN210/locked_d
    SLICE_X60Y0.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.869ns logic, 0.496ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.952ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 6)
  Clock Path Skew:      -0.125ns (0.634 - 0.759)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y194.G3    net (fanout=22)       1.262   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X106Y196.G1    net (fanout=15)       0.558   ftop/gbe0/gmac/gmac/N38
    SLICE_X106Y196.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5
    SLICE_X106Y196.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5/O
    SLICE_X106Y196.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X108Y195.G1    net (fanout=5)        0.483   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (4.223ns logic, 3.604ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.358 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y193.G1    net (fanout=7)        1.009   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X106Y196.G3    net (fanout=17)       0.810   ftop/gbe0/gmac/gmac/N29
    SLICE_X106Y196.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5
    SLICE_X106Y196.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5/O
    SLICE_X106Y196.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X108Y195.G1    net (fanout=5)        0.483   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (4.206ns logic, 3.603ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.114ns (0.645 - 0.759)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y194.G3    net (fanout=22)       1.262   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X106Y194.G2    net (fanout=15)       0.241   ftop/gbe0/gmac/gmac/N38
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y192.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y195.G1    net (fanout=3)        0.404   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X109Y194.F4    net (fanout=9)        0.330   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X109Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X111Y198.F1    net (fanout=4)        0.905   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X111Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (4.115ns logic, 3.596ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 6)
  Clock Path Skew:      -0.125ns (0.634 - 0.759)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y194.G3    net (fanout=22)       1.262   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X106Y194.G2    net (fanout=15)       0.241   ftop/gbe0/gmac/gmac/N38
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y192.F2    net (fanout=11)       0.616   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X108Y195.G2    net (fanout=5)        0.611   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (4.223ns logic, 3.421ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.034ns (0.369 - 0.403)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y194.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X105Y194.G1    net (fanout=5)        0.509   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X105Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X105Y194.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y192.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y195.G1    net (fanout=3)        0.404   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X109Y194.F4    net (fanout=9)        0.330   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X109Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X111Y198.F1    net (fanout=4)        0.905   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X111Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.723ns (4.677ns logic, 3.046ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.369 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y193.G1    net (fanout=7)        1.009   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X106Y194.G1    net (fanout=17)       0.501   ftop/gbe0/gmac/gmac/N29
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y192.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y195.G1    net (fanout=3)        0.404   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X109Y194.F4    net (fanout=9)        0.330   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X109Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X111Y198.F1    net (fanout=4)        0.905   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X111Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (4.098ns logic, 3.603ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.656ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.358 - 0.403)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y194.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X105Y194.G1    net (fanout=5)        0.509   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X105Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X105Y194.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y192.F2    net (fanout=11)       0.616   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X108Y195.G2    net (fanout=5)        0.611   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (4.785ns logic, 2.871ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.358 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y193.G1    net (fanout=7)        1.009   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X106Y194.G1    net (fanout=17)       0.501   ftop/gbe0/gmac/gmac/N29
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y192.F2    net (fanout=11)       0.616   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X108Y195.G2    net (fanout=5)        0.611   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (4.206ns logic, 3.428ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.645 - 0.767)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_isSOF to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X105Y194.F1    net (fanout=8)        1.013   ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y192.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y195.G1    net (fanout=3)        0.404   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X109Y194.F4    net (fanout=9)        0.330   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X109Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X111Y198.F1    net (fanout=4)        0.905   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X111Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (4.044ns logic, 3.507ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.153ns (0.657 - 0.810)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y46.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X111Y44.G2     net (fanout=8)        0.528   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X111Y44.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y44.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y44.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y32.G1     net (fanout=7)        1.276   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y32.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y19.G2     net (fanout=40)       1.171   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y19.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N66
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<5>_SW0
    SLICE_X110Y19.SR     net (fanout=1)        1.187   ftop/gbe0/gmac/rxfun_outF/N8
    SLICE_X110Y19.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (3.329ns logic, 4.183ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.484ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.634 - 0.767)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_isSOF to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X105Y194.F1    net (fanout=8)        1.013   ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y192.F2    net (fanout=11)       0.616   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X108Y195.G2    net (fanout=5)        0.611   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.484ns (4.152ns logic, 3.332ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.651 - 0.810)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y46.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X111Y44.G2     net (fanout=8)        0.528   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X111Y44.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y44.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y44.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y32.G1     net (fanout=7)        1.276   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y32.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y20.F3     net (fanout=40)       1.352   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y20.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF/N68
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<14>_SW0
    SLICE_X110Y20.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/rxfun_outF/N68
    SLICE_X110Y20.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (3.330ns logic, 4.118ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 6)
  Clock Path Skew:      -0.125ns (0.634 - 0.759)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y194.G3    net (fanout=22)       1.262   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X106Y194.G2    net (fanout=15)       0.241   ftop/gbe0/gmac/gmac/N38
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y191.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y191.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X109Y196.G2    net (fanout=10)       0.956   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X109Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X109Y196.F3    net (fanout=4)        0.070   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (4.129ns logic, 3.348ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 7)
  Clock Path Skew:      -0.034ns (0.369 - 0.403)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y194.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X105Y194.G4    net (fanout=5)        0.403   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X105Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X105Y194.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y192.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y195.G1    net (fanout=3)        0.404   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X109Y194.F4    net (fanout=9)        0.330   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X109Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X111Y198.F1    net (fanout=4)        0.905   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X111Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (4.602ns logic, 2.940ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.369 - 0.397)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y196.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X105Y194.G3    net (fanout=5)        0.399   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X105Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X105Y194.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y192.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y195.G1    net (fanout=3)        0.404   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X109Y194.F4    net (fanout=9)        0.330   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X109Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X111Y198.F1    net (fanout=4)        0.905   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X111Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (4.605ns logic, 2.936ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.439ns (Levels of Logic = 6)
  Clock Path Skew:      -0.114ns (0.645 - 0.759)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y194.G3    net (fanout=22)       1.262   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X107Y192.G3    net (fanout=15)       0.457   ftop/gbe0/gmac/gmac/N38
    SLICE_X107Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X107Y192.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X107Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y195.G1    net (fanout=3)        0.404   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X109Y194.F4    net (fanout=9)        0.330   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X109Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X111Y198.F1    net (fanout=4)        0.905   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X111Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.439ns (4.060ns logic, 3.379ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.489ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.358 - 0.403)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y194.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X105Y194.G1    net (fanout=5)        0.509   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X105Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X105Y194.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y191.F1    net (fanout=11)       0.454   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y191.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X109Y196.G2    net (fanout=10)       0.956   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X109Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X109Y196.F3    net (fanout=4)        0.070   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.489ns (4.691ns logic, 2.798ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.358 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y192.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X106Y193.G4    net (fanout=4)        0.685   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X106Y196.G3    net (fanout=17)       0.810   ftop/gbe0/gmac/gmac/N29
    SLICE_X106Y196.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5
    SLICE_X106Y196.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5/O
    SLICE_X106Y196.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X108Y195.G1    net (fanout=5)        0.483   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (4.203ns logic, 3.279ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.358 - 0.403)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y194.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X105Y194.G4    net (fanout=5)        0.403   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X105Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X105Y194.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y192.F2    net (fanout=11)       0.616   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X108Y195.G2    net (fanout=5)        0.611   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (4.710ns logic, 2.765ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.358 - 0.397)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y196.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X105Y194.G3    net (fanout=5)        0.399   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X105Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X105Y194.F3    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X105Y194.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y194.G3    net (fanout=10)       0.401   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y192.F2    net (fanout=11)       0.616   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X108Y195.G2    net (fanout=5)        0.611   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X108Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X109Y196.F4    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X109Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y198.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y198.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (4.713ns logic, 2.761ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.107 - 0.079)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y33.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X108Y34.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X108Y34.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.107 - 0.079)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y33.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X108Y34.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X108Y34.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.715 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_4 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y191.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_4
    SLICE_X100Y192.BY    net (fanout=2)        0.329   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
    SLICE_X100Y192.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.347ns logic, 0.329ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.715 - 0.618)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_4 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y191.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_4
    SLICE_X100Y192.BY    net (fanout=2)        0.329   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
    SLICE_X100Y192.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.348ns logic, 0.329ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.421 - 0.417)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y36.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X104Y37.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X104Y37.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.421 - 0.417)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y36.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X104Y37.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X104Y37.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.367 - 0.336)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_3 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y187.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_3
    SLICE_X100Y188.BY    net (fanout=2)        0.315   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
    SLICE_X100Y188.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.347ns logic, 0.315ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.367 - 0.336)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_3 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y187.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_3
    SLICE_X100Y188.BY    net (fanout=2)        0.315   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
    SLICE_X100Y188.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.348ns logic, 0.315ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_9 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_9
    SLICE_X102Y192.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
    SLICE_X102Y192.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.347ns logic, 0.340ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_9 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_9
    SLICE_X102Y192.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
    SLICE_X102Y192.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.348ns logic, 0.340ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.731 - 0.614)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_6 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_6
    SLICE_X104Y192.BY    net (fanout=2)        0.531   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
    SLICE_X104Y192.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.289ns logic, 0.531ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.731 - 0.614)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_6 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_6
    SLICE_X104Y192.BY    net (fanout=2)        0.531   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
    SLICE_X104Y192.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.290ns logic, 0.531ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.736 - 0.583)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg1 to ftop/gbe0/gmac/txOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y135.YQ    Tcko                  0.419   ftop/gbe0/gmac/txOper/dSyncReg1
                                                       ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X110Y137.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X110Y137.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.556ns logic, 0.305ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.038 - 0.032)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y45.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X113Y44.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X113Y44.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.390 - 0.338)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_8 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y193.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_8
    SLICE_X100Y193.BY    net (fanout=2)        0.503   ftop/gbe0/gmac/txfun_outF_D_OUT<8>
    SLICE_X100Y193.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.289ns logic, 0.503ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.390 - 0.338)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_8 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y193.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_8
    SLICE_X100Y193.BY    net (fanout=2)        0.503   ftop/gbe0/gmac/txfun_outF_D_OUT<8>
    SLICE_X100Y193.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.290ns logic, 0.503ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y166.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X109Y167.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X109Y167.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.343 - 0.282)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3
    SLICE_X99Y175.BX     net (fanout=5)        0.329   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>
    SLICE_X99Y175.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.479ns logic, 0.329ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.321 - 0.267)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y178.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X94Y178.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X94Y178.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.082 - 0.070)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y169.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X109Y169.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X109Y169.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X110Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X110Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X96Y174.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X96Y174.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X96Y174.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X96Y174.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X110Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X110Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X106Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X106Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X106Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X106Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X110Y52.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X110Y52.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.722ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y79.F3     net (fanout=20)       1.529   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.BX     net (fanout=17)       3.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (2.948ns logic, 4.774ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y79.F3     net (fanout=20)       1.529   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y49.CE     net (fanout=17)       3.475   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y49.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.622ns (2.436ns logic, 5.186ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.674 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y75.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.G2     net (fanout=2)        0.600   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y79.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.BX     net (fanout=17)       3.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (3.509ns logic, 3.867ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.661 - 0.674)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y79.F3     net (fanout=20)       1.529   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CE     net (fanout=17)       3.284   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.436ns logic, 4.995ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.661 - 0.674)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y79.F3     net (fanout=20)       1.529   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CE     net (fanout=17)       3.284   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.436ns logic, 4.995ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.668 - 0.674)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y79.F3     net (fanout=20)       1.529   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y51.CE     net (fanout=17)       3.279   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y51.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (2.436ns logic, 4.990ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.674 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y75.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.G2     net (fanout=2)        0.600   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y79.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y49.CE     net (fanout=17)       3.475   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y49.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (2.997ns logic, 4.279ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.122ns (0.674 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y76.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y79.G1     net (fanout=4)        0.556   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y79.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.BX     net (fanout=17)       3.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.231ns (3.408ns logic, 3.823ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.386 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y80.F4     net (fanout=20)       1.816   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y86.G3     net (fanout=25)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y86.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y86.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X112Y84.G1     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X112Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y84.CE     net (fanout=2)        1.102   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y84.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (3.185ns logic, 4.094ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.386 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y80.F4     net (fanout=20)       1.816   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y86.G3     net (fanout=25)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y86.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y86.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X112Y84.G1     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X112Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y84.CE     net (fanout=2)        1.102   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y84.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (3.185ns logic, 4.094ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.386 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y80.F4     net (fanout=20)       1.816   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y86.G3     net (fanout=25)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y86.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y86.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X112Y84.G1     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X112Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y84.CE     net (fanout=2)        1.102   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y84.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (3.185ns logic, 4.094ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.386 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y80.F4     net (fanout=20)       1.816   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y86.G3     net (fanout=25)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y86.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y86.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X112Y84.G1     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X112Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y84.CE     net (fanout=2)        1.102   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y84.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (3.185ns logic, 4.094ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.131ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.674 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y76.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y79.G1     net (fanout=4)        0.556   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y79.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y49.CE     net (fanout=17)       3.475   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y49.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.131ns (2.896ns logic, 4.235ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.661 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y75.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.G2     net (fanout=2)        0.600   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y79.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CE     net (fanout=17)       3.284   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (2.997ns logic, 4.088ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.661 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y75.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.G2     net (fanout=2)        0.600   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y79.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CE     net (fanout=17)       3.284   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X113Y50.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (2.997ns logic, 4.088ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.668 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y75.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.G2     net (fanout=2)        0.600   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y79.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y51.CE     net (fanout=17)       3.279   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y51.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.080ns (2.997ns logic, 4.083ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.186ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y79.G2     net (fanout=20)       1.595   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ_SW0
    SLICE_X113Y78.F2     net (fanout=1)        0.087   ftop/gbe0/gmac/gmac/N25
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.BX     net (fanout=17)       3.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (2.441ns logic, 4.745ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.082ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.674 - 0.771)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y80.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X112Y78.G1     net (fanout=3)        0.658   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y78.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y78.G2     net (fanout=2)        0.400   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.BX     net (fanout=17)       3.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X115Y49.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (2.930ns logic, 4.152ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.668 - 0.674)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y79.F3     net (fanout=20)       1.529   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y51.CE     net (fanout=17)       3.020   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y51.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (2.436ns logic, 4.731ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.668 - 0.674)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y79.F3     net (fanout=20)       1.529   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y79.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y78.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y78.F3     net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y78.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y51.CE     net (fanout=17)       3.020   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X114Y51.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (2.436ns logic, 4.731ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.092 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y74.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X112Y72.BX     net (fanout=2)        0.296   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X112Y72.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.498ns logic, 0.296ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.100 - 0.085)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X111Y77.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X111Y77.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y47.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X114Y46.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X114Y46.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.087 - 0.074)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X110Y78.BX     net (fanout=2)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X110Y78.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.444 - 0.450)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y77.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X109Y76.BX     net (fanout=2)        0.315   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X109Y76.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.063 - 0.054)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y64.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X110Y64.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X110Y64.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.032 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y60.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X110Y60.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X110Y60.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.092 - 0.078)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y72.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X112Y73.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X112Y73.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.483 - 0.418)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X112Y51.BX     net (fanout=4)        0.384   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X112Y51.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.519ns logic, 0.384ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.758 - 0.593)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y75.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X109Y70.BY     net (fanout=2)        0.471   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X109Y70.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.541ns logic, 0.471ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.092 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y74.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X112Y72.BY     net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X112Y72.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.556ns logic, 0.311ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.087 - 0.074)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y79.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X110Y78.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X110Y78.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.490 - 0.394)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y70.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    SLICE_X111Y64.BX     net (fanout=8)        0.517   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
    SLICE_X111Y64.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.458ns logic, 0.517ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.100 - 0.085)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y77.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    SLICE_X110Y77.BY     net (fanout=7)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<24>
    SLICE_X110Y77.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y91.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y89.BY     net (fanout=1)        0.282   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y89.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.614ns logic, 0.282ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.100 - 0.074)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y79.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    SLICE_X110Y76.BY     net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<8>
    SLICE_X110Y76.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.614ns logic, 0.309ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.483 - 0.418)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X112Y51.BY     net (fanout=6)        0.354   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X112Y51.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.614ns logic, 0.354ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.046 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y82.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y82.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.087 - 0.058)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X111Y79.BX     net (fanout=2)        0.478   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X111Y79.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.458ns logic, 0.478ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y50.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X113Y50.BX     net (fanout=7)        0.375   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X113Y50.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.539ns logic, 0.375ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X114Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X114Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X114Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X114Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X114Y49.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X114Y49.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X114Y46.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X114Y46.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X114Y46.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X114Y46.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X112Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X112Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X112Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X112Y51.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X112Y50.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X112Y50.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X112Y50.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X112Y50.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.266ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.875ns (Levels of Logic = 0)
  Clock Path Skew:      -3.391ns (-1.394 - 1.997)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y3.YQ       Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y39.SR      net (fanout=3)        1.846   ftop/clkN210/rstInD
    SLICE_X78Y39.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.029ns logic, 1.846ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 0)
  Clock Path Skew:      -2.228ns (-0.630 - 1.598)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y3.YQ       Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y39.SR      net (fanout=3)        1.477   ftop/clkN210/rstInD
    SLICE_X78Y39.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.767ns logic, 1.477ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y39.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y39.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y39.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3159864 paths analyzed, 49645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.530ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.246ns (Levels of Logic = 13)
  Clock Path Skew:      -0.284ns (0.277 - 0.561)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y178.F1     net (fanout=40)       1.392   ftop/cp/cpRespF/d0h
    SLICE_X74Y178.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X75Y179.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N22
    SLICE_X75Y179.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     19.246ns (7.307ns logic, 11.939ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.253ns (Levels of Logic = 13)
  Clock Path Skew:      -0.192ns (0.690 - 0.882)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y162.F3     net (fanout=40)       1.462   ftop/cp/cpRespF/d0h
    SLICE_X63Y162.X      Tilo                  0.562   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X62Y162.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N66
    SLICE_X62Y162.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     19.253ns (7.268ns logic, 11.985ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.200ns (Levels of Logic = 13)
  Clock Path Skew:      -0.177ns (0.705 - 0.882)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y166.F3     net (fanout=40)       1.370   ftop/cp/cpRespF/d0h
    SLICE_X62Y166.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X62Y167.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N68
    SLICE_X62Y167.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     19.200ns (7.307ns logic, 11.893ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.986ns (Levels of Logic = 13)
  Clock Path Skew:      -0.283ns (0.549 - 0.832)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y167.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X52Y159.G3     net (fanout=5)        1.248   ftop/cp/cpReq<26>
    SLICE_X52Y159.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X50Y158.F2     net (fanout=2)        0.358   ftop/cp/wn___1__h37280<3>
    SLICE_X50Y158.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y149.G2     net (fanout=11)       0.845   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y178.F1     net (fanout=40)       1.392   ftop/cp/cpRespF/d0h
    SLICE_X74Y178.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X75Y179.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N22
    SLICE_X75Y179.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.986ns (7.433ns logic, 11.553ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.058ns (Levels of Logic = 13)
  Clock Path Skew:      -0.193ns (0.689 - 0.882)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y164.F1     net (fanout=40)       1.153   ftop/cp/cpRespF/d0h
    SLICE_X70Y164.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X71Y165.SR     net (fanout=1)        1.016   ftop/cp/cpRespF/N58
    SLICE_X71Y165.CLK    Tsrck                 0.433   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     19.058ns (7.307ns logic, 11.751ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.912ns (Levels of Logic = 13)
  Clock Path Skew:      -0.277ns (0.549 - 0.826)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y165.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y159.G1     net (fanout=8)        1.174   ftop/cp/cpReq<24>
    SLICE_X52Y159.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X50Y158.F2     net (fanout=2)        0.358   ftop/cp/wn___1__h37280<3>
    SLICE_X50Y158.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y149.G2     net (fanout=11)       0.845   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y178.F1     net (fanout=40)       1.392   ftop/cp/cpRespF/d0h
    SLICE_X74Y178.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X75Y179.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N22
    SLICE_X75Y179.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.912ns (7.433ns logic, 11.479ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.894ns (Levels of Logic = 13)
  Clock Path Skew:      -0.284ns (0.277 - 0.561)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X50Y158.G1     net (fanout=10)       1.531   ftop/cp/cpReq<22>
    SLICE_X50Y158.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X50Y158.F4     net (fanout=2)        0.055   ftop/cp/wn__h36490<3>
    SLICE_X50Y158.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y149.G2     net (fanout=11)       0.845   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y178.F1     net (fanout=40)       1.392   ftop/cp/cpRespF/d0h
    SLICE_X74Y178.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X75Y179.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N22
    SLICE_X75Y179.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.894ns (7.361ns logic, 11.533ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_15 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.985ns (Levels of Logic = 13)
  Clock Path Skew:      -0.174ns (0.277 - 0.451)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_15 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y182.XQ     Tcko                  0.495   ftop/cp/cpReq<15>
                                                       ftop/cp/cpReq_15
    SLICE_X49Y155.G2     net (fanout=12)       2.283   ftop/cp/cpReq<15>
    SLICE_X49Y155.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X49Y155.F1     net (fanout=1)        0.620   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X49Y155.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X50Y150.G4     net (fanout=5)        1.043   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X50Y150.Y      Tilo                  0.616   ftop/cp/N157
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X50Y150.F1     net (fanout=7)        0.706   ftop/cp/N2911
    SLICE_X50Y150.X      Tilo                  0.601   ftop/cp/N157
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F12
    SLICE_X44Y149.G2     net (fanout=6)        0.884   ftop/cp/N157
    SLICE_X44Y149.Y      Tilo                  0.616   ftop/cp/wci_respF_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X53Y147.G1     net (fanout=4)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y178.F1     net (fanout=40)       1.392   ftop/cp/cpRespF/d0h
    SLICE_X74Y178.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X75Y179.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N22
    SLICE_X75Y179.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.985ns (7.277ns logic, 11.708ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_8 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.969ns (Levels of Logic = 7)
  Clock Path Skew:      -0.174ns (0.277 - 0.451)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_8 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y183.XQ     Tcko                  0.521   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_8
    SLICE_X43Y142.G4     net (fanout=61)       3.958   ftop/cp/cpReq<8>
    SLICE_X43Y142.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/IF_cpReq_103_BITS_11_TO_4_106_EQ_0x0_185_THEN__ETC___d3198_cmp_eq00121
    SLICE_X70Y146.G3     net (fanout=150)      3.506   ftop/cp/IF_cpReq_103_BITS_11_TO_4_106_EQ_0x0_185_THEN__ETC___d3198_cmp_eq0012
    SLICE_X70Y146.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X53Y150.G4     net (fanout=6)        1.104   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y150.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y178.F1     net (fanout=40)       1.392   ftop/cp/cpRespF/d0h
    SLICE_X74Y178.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X75Y179.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N22
    SLICE_X75Y179.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.969ns (5.134ns logic, 13.835ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.990ns (Levels of Logic = 13)
  Clock Path Skew:      -0.146ns (0.415 - 0.561)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y176.F4     net (fanout=40)       1.160   ftop/cp/cpRespF/d0h
    SLICE_X70Y176.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X70Y177.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X70Y177.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     18.990ns (7.307ns logic, 11.683ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.896ns (Levels of Logic = 13)
  Clock Path Skew:      -0.234ns (0.648 - 0.882)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y164.F1     net (fanout=40)       1.066   ftop/cp/cpRespF/d0h
    SLICE_X64Y164.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X65Y165.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N46
    SLICE_X65Y165.CLK    Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     18.896ns (7.307ns logic, 11.589ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.895ns (Levels of Logic = 13)
  Clock Path Skew:      -0.230ns (0.652 - 0.882)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y166.F1     net (fanout=40)       1.065   ftop/cp/cpRespF/d0h
    SLICE_X64Y166.X      Tilo                  0.601   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X65Y166.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N64
    SLICE_X65Y166.CLK    Tsrck                 0.433   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     18.895ns (7.307ns logic, 11.588ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.901ns (Levels of Logic = 13)
  Clock Path Skew:      -0.192ns (0.690 - 0.882)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X50Y158.G1     net (fanout=10)       1.531   ftop/cp/cpReq<22>
    SLICE_X50Y158.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X50Y158.F4     net (fanout=2)        0.055   ftop/cp/wn__h36490<3>
    SLICE_X50Y158.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y149.G2     net (fanout=11)       0.845   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y162.F3     net (fanout=40)       1.462   ftop/cp/cpRespF/d0h
    SLICE_X63Y162.X      Tilo                  0.562   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X62Y162.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N66
    SLICE_X62Y162.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     18.901ns (7.322ns logic, 11.579ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.993ns (Levels of Logic = 13)
  Clock Path Skew:      -0.098ns (0.439 - 0.537)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y167.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X52Y159.G3     net (fanout=5)        1.248   ftop/cp/cpReq<26>
    SLICE_X52Y159.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X50Y158.F2     net (fanout=2)        0.358   ftop/cp/wn___1__h37280<3>
    SLICE_X50Y158.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y149.G2     net (fanout=11)       0.845   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y162.F3     net (fanout=40)       1.462   ftop/cp/cpRespF/d0h
    SLICE_X63Y162.X      Tilo                  0.562   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X62Y162.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N66
    SLICE_X62Y162.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     18.993ns (7.394ns logic, 11.599ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.940ns (Levels of Logic = 13)
  Clock Path Skew:      -0.139ns (0.422 - 0.561)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y165.G1     net (fanout=40)       1.325   ftop/cp/cpRespF/d0h
    SLICE_X62Y165.Y      Tilo                  0.616   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X62Y168.SR     net (fanout=1)        0.711   ftop/cp/cpRespF/N4
    SLICE_X62Y168.CLK    Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.940ns (7.322ns logic, 11.618ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_15 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.992ns (Levels of Logic = 13)
  Clock Path Skew:      -0.082ns (0.690 - 0.772)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_15 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y182.XQ     Tcko                  0.495   ftop/cp/cpReq<15>
                                                       ftop/cp/cpReq_15
    SLICE_X49Y155.G2     net (fanout=12)       2.283   ftop/cp/cpReq<15>
    SLICE_X49Y155.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X49Y155.F1     net (fanout=1)        0.620   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X49Y155.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X50Y150.G4     net (fanout=5)        1.043   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X50Y150.Y      Tilo                  0.616   ftop/cp/N157
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X50Y150.F1     net (fanout=7)        0.706   ftop/cp/N2911
    SLICE_X50Y150.X      Tilo                  0.601   ftop/cp/N157
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F12
    SLICE_X44Y149.G2     net (fanout=6)        0.884   ftop/cp/N157
    SLICE_X44Y149.Y      Tilo                  0.616   ftop/cp/wci_respF_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X53Y147.G1     net (fanout=4)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y162.F3     net (fanout=40)       1.462   ftop/cp/cpRespF/d0h
    SLICE_X63Y162.X      Tilo                  0.562   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X62Y162.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N66
    SLICE_X62Y162.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     18.992ns (7.238ns logic, 11.754ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.937ns (Levels of Logic = 13)
  Clock Path Skew:      -0.131ns (0.430 - 0.561)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y174.F3     net (fanout=40)       1.146   ftop/cp/cpRespF/d0h
    SLICE_X71Y174.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X70Y174.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N14
    SLICE_X70Y174.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.937ns (7.268ns logic, 11.669ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_8 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.976ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.690 - 0.772)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_8 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y183.XQ     Tcko                  0.521   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_8
    SLICE_X43Y142.G4     net (fanout=61)       3.958   ftop/cp/cpReq<8>
    SLICE_X43Y142.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/IF_cpReq_103_BITS_11_TO_4_106_EQ_0x0_185_THEN__ETC___d3198_cmp_eq00121
    SLICE_X70Y146.G3     net (fanout=150)      3.506   ftop/cp/IF_cpReq_103_BITS_11_TO_4_106_EQ_0x0_185_THEN__ETC___d3198_cmp_eq0012
    SLICE_X70Y146.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X53Y150.G4     net (fanout=6)        1.104   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y150.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y162.F3     net (fanout=40)       1.462   ftop/cp/cpRespF/d0h
    SLICE_X63Y162.X      Tilo                  0.562   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X62Y162.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N66
    SLICE_X62Y162.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     18.976ns (5.095ns logic, 13.881ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.914ns (Levels of Logic = 13)
  Clock Path Skew:      -0.144ns (0.417 - 0.561)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X47Y157.F3     net (fanout=10)       1.681   ftop/cp/cpReq<22>
    SLICE_X47Y157.X      Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X50Y157.F2     net (fanout=2)        0.300   ftop/cp/wn__h36490<2>
    SLICE_X50Y157.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y149.G1     net (fanout=11)       0.856   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y169.G2     net (fanout=40)       1.039   ftop/cp/cpRespF/d0h
    SLICE_X64Y169.Y      Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X64Y168.SR     net (fanout=1)        0.971   ftop/cp/cpRespF/N2
    SLICE_X64Y168.CLK    Tsrck                 0.433   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     18.914ns (7.322ns logic, 11.592ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.848ns (Levels of Logic = 13)
  Clock Path Skew:      -0.177ns (0.705 - 0.882)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X50Y158.G1     net (fanout=10)       1.531   ftop/cp/cpReq<22>
    SLICE_X50Y158.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X50Y158.F4     net (fanout=2)        0.055   ftop/cp/wn__h36490<3>
    SLICE_X50Y158.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y149.G2     net (fanout=11)       0.845   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y149.Y      Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y132.G3     net (fanout=10)       2.160   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X59Y133.F2     net (fanout=36)       0.534   ftop/cp/N202
    SLICE_X59Y133.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X53Y147.G3     net (fanout=4)        1.141   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X53Y147.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X53Y148.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X53Y149.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X53Y150.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X53Y151.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X60Y166.G2     net (fanout=12)       1.936   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y166.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X69Y171.G2     net (fanout=7)        0.974   ftop/cp/cpRespF_ENQ
    SLICE_X69Y171.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y166.F3     net (fanout=40)       1.370   ftop/cp/cpRespF/d0h
    SLICE_X62Y166.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X62Y167.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N68
    SLICE_X62Y167.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.848ns (7.361ns logic, 11.487ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_5 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.421 - 0.316)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_5 to ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_5
    SLICE_X8Y108.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_6_MData<5>
    SLICE_X8Y108.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_5 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.421 - 0.316)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_5 to ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_5
    SLICE_X8Y108.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_6_MData<5>
    SLICE_X8Y108.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_18 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem51.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.489 - 0.388)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_18 to ftop/cp/timeServ_setRefF/Mram_fifoMem51.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y200.YQ     Tcko                  0.419   ftop/cp/td<19>
                                                       ftop/cp/td_18
    SLICE_X42Y202.BY     net (fanout=2)        0.318   ftop/cp/td<18>
    SLICE_X42Y202.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<50>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem51.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_18 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem51.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.489 - 0.388)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_18 to ftop/cp/timeServ_setRefF/Mram_fifoMem51.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y200.YQ     Tcko                  0.419   ftop/cp/td<19>
                                                       ftop/cp/td_18
    SLICE_X42Y202.BY     net (fanout=2)        0.318   ftop/cp/td<18>
    SLICE_X42Y202.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<50>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem51.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_21 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.504 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_21 to ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y205.XQ     Tcko                  0.417   ftop/cp/td<21>
                                                       ftop/cp/td_21
    SLICE_X42Y205.BY     net (fanout=2)        0.330   ftop/cp/td<21>
    SLICE_X42Y205.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<53>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_21 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.504 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_21 to ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y205.XQ     Tcko                  0.417   ftop/cp/td<21>
                                                       ftop/cp/td_21
    SLICE_X42Y205.BY     net (fanout=2)        0.330   ftop/cp/td<21>
    SLICE_X42Y205.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<53>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.124ns (0.952 - 0.828)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X52Y198.BY     net (fanout=2)        0.374   ftop/cp/td<17>
    SLICE_X52Y198.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.266ns logic, 0.374ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.124ns (0.952 - 0.828)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X52Y198.BY     net (fanout=2)        0.374   ftop/cp/td<17>
    SLICE_X52Y198.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.267ns logic, 0.374ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_17 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.464 - 0.358)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_17 to ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y108.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_17
    SLICE_X6Y108.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_6_MData<17>
    SLICE_X6Y108.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_17 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.464 - 0.358)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_17 to ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y108.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_17
    SLICE_X6Y108.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_6_MData<17>
    SLICE_X6Y108.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_22 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.584 - 0.513)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_22 to ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y191.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_22
    SLICE_X24Y193.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_10_MData<22>
    SLICE_X24Y193.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.352 - 0.289)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y131.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_6
    SLICE_X78Y131.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X78Y131.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_12 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.964 - 0.838)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_12 to ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y197.YQ     Tcko                  0.419   ftop/cp/td<13>
                                                       ftop/cp/td_12
    SLICE_X52Y197.BY     net (fanout=2)        0.374   ftop/cp/td<12>
    SLICE_X52Y197.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<44>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.289ns logic, 0.374ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_22 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.584 - 0.513)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_22 to ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y191.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_22
    SLICE_X24Y193.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_10_MData<22>
    SLICE_X24Y193.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.352 - 0.289)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y131.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_6
    SLICE_X78Y131.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X78Y131.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_12 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.964 - 0.838)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_12 to ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y197.YQ     Tcko                  0.419   ftop/cp/td<13>
                                                       ftop/cp/td_12
    SLICE_X52Y197.BY     net (fanout=2)        0.374   ftop/cp/td<12>
    SLICE_X52Y197.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<44>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.290ns logic, 0.374ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.732 - 0.618)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_7 to ftop/gbe0/gmac/txF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y166.YQ     Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<7>
                                                       ftop/gbe0/eRespF/data0_reg_7
    SLICE_X98Y168.BY     net (fanout=2)        0.364   ftop/gbe0/eRespF_D_OUT<7>
    SLICE_X98Y168.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.289ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.732 - 0.618)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_7 to ftop/gbe0/gmac/txF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y166.YQ     Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<7>
                                                       ftop/gbe0/eRespF/data0_reg_7
    SLICE_X98Y168.BY     net (fanout=2)        0.364   ftop/gbe0/eRespF_D_OUT<7>
    SLICE_X98Y168.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.290ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_26 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.446 - 0.375)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_26 to ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y101.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_26
    SLICE_X6Y100.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<26>
    SLICE_X6Y100.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_26 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.446 - 0.375)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_26 to ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y101.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_26
    SLICE_X6Y100.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<26>
    SLICE_X6Y100.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_3/SR
  Location pin: SLICE_X80Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_3/SR
  Location pin: SLICE_X80Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_2/SR
  Location pin: SLICE_X80Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_2/SR
  Location pin: SLICE_X80Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X80Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X80Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X80Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X80Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X52Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X52Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X52Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X52Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X54Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X54Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X54Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X54Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_9/SR
  Location pin: SLICE_X54Y190.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_9/SR
  Location pin: SLICE_X54Y190.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_8/SR
  Location pin: SLICE_X54Y190.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_8/SR
  Location pin: SLICE_X54Y190.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.765ns|            0|            0|            2|      3159865|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.266ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.530ns|          N/A|            0|            0|      3159864|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.722|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.952|         |    3.384|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.530|         |         |         |
sys0_clkp      |   19.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.530|         |         |         |
sys0_clkp      |   19.530|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3176148 paths, 0 nets, and 92116 connections

Design statistics:
   Minimum period:  19.530ns{1}   (Maximum frequency:  51.203MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 15 14:36:36 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



