
---------- Begin Simulation Statistics ----------
final_tick                               1784414185653                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147389                       # Simulator instruction rate (inst/s)
host_mem_usage                              134444932                       # Number of bytes of host memory used
host_op_rate                                   170564                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 97782.00                       # Real time elapsed on the host
host_tick_rate                                8640301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14412038555                       # Number of instructions simulated
sim_ops                                   16678069356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.844866                       # Number of seconds simulated
sim_ticks                                844865851983                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  267                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  194                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  222                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.901443                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      176781216                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    492406998                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       822784                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    429851789                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     17933300                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     17936803                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         3503                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      524043533                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       26567671                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        799218774                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       720877479                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       821612                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         515849444                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    196780769                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     39407298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     44390678                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2765328594                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3225911126                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2020002166                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.596984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.586427                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1098925102     54.40%     54.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    376852160     18.66%     73.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    130597708      6.47%     79.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     62182573      3.08%     82.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     46719475      2.31%     84.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     37775317      1.87%     86.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     39868240      1.97%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     30300822      1.50%     90.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    196780769      9.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2020002166                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     26416726                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2956434841                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            676348636                       # Number of loads committed
system.switch_cpus0.commit.membars           48163530                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1884384520     58.41%     58.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     75024157      2.33%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    676348636     20.97%     81.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    590153813     18.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3225911126                       # Class of committed instruction
system.switch_cpus0.commit.refs            1266502449                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        146959597                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2765328594                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3225911126                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.732664                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.732664                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1427301081                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1445                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    175517489                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3279821355                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       140041368                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        341777498                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        875265                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         4680                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    116061448                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          524043533                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        363087426                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           1661398296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes        31645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            2824972247                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        1752874                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.258652                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    363781864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    221282187                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.394320                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2026056662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.629273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.829583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1387837070     68.50%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        78269587      3.86%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        70785072      3.49%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        51661337      2.55%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        86284252      4.26%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        45606130      2.25%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        36042472      1.78%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        19812369      0.98%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       249758373     12.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2026056662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       826504                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       518811056                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.642074                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1350503837                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         594816587                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        5230724                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    687943590                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     39544940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        51688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    600804833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3269239365                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    755687250                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       540006                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3326936361                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         48855                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    126197142                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        875265                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    125903337                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     58122860                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3492                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        90662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     71903689                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     11594921                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     10650987                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        90662                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       110958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       715546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       2915381229                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3253969145                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.596352                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       1738594494                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.606060                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3254210022                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3967483913                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2273429063                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.364882                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.364882                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1901561040     57.15%     57.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     75048874      2.26%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            4      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    755882016     22.72%     82.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    594984431     17.88%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3327476367                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           79117547                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.023777                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1541866      1.95%      1.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        124024      0.16%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      37474439     47.37%     49.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     39977218     50.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    3185580938                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8327053629                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   3104665108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   3148368356                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3229694158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3327476367                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     39545207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43328112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        43232                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       137909                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36523830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2026056662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.642341                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.123081                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    939233336     46.36%     46.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    340872901     16.82%     63.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    191628751      9.46%     72.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    148782478      7.34%     79.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    140823270      6.95%     86.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    110234528      5.44%     92.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     77372648      3.82%     96.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     38573078      1.90%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     38535672      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2026056662                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.642341                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     221012976                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    433116546                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    149304037                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    164289170                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     53341848                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     65565931                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    687943590                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    600804833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4416779671                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     157628124                       # number of misc regfile writes
system.switch_cpus0.numCycles              2026057199                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      144931440                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3094955860                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      29146938                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       191386316                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     128625429                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        39830                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   5162550952                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3273500564                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3136751681                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        406382147                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      72290208                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        875265                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    299544960                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps        41795703                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3918229903                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    982936521                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     48440670                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        635817739                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     39544944                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    103680157                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5093519730                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         6546667348                       # The number of ROB writes
system.switch_cpus0.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        99396182                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes       49913812                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.220117                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      162961886                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    405175064                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      2486954                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    368232814                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     13018335                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     13020570                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         2235                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      430092388                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       16100570                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        680256333                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       623868033                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      2485877                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         422135900                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    163556055                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     28607092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     21179768                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2577255903                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    2901516272                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2021872889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.435064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.379382                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1081995541     53.51%     53.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    393384995     19.46%     72.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    217754031     10.77%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     47823373      2.37%     86.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     45468727      2.25%     88.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     17653734      0.87%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     29093953      1.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     25142480      1.24%     91.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    163556055      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2021872889                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     15998385                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2671627486                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            649397517                       # Number of loads committed
system.switch_cpus1.commit.membars           31785123                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1711224981     58.98%     58.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    162100392      5.59%     64.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      3178416      0.11%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    649397517     22.38%     87.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    375614966     12.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   2901516272                       # Class of committed instruction
system.switch_cpus1.commit.refs            1025012483                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         49173499                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2577255903                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           2901516272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.786130                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786130                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1476162085                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1459                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    161021401                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    2940932767                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       134121592                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        271695399                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       2527641                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         3348                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    141550350                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          430092388                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        333196897                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           1689653688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       984492                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            2636890510                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        5057436                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.212280                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    333874525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    192080791                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.301489                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2026057068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.465818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.724502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1451975925     71.67%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        72515110      3.58%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        45158068      2.23%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        88214754      4.35%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        44790183      2.21%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        28632070      1.41%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        59807645      2.95%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        18518847      0.91%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       216444466     10.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2026057068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2687727                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       422967612                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.454021                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1064912072                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         376267384                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      100892463                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    655248659                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     28706812                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      2510723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    377227564                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   2922634898                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    688644688                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4644574                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   2945928728                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      14451192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      4787948                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2527641                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     26609076                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       127126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     41321088                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        61176                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     36655764                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5851111                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      1612598                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        61176                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       160226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2527501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       2559058280                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           2907243722                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.680377                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1741124907                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.434927                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            2907712916                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3792498567                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2211010120                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.272055                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.272055                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1717898966     58.22%     58.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    162108448      5.49%     63.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      3178416      0.11%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            2      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            1      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    691003285     23.42%     87.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    376384186     12.76%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2950573304                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           55643794                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.018859                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        8962289     16.11%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      27434567     49.30%     65.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     19246938     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2924163101                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   7821382298                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2858064473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2894437356                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        2893928085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       2950573304                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     28706813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     21118533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        72803                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        99721                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     18177183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2026057068                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.456313                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.953701                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    909767097     44.90%     44.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    468724140     23.13%     68.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    211799488     10.45%     78.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    115424837      5.70%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    106380267      5.25%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     89328809      4.41%     93.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     61261651      3.02%     96.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     34725574      1.71%     98.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     28645205      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2026057068                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.456313                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses      82053997                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    161537973                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     49179249                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     49377247                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     80524283                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     28975214                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    655248659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    377227564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     3070787977                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     114427592                       # number of misc regfile writes
system.switch_cpus1.numCycles              2026057199                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      338443043                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   2901216258                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     323432690                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       183945950                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      30394867                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        27610                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   4621221783                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    2931709759                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   2935134668                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        353672079                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      13950398                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       2527641                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    436305776                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        33918314                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3783016350                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    711162578                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     35164337                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        902509272                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     28806140                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     32857823                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          4781010352                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         5849576560                       # The number of ROB writes
system.switch_cpus1.timesIdled                      7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        32782682                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       16398166                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    46.692174                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      260563522                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    558045383                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect       692037                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    503329139                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     14985429                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     15099580                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses       114151                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      647833672                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       55043928                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads       1102831332                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes      1037847807                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts       691036                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         640857893                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    233417929                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     32674334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     17085752                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   3212897422                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3797603142                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2023554638                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.876699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.740191                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1056093857     52.19%     52.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    259134747     12.81%     65.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    196188932      9.70%     74.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     54106083      2.67%     77.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4    118409080      5.85%     83.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     30620540      1.51%     84.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     39394460      1.95%     86.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     36189010      1.79%     88.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    233417929     11.54%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2023554638                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     54576298                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       3426228500                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            762578975                       # Number of loads committed
system.switch_cpus2.commit.membars           36304194                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2282201825     60.10%     60.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult    134337738      3.54%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc       226894      0.01%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    762578975     20.08%     83.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    618257710     16.28%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3797603142                       # Class of committed instruction
system.switch_cpus2.commit.refs            1380836685                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        121964885                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         3212897422                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3797603142                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.630601                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.630601                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1080916704                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred         1011                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    260290378                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3822387675                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       302699117                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        556587330                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles        722995                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         1385                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     85130870                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          647833672                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        489742843                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           1535037825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes        51906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3243460243                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        1447992                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.319751                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    490295108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    330592879                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.600873                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2026057018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.891957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.944403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1244103387     61.41%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       159552834      7.88%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        46449279      2.29%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        90034288      4.44%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        55099464      2.72%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        75319668      3.72%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        49954600      2.47%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        30413298      1.50%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       275130200     13.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2026057018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       705046                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       642289692                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.909115                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1445367425                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         619465320                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1779479                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    766594607                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     32901685                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         4336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    621216685                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3814688879                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    825902105                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       732857                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3867975187                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         57365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      1732365                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        722995                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1789929                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads    108729438                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5333                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        48065                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     61781720                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4015624                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      2958975                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        48065                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       250456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       454590                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3581150657                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3805325420                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.596710                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2136909883                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.878192                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3805578867                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      4735531902                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2704455964                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.585788                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.585788                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2288412031     59.15%     59.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult    134381201      3.47%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            2      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       226896      0.01%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    826092568     21.35%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    619595348     16.02%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3868708046                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           87698119                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022669                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3218049      3.67%      3.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       7274821      8.30%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      30659994     34.96%     46.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     46545255     53.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    3760297748                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   9475045115                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   3683281991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   3709332563                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3781787193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3868708046                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     32901686                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     17085708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        77001                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       227352                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     13271567                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2026057018                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.909476                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.225022                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    803729175     39.67%     39.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    354764558     17.51%     57.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    224576493     11.08%     68.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    173177318      8.55%     76.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    146592425      7.24%     84.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5    134216549      6.62%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     86016159      4.25%     94.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     52165579      2.57%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     50818762      2.51%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2026057018                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.909476                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     196108417                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    376203113                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    122043429                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    122489905                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     40487478                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     33267508                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    766594607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    621216685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     4660400879                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     130696448                       # number of misc regfile writes
system.switch_cpus2.numCycles              2026057199                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       12126255                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3841303395                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      19824533                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       340697521                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      24557242                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.RenameLookups   6143121816                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3818456702                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3860077947                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        601600682                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents     145332099                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles        722995                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    252178873                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        18774499                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   4689055207                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    818730690                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     40277078                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        443906025                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     32901688                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     81520706                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5604822717                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         7631881873                       # The number of ROB writes
system.switch_cpus2.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        81399747                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes       40759623                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21618681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     43237364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          175                       # Transaction distribution
system.membus.trans_dist::CleanEvict               40                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        21504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        37120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 115                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1075680                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              786286                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1086388                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              8448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        13056                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          13056                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 66                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          102                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               102                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data          909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data          152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         2727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                 9999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         2727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            8787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         15453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               15453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         15453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data          909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data          152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         2727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               25453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.005954494608                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             217286                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               173                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         66                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       102                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               6                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     21.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                     4437598                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    660000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                6912598                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    33618.17                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               52368.17                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      76                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     92                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                57.58                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.10                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  132                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 204                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    16                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          147                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.142857                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   130.902258                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    50.248697                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95            9      6.12%      6.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159          126     85.71%     91.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            9      6.12%     97.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-415            3      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          147                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     12.400000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    11.257827                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.316641                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4                1     10.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                2     20.00%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               1     10.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12               2     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               1     10.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22               1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           10                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.300000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.103886                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     2.907844                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               5     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               2     20.00%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2     20.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           10                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  8448                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  11712                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   8448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               13056                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                   6148077030                       # Total gap between requests
system.mem_ctrls0.avgGap                  36595696.61                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        11712                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3030.066837227919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 909.020051168376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3030.066837227919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 151.503341861396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 2727.060153505127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 151.503341861396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 13862.555780317729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          204                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2247110                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data       632982                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1721674                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       450762                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1790070                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 106089596041                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     56177.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     52748.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     43041.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data    225381.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     49724.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 520047039.42                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy              421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy             399840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            360180                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    66692742480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     12206867490                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    314149015680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      393050030835                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.221822                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 816604306052                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  28211820000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT     49725931                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              333960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             542640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            595080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    66692742480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     12202289250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    314152867200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      393049998930                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.221784                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 816614360421                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  28211820000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     39671562                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              6272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         9344                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           9344                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 49                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           73                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                73                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         1970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data          606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         1970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data          303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                 7424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         1970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         1970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            6212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         11060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               11060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         11060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         1970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data          606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         1970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data          303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               18483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.005958633684                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             217226                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               109                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         49                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        73                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       98                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               4                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     30.92                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     2583036                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    490000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                4420536                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    26357.51                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               45107.51                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      55                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     58                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                56.12                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               39.73                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   98                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 146                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          100                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   136.320000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.786813                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    53.550105                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127            7      7.00%      7.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           85     85.00%     92.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            7      7.00%     99.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      1.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          100                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     15.333333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    13.838978                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.547904                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            3     50.00%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            6                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     19.166667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    19.145414                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.983192                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1     16.67%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            6                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  6272                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   7360                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   6272                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                9344                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                   8357808402                       # Total gap between requests
system.mem_ctrls1.avgGap                  68506626.25                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         7360                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 1969.543444198147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 606.013367445584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 1969.543444198147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 303.006683722792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2272.550127920939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 303.006683722792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 8711.442157030267                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          146                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1635546                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data       307500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst       973990                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       156664                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1151836                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data       195000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks  78507090363                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     62905.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     38437.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     37461.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     39166.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     38394.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     48750.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 537719797.01                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   46.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              257040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              136620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy             199920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            276660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    66692742480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     12200084490                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    314154707520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      393048404730                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.219897                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 816619238863                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  28211820000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     34793120                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             499800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            323640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    66692742480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     12209991660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    314146379040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      393050636460                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.222539                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 816597426022                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  28211820000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     56605961                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   939548333670                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  844865851983                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1923936743                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    489742789                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2413679532                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1923936743                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    489742789                       # number of overall hits
system.cpu2.icache.overall_hits::total     2413679532                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          787                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           840                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          787                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total          840                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4561563                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4561563                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4561563                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4561563                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1923937530                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    489742842                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2413680372                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1923937530                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    489742842                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2413680372                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 86067.226415                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5430.432143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 86067.226415                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5430.432143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          196                       # number of writebacks
system.cpu2.icache.writebacks::total              196                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      3228831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3228831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      3228831                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3228831                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 97843.363636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 97843.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 97843.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 97843.363636                       # average overall mshr miss latency
system.cpu2.icache.replacements                   196                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1923936743                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    489742789                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2413679532                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          787                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4561563                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4561563                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1923937530                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    489742842                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2413680372                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 86067.226415                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5430.432143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      3228831                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3228831                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 97843.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 97843.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.780007                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2413680352                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              820                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2943512.624390                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   608.160450                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    15.619558                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.974616                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.025031                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      94133535328                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     94133535328                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    745074857                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   1172855964                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1917930821                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    745074857                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   1172855964                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1917930821                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7044525                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     39727659                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      46772184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7044525                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     39727659                       # number of overall misses
system.cpu2.dcache.overall_misses::total     46772184                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 475272272220                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 475272272220                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 475272272220                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 475272272220                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    752119382                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1212583623                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1964703005                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    752119382                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1212583623                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1964703005                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009366                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.032763                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009366                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.032763                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023806                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 11963.258953                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10161.429969                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 11963.258953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10161.429969                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     13182958                       # number of writebacks
system.cpu2.dcache.writebacks::total         13182958                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     32548769                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     32548769                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     32548769                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     32548769                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      7178890                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7178890                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      7178890                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7178890                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  73683754050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  73683754050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  73683754050                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  73683754050                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.005920                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003654                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.005920                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003654                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10263.948055                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10263.948055                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10263.948055                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10263.948055                       # average overall mshr miss latency
system.cpu2.dcache.replacements              14223503                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    401832093                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    587272810                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      989104903                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3510549                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     39727215                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     43237764                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 475267108092                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 475267108092                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    405342642                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    627000025                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1032342667                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.008661                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.063361                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.041883                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 11963.262667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10991.944636                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     32548547                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     32548547                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7178668                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7178668                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  73681524768                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  73681524768                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.011449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006954                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10263.954924                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10263.954924                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    343242764                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    585583154                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     928825918                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      3533976                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data          444                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3534420                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data      5164128                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5164128                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    346776740                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    585583598                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    932360338                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.010191                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003791                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11630.918919                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.461096                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          222                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          222                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data          222                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data      2229282                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2229282                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10041.810811                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10041.810811                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     17866859                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     32673900                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     50540759                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          122                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          442                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          564                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      5272131                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5272131                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     17866981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     32674342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     50541323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 11927.898190                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9347.750000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          220                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          220                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          222                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      2414430                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2414430                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10875.810811                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10875.810811                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     17866981                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     32674112                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     50541093                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     17866981                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     32674112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     50541093                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999231                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2033236432                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14223759                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           142.946491                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   162.727219                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    93.272013                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.635653                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.364344                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      66119357231                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     66119357231                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939548333670                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  844865851983                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1936819432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    363087377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2299906809                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1936819432                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    363087377                       # number of overall hits
system.cpu0.icache.overall_hits::total     2299906809                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          813                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          813                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total          860                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4833030                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4833030                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4833030                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4833030                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1936820245                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    363087424                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2299907669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1936820245                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    363087424                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2299907669                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 102830.425532                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5619.802326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 102830.425532                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5619.802326                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          601                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   120.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          223                       # number of writebacks
system.cpu0.icache.writebacks::total              223                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3716721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3716721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3716721                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3716721                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 109315.323529                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 109315.323529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 109315.323529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 109315.323529                       # average overall mshr miss latency
system.cpu0.icache.replacements                   223                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1936819432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    363087377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2299906809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          813                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          860                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4833030                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4833030                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1936820245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    363087424                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2299907669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 102830.425532                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5619.802326                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3716721                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3716721                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 109315.323529                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 109315.323529                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.878096                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2299907656                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              847                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2715357.327037                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   607.825685                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    16.052412                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.974080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.025725                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      89696399938                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     89696399938                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    792985635                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1127455108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1920440743                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    792985635                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1127455108                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1920440743                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8844891                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     19284970                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28129861                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8844891                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     19284970                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28129861                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 178485718185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 178485718185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 178485718185                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 178485718185                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    801830526                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1146740078                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1948570604                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    801830526                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1146740078                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1948570604                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.011031                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.016817                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014436                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.011031                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016817                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014436                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  9255.172198                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  6345.062216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  9255.172198                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  6345.062216                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15601011                       # number of writebacks
system.cpu0.dcache.writebacks::total         15601011                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     10831285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10831285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     10831285                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10831285                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8453685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8453685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8453685                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8453685                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  85268429799                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  85268429799                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  85268429799                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  85268429799                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007372                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004338                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007372                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004338                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10086.539751                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10086.539751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10086.539751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10086.539751                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17300676                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    415098306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    576710996                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      991809302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4871657                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     19282300                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24153957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 178451365725                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 178451365725                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    419969963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    595993296                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1015963259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.011600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.032353                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023774                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  9254.672198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7388.079962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     10829416                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10829416                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      8452884                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      8452884                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  85259940513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  85259940513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014183                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10086.491251                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10086.491251                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    377887329                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    550744112                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     928631441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3973234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2670                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3975904                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     34352460                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     34352460                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    381860563                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    550746782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    932607345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.010405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004263                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 12866.089888                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     8.640163                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         1869                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1869                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          801                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          801                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      8489286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8489286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10598.359551                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10598.359551                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     23255702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     39407045                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     62662747                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1824                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          534                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2358                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      6467670                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6467670                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     23257526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     39407579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     62665105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000078                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000038                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 12111.741573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2742.862595                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          534                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          534                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      6022314                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6022314                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 11277.741573                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11277.741573                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     23257526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     39407031                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     62664557                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     23257526                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     39407031                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     62664557                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999238                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2063068979                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17300932                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           119.246118                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   160.833130                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    95.166108                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.628254                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.371743                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      66382109444                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     66382109444                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   939548333670                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  844865851983                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2002099782                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    333196847                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2335296629                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2002099782                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    333196847                       # number of overall hits
system.cpu1.icache.overall_hits::total     2335296629                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          794                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           842                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          794                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total          842                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4327209                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4327209                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4327209                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4327209                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2002100576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    333196895                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2335297471                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2002100576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    333196895                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2335297471                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 90150.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5139.203088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 90150.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5139.203088                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          313                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu1.icache.writebacks::total              203                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3102480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3102480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3102480                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3102480                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94014.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 94014.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94014.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 94014.545455                       # average overall mshr miss latency
system.cpu1.icache.replacements                   203                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2002099782                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    333196847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2335296629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          794                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4327209                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4327209                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    333196895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2335297471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 90150.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5139.203088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3102480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3102480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 94014.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 94014.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.681794                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2335297456                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              827                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2823817.963724                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   608.100511                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    15.581283                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974520                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.024970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999490                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      91076602196                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     91076602196                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    721672751                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    914413099                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1636085850                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    721672751                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    914413099                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1636085850                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7533239                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     18586368                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      26119607                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7533239                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     18586368                       # number of overall misses
system.cpu1.dcache.overall_misses::total     26119607                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 192461069946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192461069946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 192461069946                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192461069946                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    729205990                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    932999467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1662205457                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    729205990                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    932999467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1662205457                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019921                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019921                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015714                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 10354.958534                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7368.451981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 10354.958534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7368.451981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1101833                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets         127127                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     8.667183                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     11467776                       # number of writebacks
system.cpu1.dcache.writebacks::total         11467776                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     12601310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12601310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     12601310                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12601310                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      5985058                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5985058                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      5985058                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5985058                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  60107028435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60107028435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  60107028435                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60107028435                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006415                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003601                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006415                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003601                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10042.848112                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10042.848112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10042.848112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10042.848112                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13518373                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    442180936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    567300495                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1009481431                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3817983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     18318424                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     22136407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 189203495553                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 189203495553                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    445998919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    585618919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1031617838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008561                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.031280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10328.590252                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8547.163754                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     12333948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12333948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      5984476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5984476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  60101169168                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60101169168                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005801                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10042.845717                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10042.845717                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    279491815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    347112604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     626604419                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3715256                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       267944                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3983200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   3257574393                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3257574393                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    347380548                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    630587619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.013119                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006317                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12157.668740                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   817.828478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       267362                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       267362                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          582                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          582                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      5859267                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5859267                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10067.469072                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10067.469072                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     20099644                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     28606710                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     48706354                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          388                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          526                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      4576158                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4576158                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     28607098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     48706880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11794.221649                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8699.920152                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          194                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          194                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          194                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          194                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2061648                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2061648                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10627.051546                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10627.051546                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     20099782                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     28606898                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     48706680                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     28606898                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     48706680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999230                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1747017513                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13518629                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           129.230376                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   158.466405                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    97.532825                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.619009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.380988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      56321327173                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     56321327173                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8454209                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      5985249                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7179109                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21618568                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8454209                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      5985249                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7179109                       # number of overall hits
system.l2.overall_hits::total                21618568                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                    115                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            3                       # number of overall misses
system.l2.overall_misses::total                   115                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3660009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data       991626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3058695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       455364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      3186714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       292734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         11645142                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3660009                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data       991626                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3058695                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       455364                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      3186714                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       292734                       # number of overall miss cycles
system.l2.overall_miss_latency::total        11645142                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      8454219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      5985252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      7179112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21618683                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      8454219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      5985252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      7179112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21618683                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000005                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000005                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 110909.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 99162.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 92687.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data       151788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 96567.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        97578                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101262.104348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 110909.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 99162.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 92687.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data       151788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 96567.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        97578                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101262.104348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 175                       # number of writebacks
system.l2.writebacks::total                       175                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3378811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data       906545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      2776406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       429322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      2905849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       267336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     10664269                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3378811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data       906545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      2776406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       429322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      2905849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       267336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     10664269                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000005                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000005                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 102388.212121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 90654.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84133.515152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 143107.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88056.030303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        89112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92732.773913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 102388.212121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 90654.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84133.515152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 143107.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88056.030303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        89112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92732.773913                       # average overall mshr miss latency
system.l2.replacements                            215                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18643987                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18643987                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18643987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18643987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          100                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data          801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       267168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                268191                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data          801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       267168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data          222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3660009                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3058695                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      3186714                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9905418                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            100                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 110909.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 92687.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 96567.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100054.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           99                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3378811                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      2776406                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      2905849                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9061066                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 102388.212121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 84133.515152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 88056.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91525.919192                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      8453408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      5718081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      7178887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21350376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              16                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data       991626                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       455364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       292734                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1739724                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      8453418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      5718084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      7178890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21350392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99162.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data       151788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data        97578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108732.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           16                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data       906545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       429322                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       267336                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1603203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90654.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 143107.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        89112                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100200.187500                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    66406839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32983                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2013.365643                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     103.802087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    29597.411877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            1612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            1338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    32.903793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     9.988980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    32.908732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     2.995245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    32.989570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.999717                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.903241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.040833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 691794887                       # Number of tag accesses
system.l2.tags.data_accesses                691794887                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1784414185653                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21350490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18644162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          100                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2974634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268191                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           100                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21350392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25362653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     17955756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     21537336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              64856045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2033582720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1371001344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1749024640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5153634304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             215                       # Total snoops (count)
system.tol2bus.snoopTraffic                     22400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21618898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003019                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21618701    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    197      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21618898                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49128317904                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             69221                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17633799828                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             71306                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       12485411660                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             69221                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       14969761385                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
