// Seed: 3472174858
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5
);
  assign id_2 = 1;
  always @(1) begin
    id_2 = 1;
  end
endmodule
