// Seed: 456598927
module module_0 ();
  initial begin : LABEL_0
    if (id_1 && id_1) begin : LABEL_0
      id_1 <= id_1;
    end else id_1 <= (1);
    assert (1) $display(id_1 - id_1, 1);
    disable id_2;
  end
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    output logic id_13,
    output tri id_14,
    input tri0 id_15
    , id_19,
    output tri0 id_16,
    input tri0 id_17
);
  wire  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(posedge id_25) begin : LABEL_0
    if (id_0)
      if (1'b0) deassign id_25;
      else id_13 <= 1;
  end
endmodule
