I 000049 55 4418          1621200363139 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621200363138 2021.05.17 00:26:03)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200363046)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(14)(15)(11)(16)(18)(12)(13)(17))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(10)(9)(5)(4)(6)(7)(3)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000056 55 2703          1621200605313 comportamentala
(_unit VHDL (distanta_introdusa 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1621200605312 2021.05.17 00:30:05)
  (_source (\./src/distanta_introdusa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200605285)
    (_use )
  )
  (_component
    (numarator_zecimal
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component numarator_zecimal )
    (_port
      ((enable)(enable_mii))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_mii))
    )
  )
  (_instantiation C2 0 18 (_component numarator_zecimal )
    (_port
      ((enable)(enable_sute))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_sute))
    )
  )
  (_instantiation C3 0 19 (_component numarator_zecimal )
    (_port
      ((enable)(enable_zeci))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_zeci))
    )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 1772          1621200617345 comportamentala
(_unit VHDL (numarator_zecimal 0 5 (comportamentala 0 14 ))
  (_version v33)
  (_time 1621200617345 2021.05.17 00:30:17)
  (_source (\./src/numarator_zecimal_pentru_distanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200617304)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal enable_prev ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5)(3))(_sensitivity(1)(0)(2))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2847          1621200620935 comportamentala
(_unit VHDL (distanta_introdusa 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1621200620934 2021.05.17 00:30:20)
  (_source (\./src/distanta_introdusa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200605285)
    (_use )
  )
  (_component
    (numarator_zecimal
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component numarator_zecimal )
    (_port
      ((enable)(enable_mii))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_mii))
    )
    (_use (_entity . numarator_zecimal)
    )
  )
  (_instantiation C2 0 18 (_component numarator_zecimal )
    (_port
      ((enable)(enable_sute))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_sute))
    )
    (_use (_entity . numarator_zecimal)
    )
  )
  (_instantiation C3 0 19 (_component numarator_zecimal )
    (_port
      ((enable)(enable_zeci))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_zeci))
    )
    (_use (_entity . numarator_zecimal)
    )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 2976          1621200631845 comportamentala
(_unit VHDL (cost 0 6 (comportamentala 0 12 ))
  (_version v33)
  (_time 1621200631844 2021.05.17 00:30:31)
  (_source (\./src/cost_bilet.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200631788)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal cost ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal mii ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(9)(10)(11)(1)(0)(3)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cost_bilet_sute)(distanta_mii)))(_target(6))(_sensitivity(1)))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((cost_bilet_zeci)(distanta_sute)))(_target(5))(_sensitivity(2)))))
      (line__28(_architecture 3 0 28 (_assignment (_simple)(_alias((cost_bilet_unit)(distanta_zeci)))(_target(4))(_sensitivity(3)))))
      (line__29(_architecture 4 0 29 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamentala 5 -1
  )
)
I 000056 55 1534          1621200640906 comportamentala
(_unit VHDL (verifica_bilet 0 5 (comportamentala 0 10 ))
  (_version v33)
  (_time 1621200640906 2021.05.17 00:30:40)
  (_source (\./src/verifica_bilet.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200640879)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000045 55 7360          1621200651653 suma
(_unit VHDL (introducere_suma 0 5 (suma 0 12 ))
  (_version v33)
  (_time 1621200651652 2021.05.17 00:30:51)
  (_source (\./src/introducere_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200651615)
    (_use )
  )
  (_component
    (numarator_bancnote
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~1318 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 25 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn1))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn1))
    )
  )
  (_instantiation C2 0 26 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn2))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn2))
    )
  )
  (_instantiation C3 0 27 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn5))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn5))
    )
  )
  (_instantiation C4 0 28 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn10))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn10))
    )
  )
  (_instantiation C5 0 29 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn20))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn20))
    )
  )
  (_instantiation C6 0 30 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn50))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn50))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal s1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s5 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s10 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s20 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s50 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal suma_i ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(1)(2)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9))(_sensitivity(19)(2)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(20)(2)))))
      (line__50(_architecture 3 0 50 (_assignment (_simple)(_target(11))(_sensitivity(21)(2)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(12))(_sensitivity(22)(2)))))
      (line__52(_architecture 5 0 52 (_assignment (_simple)(_target(13))(_sensitivity(23)(2)))))
      (line__53(_architecture 6 0 53 (_assignment (_simple)(_target(14))(_sensitivity(24)(2)))))
      (line__54(_architecture 7 0 54 (_assignment (_simple)(_target(15))(_sensitivity(31)(2)))))
      (line__55(_architecture 8 0 55 (_assignment (_simple)(_target(16))(_sensitivity(32)(2)))))
      (line__56(_architecture 9 0 56 (_assignment (_simple)(_target(17))(_sensitivity(33)(2)))))
      (line__57(_architecture 10 0 57 (_assignment (_simple)(_target(18))(_sensitivity(34)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . suma 11 -1
  )
)
I 000056 55 1746          1621200669449 comportamentala
(_unit VHDL (etapa_afisare 0 5 (comportamentala 0 12 ))
  (_version v33)
  (_time 1621200669449 2021.05.17 00:31:09)
  (_source (\./src/etape_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200669403)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal enable_prev ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(3))(_sensitivity(0)(2)(1))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 1299          1621200679300 comportamentala
(_unit VHDL (divizor_de_frecventa 0 5 (comportamentala 0 9 ))
  (_version v33)
  (_time 1621200679300 2021.05.17 00:31:19)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200679204)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_div ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal count ~std_logic_vector{15~downto~0}~13 0 12 (_process 0 ((_others(i 2))))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 1959          1621200687747 comportamentala
(_unit VHDL (segment_decoder 0 6 (comportamentala 0 10 ))
  (_version v33)
  (_time 1621200687746 2021.05.17 00:31:27)
  (_source (\./src/decodificator_7_segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200687717)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segment ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 3 3 3 2 2 3 )
    (2 3 2 2 3 2 2 )
    (2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 3 )
    (3 2 2 2 3 3 2 )
    (2 3 2 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 3 3 3 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000045 55 7360          1621200692633 suma
(_unit VHDL (introducere_suma 0 5 (suma 0 12 ))
  (_version v33)
  (_time 1621200692632 2021.05.17 00:31:32)
  (_source (\./src/introducere_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200651615)
    (_use )
  )
  (_component
    (numarator_bancnote
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~1318 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 25 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn1))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn1))
    )
  )
  (_instantiation C2 0 26 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn2))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn2))
    )
  )
  (_instantiation C3 0 27 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn5))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn5))
    )
  )
  (_instantiation C4 0 28 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn10))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn10))
    )
  )
  (_instantiation C5 0 29 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn20))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn20))
    )
  )
  (_instantiation C6 0 30 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn50))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn50))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal s1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s5 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s10 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s20 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s50 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal suma_i ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(1)(2)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9))(_sensitivity(19)(2)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(20)(2)))))
      (line__50(_architecture 3 0 50 (_assignment (_simple)(_target(11))(_sensitivity(21)(2)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(12))(_sensitivity(22)(2)))))
      (line__52(_architecture 5 0 52 (_assignment (_simple)(_target(13))(_sensitivity(23)(2)))))
      (line__53(_architecture 6 0 53 (_assignment (_simple)(_target(14))(_sensitivity(24)(2)))))
      (line__54(_architecture 7 0 54 (_assignment (_simple)(_target(15))(_sensitivity(31)(2)))))
      (line__55(_architecture 8 0 55 (_assignment (_simple)(_target(16))(_sensitivity(32)(2)))))
      (line__56(_architecture 9 0 56 (_assignment (_simple)(_target(17))(_sensitivity(33)(2)))))
      (line__57(_architecture 10 0 57 (_assignment (_simple)(_target(18))(_sensitivity(34)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . suma 11 -1
  )
)
I 000044 55 3712          1621200701166 arh
(_unit VHDL (afisare 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1621200701165 2021.05.17 00:31:41)
  (_source (\./src/afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200701113)
    (_use )
  )
  (_component
    (segment_decoder
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal segment ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (divizor_de_frecventa
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk_div ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 27 (_component segment_decoder )
    (_port
      ((digit)(cifra))
      ((segment)(catod))
    )
    (_use (_entity . segment_decoder)
    )
  )
  (_instantiation C2 0 28 (_component divizor_de_frecventa )
    (_port
      ((CLK)(clock))
      ((clk_div)(clk_slow))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data0 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal data1 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal data2 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal data3 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~128 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal display ~std_logic_vector{3~downto~0}~1310 0 22 (_architecture (_uni ))))
    (_signal (_internal clk_slow ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni )(_event))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~1310 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal display_selection ~std_logic_vector{1~downto~0}~13 0 31 (_process 0 )))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(7(3))(7(2))(7(1))(7(0))(9)(5))(_sensitivity(8))(_read(7)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . arh 1 -1
  )
)
I 000052 55 1507          1621200710228 structurala
(_unit VHDL (debounce 0 5 (structurala 0 11 ))
  (_version v33)
  (_time 1621200710227 2021.05.17 00:31:50)
  (_source (\./src/debounce_button.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200710175)
    (_use )
  )
  (_object
    (_port (_internal btn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal btn_db ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal q2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal q3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(2))(_read(4)(5)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . structurala 2 -1
  )
)
I 000056 55 1704          1621200719056 comportamentala
(_unit VHDL (verificare_suma 0 6 (comportamentala 0 13 ))
  (_version v33)
  (_time 1621200719056 2021.05.17 00:31:59)
  (_source (\./src/verificare_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200718973)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4)(3)(5))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 3852          1621200728058 comportamentala
(_unit VHDL (casa_bani 0 6 (comportamentala 0 13 ))
  (_version v33)
  (_time 1621200728057 2021.05.17 00:32:08)
  (_source (\./src/casa_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200728010)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1234 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_signal (_internal init_banca ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_suma ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(21)(22)(23)(18)(15)(17)(19)(16)(20))(_sensitivity(1)(2)(0))(_read(21)(22)(23)(18)(15)(17)(19)(16)(20)(13)(14)(9)(10)(12)(11)(6)(7)(3)(4)(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000052 55 5129          1621200745707 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621200745706 2021.05.17 00:32:25)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(2)(1)(0))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(2)(1)(0))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)(8)(6)(7)(3)(4)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000056 55 2464          1621200756548 comportamentala
(_unit VHDL (pregatire_numar 0 6 (comportamentala 0 11 ))
  (_version v33)
  (_time 1621200756547 2021.05.17 00:32:36)
  (_source (\./src/numar_de_afisat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200756513)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal number ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_out ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_signal (_internal nr ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamentala 7 -1
  )
)
I 000052 55 5175          1621200760603 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621200760602 2021.05.17 00:32:40)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(1)(2)(0))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(1)(2)(0))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)(9)(4)(5)(6)(7)(8)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000045 55 7360          1621200763501 suma
(_unit VHDL (introducere_suma 0 5 (suma 0 12 ))
  (_version v33)
  (_time 1621200763500 2021.05.17 00:32:43)
  (_source (\./src/introducere_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200651615)
    (_use )
  )
  (_component
    (numarator_bancnote
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~1318 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 25 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn1))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn1))
    )
  )
  (_instantiation C2 0 26 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn2))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn2))
    )
  )
  (_instantiation C3 0 27 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn5))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn5))
    )
  )
  (_instantiation C4 0 28 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn10))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn10))
    )
  )
  (_instantiation C5 0 29 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn20))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn20))
    )
  )
  (_instantiation C6 0 30 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn50))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn50))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal s1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s5 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s10 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s20 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s50 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal suma_i ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(2)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9))(_sensitivity(19)(2)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(20)(2)))))
      (line__50(_architecture 3 0 50 (_assignment (_simple)(_target(11))(_sensitivity(21)(2)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(12))(_sensitivity(22)(2)))))
      (line__52(_architecture 5 0 52 (_assignment (_simple)(_target(13))(_sensitivity(23)(2)))))
      (line__53(_architecture 6 0 53 (_assignment (_simple)(_target(14))(_sensitivity(24)(2)))))
      (line__54(_architecture 7 0 54 (_assignment (_simple)(_target(15))(_sensitivity(31)(2)))))
      (line__55(_architecture 8 0 55 (_assignment (_simple)(_target(16))(_sensitivity(32)(2)))))
      (line__56(_architecture 9 0 56 (_assignment (_simple)(_target(17))(_sensitivity(33)(2)))))
      (line__57(_architecture 10 0 57 (_assignment (_simple)(_target(18))(_sensitivity(34)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . suma 11 -1
  )
)
I 000044 55 27654         1621200781066 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621200781066 2021.05.17 00:33:01)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(reset))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000045 55 7360          1621200787425 suma
(_unit VHDL (introducere_suma 0 5 (suma 0 12 ))
  (_version v33)
  (_time 1621200787425 2021.05.17 00:33:07)
  (_source (\./src/introducere_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200651615)
    (_use )
  )
  (_component
    (numarator_bancnote
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~1318 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 25 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn1))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn1))
    )
  )
  (_instantiation C2 0 26 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn2))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn2))
    )
  )
  (_instantiation C3 0 27 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn5))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn5))
    )
  )
  (_instantiation C4 0 28 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn10))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn10))
    )
  )
  (_instantiation C5 0 29 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn20))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn20))
    )
  )
  (_instantiation C6 0 30 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn50))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn50))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal s1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s5 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s10 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s20 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s50 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal suma_i ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(1)(2)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9))(_sensitivity(19)(2)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(20)(2)))))
      (line__50(_architecture 3 0 50 (_assignment (_simple)(_target(11))(_sensitivity(21)(2)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(12))(_sensitivity(22)(2)))))
      (line__52(_architecture 5 0 52 (_assignment (_simple)(_target(13))(_sensitivity(23)(2)))))
      (line__53(_architecture 6 0 53 (_assignment (_simple)(_target(14))(_sensitivity(24)(2)))))
      (line__54(_architecture 7 0 54 (_assignment (_simple)(_target(15))(_sensitivity(31)(2)))))
      (line__55(_architecture 8 0 55 (_assignment (_simple)(_target(16))(_sensitivity(32)(2)))))
      (line__56(_architecture 9 0 56 (_assignment (_simple)(_target(17))(_sensitivity(33)(2)))))
      (line__57(_architecture 10 0 57 (_assignment (_simple)(_target(18))(_sensitivity(34)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . suma 11 -1
  )
)
I 000056 55 1753          1621200861029 comportamentala
(_unit VHDL (numarator_bancnote 0 5 (comportamentala 0 14 ))
  (_version v33)
  (_time 1621200861029 2021.05.17 00:34:21)
  (_source (\./src/numarator_bancnote.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200860992)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal count ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal enable_prev ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5)(3))(_sensitivity(2)(1)(0))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000045 55 7654          1621200863815 suma
(_unit VHDL (introducere_suma 0 5 (suma 0 12 ))
  (_version v33)
  (_time 1621200863814 2021.05.17 00:34:23)
  (_source (\./src/introducere_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200651615)
    (_use )
  )
  (_component
    (numarator_bancnote
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~1318 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 25 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn1))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn1))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C2 0 26 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn2))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn2))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C3 0 27 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn5))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn5))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C4 0 28 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn10))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn10))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C5 0 29 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn20))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn20))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C6 0 30 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn50))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn50))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal s1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s5 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s10 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s20 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s50 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal suma_i ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(2)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9))(_sensitivity(19)(2)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(20)(2)))))
      (line__50(_architecture 3 0 50 (_assignment (_simple)(_target(11))(_sensitivity(21)(2)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(12))(_sensitivity(22)(2)))))
      (line__52(_architecture 5 0 52 (_assignment (_simple)(_target(13))(_sensitivity(23)(2)))))
      (line__53(_architecture 6 0 53 (_assignment (_simple)(_target(14))(_sensitivity(24)(2)))))
      (line__54(_architecture 7 0 54 (_assignment (_simple)(_target(15))(_sensitivity(31)(2)))))
      (line__55(_architecture 8 0 55 (_assignment (_simple)(_target(16))(_sensitivity(32)(2)))))
      (line__56(_architecture 9 0 56 (_assignment (_simple)(_target(17))(_sensitivity(33)(2)))))
      (line__57(_architecture 10 0 57 (_assignment (_simple)(_target(18))(_sensitivity(34)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . suma 11 -1
  )
)
I 000052 55 5175          1621201005714 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621201005713 2021.05.17 00:36:45)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 72 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(0)(1)(2))(_read(13)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__40(_architecture 2 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2))(_read(14)(16)))))
      (line__50(_architecture 3 0 50 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(16)(4)(5)(6)(8)(3)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000052 55 5175          1621201058283 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621201058282 2021.05.17 00:37:38)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 72 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(1)(0)(2))(_read(13)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__40(_architecture 2 0 40 (_process (_simple)(_target(16))(_sensitivity(1)(0)(2))(_read(14)(16)))))
      (line__50(_architecture 3 0 50 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)(8)(7)(6)(3)(4)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000052 55 5175          1621201099376 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621201099375 2021.05.17 00:38:19)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(2)(1)(0))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(2)(1)(0))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)(4)(5)(6)(3)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000052 55 5183          1621201116165 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621201116164 2021.05.17 00:38:36)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(1)(0)(2))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(1)(0)(2))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)(4)(5)(6)(7)(8)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000052 55 4964          1621201179394 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621201179393 2021.05.17 00:39:39)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{2~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(0)(2)(1))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(0)(2)(1))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(16)(6)(3)(7)(8)(5)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 3 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000052 55 5175          1621201219477 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621201219476 2021.05.17 00:40:19)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(0)(1)(2))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(16)(4)(5)(6)(3)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000056 55 3948          1621212666886 comportamentala
(_unit VHDL (casa_bani 0 6 (comportamentala 0 13 ))
  (_version v33)
  (_time 1621212666885 2021.05.17 03:51:06)
  (_source (\./src/casa_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621212666823)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1234 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_signal (_internal init_banca ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_suma ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(22)(23)(24)(20)(21)(16)(17)(18)(19))(_sensitivity(0)(3)(2)(1))(_read(22)(23)(24)(20)(21)(16)(17)(18)(19)(9)(6)(5)(7)(4)(8)(12)(11)(15)(13)(14)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000044 55 27765         1621212717949 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621212717948 2021.05.17 03:51:57)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(reset))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4418          1621246269771 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621246269770 2021.05.17 13:11:09)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200363046)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(14)(12)(18)(11)(16)(17)(13)(15))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(7)(9)(10)(5)(6)(8)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4461          1621246408635 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621246408634 2021.05.17 13:13:28)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200363046)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(12)(11)(18)(14)(15)(17)(16)(13))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(2))(_read(4)(3)(9)(10)(7)(8)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4590          1621247027825 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621247027824 2021.05.17 13:23:47)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200363046)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal REST ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 (_string \"0000000"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(20)(21)(22)(17)(18)(13)(14)(15)(16)(11)(12))(_sensitivity(19)(20)(21)(22)(2))(_read(3)(4)(5)(6)(9)(10)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4578          1621247091040 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621247091039 2021.05.17 13:24:51)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200363046)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"0000000"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal REST ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 (_code 2))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(20)(21)(22)(11)(18)(14)(13)(16)(17)(12)(15))(_sensitivity(19)(20)(21)(22)(2))(_read(3)(4)(10)(7)(6)(8)(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 3 -1
  )
)
I 000049 55 4578          1621247113459 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621247113458 2021.05.17 13:25:13)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200363046)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"1110111"\))))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"1110111"\))))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"1110111"\))))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"1110111"\))))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"1110111"\))))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 29 (_process 1 (_string \"1110111"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal REST ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 (_code 2))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(20)(21)(22)(14)(13)(15)(17)(16)(11)(18)(12))(_sensitivity(19)(20)(21)(22)(2))(_read(3)(4)(9)(6)(7)(5)(8)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 3 -1
  )
)
I 000049 55 4413          1621247850404 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621247850403 2021.05.17 13:37:30)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200363046)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)(2)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(12)(16)(18)(17)(13)(11)(14)(15))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(2))(_read(3)(4)(1)(10)(8)(6)(7)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4454          1621248199384 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621248199383 2021.05.17 13:43:19)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)(1)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(18)(15)(17)(13)(11)(16)(12)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(2))(_read(6)(5)(8)(9)(7)(10)(3)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4454          1621248287045 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621248287044 2021.05.17 13:44:47)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)(2)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(13)(14)(11)(16)(17)(12)(15)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(1)(2))(_read(9)(7)(8)(10)(6)(5)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27868         1621248556969 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621248556968 2021.05.17 13:49:16)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 96 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 134 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 136 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 138 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 140 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 141 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 142 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(rst))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 144 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 145 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 146 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(54)(55)(56)(57)(69))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__127(_architecture 3 0 127 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__129(_architecture 5 0 129 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__130(_architecture 6 0 130 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__131(_architecture 7 0 131 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__132(_architecture 8 0 132 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__137(_architecture 9 0 137 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000044 55 27765         1621248747348 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621248747347 2021.05.17 13:52:27)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(reset))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4454          1621248840262 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621248840261 2021.05.17 13:54:00)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)(2)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(12)(13)(16)(18)(17)(11)(14)(15))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(1)(2))(_read(9)(7)(10)(5)(8)(6)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4451          1621248925510 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621248925509 2021.05.17 13:55:25)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)(2)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(13)(16)(17)(14)(15)(12)(11)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(1)(2))(_read(9)(5)(7)(8)(10)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4454          1621249021391 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621249021390 2021.05.17 13:57:01)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)(1)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(15)(17)(13)(14)(11)(12)(18)(16))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(2)(1))(_read(3)(4)(10)(9)(8)(7)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4451          1621249066477 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621249066476 2021.05.17 13:57:46)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)(1)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(18)(13)(12)(11)(14)(16)(17)(15))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(2)(1))(_read(9)(5)(8)(7)(10)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4454          1621249195930 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621249195929 2021.05.17 13:59:55)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)(2)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(11)(17)(14)(16)(18)(12)(13)(15))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(1)(2))(_read(3)(4)(10)(5)(6)(8)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4465          1621250071220 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621250071220 2021.05.17 14:14:31)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_bancnote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)(2)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(11)(18)(12)(16)(13)(14)(15)(17))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(2))(_read(6)(5)(7)(9)(8)(10)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4418          1621250121941 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621250121941 2021.05.17 14:15:21)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(16)(13)(18)(11)(17)(14)(12)(15))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(9)(10)(6)(8)(7)(5)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4418          1621250176902 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621250176901 2021.05.17 14:16:16)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(14)(11)(13)(15)(18)(17)(16)(12))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(7)(10)(5)(6)(8)(9)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4418          1621250215392 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621250215392 2021.05.17 14:16:55)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621248199237)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(12)(16)(11)(18)(14)(17)(13)(15))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(8)(6)(7)(9)(5)(10)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5346          1621252047724 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621252047723 2021.05.17 14:47:27)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621252047571)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(2)(0))(_read(30)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(18)(11)(14)(15)(16)(17)(12)(13))(_sensitivity(19)(21)(2)(0))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(3)(4)(7)(6)(8)(10)(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27765         1621252053418 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621252053417 2021.05.17 14:47:33)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(reset))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 5346          1621252105979 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621252105979 2021.05.17 14:48:25)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621252047571)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(0))(_read(30)(2)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(13)(14)(12)(18)(15)(11)(16)(17))(_sensitivity(19)(21)(2)(0))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(4)(3)(6)(10)(7)(5)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5349          1621253224153 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621253224152 2021.05.17 15:07:04)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621252047571)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 36 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 36 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 36 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 36 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 36 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 36 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(0)(1))(_read(30)(2)))))
      (line__35(_architecture 1 0 35 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(14)(15)(16)(18)(13)(12)(17)(11))(_sensitivity(19)(21)(0)(2))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(3)(4)(8)(9)(5)(6)(10)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5516          1621253548771 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621253548771 2021.05.17 15:12:28)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621252047571)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(19)(21)(22)(23)(24)(25)(26)(27)(29))(_sensitivity(1)(0))(_read(30)(2)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(15)(17)(18)(12)(16)(13)(14)(11))(_sensitivity(19)(21)(2)(0))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(3)(4)(10)(5)(8)(6)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5513          1621253580261 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621253580261 2021.05.17 15:13:00)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621252047571)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 45 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 45 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 45 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 45 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 45 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 45 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(19)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sensitivity(0)(1))(_read(30)(2)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(18)(12)(13)(14)(11)(15)(16)(17))(_sensitivity(19)(21)(2)(0))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(6)(7)(5)(8)(10)(9)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5630          1621254590694 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621254590693 2021.05.17 15:29:50)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621252047571)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_type (_internal stare 0 19 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 20 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 44 (_process 1 )))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal REST ~std_logic_vector{6~downto~0}~1330 0 45 (_process 1 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(0)(1))(_read(29)(2)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(29)(17)(13)(12)(14)(11)(15)(16)(18))(_sensitivity(19)(20)(0)(2))(_read(21)(22)(23)(24)(25)(26)(27)(28)(3)(4)(8)(7)(5)(10)(6)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4416          1621254864438 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 12 ))
  (_version v33)
  (_time 1621254864437 2021.05.17 15:34:24)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621254864299)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal stare 0 13 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 14 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(13)(15)(16)(14)(12)(11)(17)(18))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(7)(8)(9)(5)(10)(6)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4416          1621254930198 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 12 ))
  (_version v33)
  (_time 1621254930197 2021.05.17 15:35:30)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621254864299)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal stare 0 13 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 14 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(14)(11)(16)(17)(18)(15)(13)(12))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(7)(5)(8)(9)(6)(10)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27765         1621254945315 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621254945314 2021.05.17 15:35:45)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(reset))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 5145          1621255149380 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 12 ))
  (_version v33)
  (_time 1621255149379 2021.05.17 15:39:09)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621254864299)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal stare 0 13 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 14 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__29(_architecture 1 0 29 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(13)(17)(11)(12)(15)(18)(14)(16))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(9)(6)(10)(5)(8)(7)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5148          1621255216279 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 12 ))
  (_version v33)
  (_time 1621255216278 2021.05.17 15:40:16)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621254864299)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal stare 0 13 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 14 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__29(_architecture 1 0 29 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(15)(16)(17)(11)(13)(18)(12)(14))(_sensitivity(19)(21)(22)(23)(2)(0))(_read(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(6)(10)(5)(7)(9)(8)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5145          1621255264300 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 12 ))
  (_version v33)
  (_time 1621255264299 2021.05.17 15:41:04)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621254864299)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal stare 0 13 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 14 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__29(_architecture 1 0 29 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(11)(14)(15)(17)(16)(13)(18)(12))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(4)(3)(9)(8)(10)(6)(7)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5343          1621255300399 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621255300398 2021.05.17 15:41:40)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255300261)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(0)(2))(_read(30)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(14)(13)(15)(17)(11)(18)(16)(12))(_sensitivity(19)(21)(2))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(9)(10)(8)(6)(7)(5)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5347          1621255348961 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621255348960 2021.05.17 15:42:28)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255300261)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(2)(0))(_read(30)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(18)(13)(11)(14)(15)(16)(17)(12))(_sensitivity(19)(21)(29)(30)(2))(_read(20)(22)(23)(24)(25)(26)(27)(28)(3)(4)(10)(7)(8)(9)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5347          1621255451362 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621255451361 2021.05.17 15:44:11)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255300261)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(0))(_read(30)(2)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(12)(17)(16)(13)(11)(18)(14)(15))(_sensitivity(19)(21)(29)(30)(2))(_read(20)(22)(23)(24)(25)(26)(27)(28)(3)(4)(10)(7)(9)(8)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5148          1621255568399 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 12 ))
  (_version v33)
  (_time 1621255568398 2021.05.17 15:46:08)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255568262)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal stare 0 13 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 14 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__29(_architecture 1 0 29 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(11)(13)(14)(12)(17)(18)(16)(15))(_sensitivity(19)(21)(22)(23)(0)(2))(_read(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(9)(5)(8)(6)(10)(7)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5346          1621255601328 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621255601327 2021.05.17 15:46:41)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255601275)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(0)(2))(_read(30)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(12)(15)(16)(18)(13)(14)(17)(11))(_sensitivity(19)(21)(0)(2))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(5)(9)(10)(7)(6)(8)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000045 55 4437          1621255704632 REST
(_unit VHDL (rest 0 6 (rest 0 14 ))
  (_version v33)
  (_time 1621255704631 2021.05.17 15:48:24)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255697719)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal confirmare_suma ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal verificare_rest ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal resetare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_intordusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal rest_calculat ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal q1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal error_lipsa_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal b1 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b2 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b5 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b10 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b20 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b50 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__29(_architecture 1 0 29 (_process (_simple)(_target(20)(21)(22)(23)(12)(15)(14)(18)(16)(13)(17))(_sensitivity(19)(21)(22)(23)(2)(1))(_read(4)(5)(7)(6)(9)(11)(10)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . REST 2 -1
  )
)
I 000049 55 4445          1621255724061 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621255724060 2021.05.17 15:48:44)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255697719)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal confirmare_suma ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal verificare_rest ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal resetare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_intordusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal rest_calculat ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal q1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal error_lipsa_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal b1 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b2 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b5 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b10 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b20 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b50 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__29(_architecture 1 0 29 (_process (_simple)(_target(20)(21)(22)(23)(13)(14)(16)(15)(18)(17)(12))(_sensitivity(19)(21)(22)(23)(2)(1))(_read(5)(4)(8)(11)(10)(6)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4345          1621255825068 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621255825068 2021.05.17 15:50:25)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621255825022)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal verificare_rest ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal resetare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_intordusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal rest_calculat ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal q1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal q50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal error_lipsa_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal b1 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b2 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b5 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b10 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b20 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_variable (_internal b50 ~std_logic_vector{6~downto~0}~1328 0 30 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(18))(_sensitivity(0)(1))(_read(19)))))
      (line__29(_architecture 1 0 29 (_process (_simple)(_target(19)(20)(21)(22)(11)(16)(17)(12)(15)(13)(14))(_sensitivity(18)(20)(21)(22)(1))(_read(3)(4)(7)(5)(6)(10)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4537          1621256016952 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256016951 2021.05.17 15:53:36)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(13)(15)(17)(14)(16)(12)(18)(11))(_sensitivity(19)(21)(23)(24)(2))(_read(22)(25)(26)(27)(28)(29)(30)(4)(3)(10)(6)(9)(8)(7)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4537          1621256126067 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256126066 2021.05.17 15:55:26)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(16)(11)(14)(15)(12)(13)(18)(17))(_sensitivity(19)(21)(23)(24)(2))(_read(22)(25)(26)(27)(28)(29)(30)(3)(4)(10)(9)(7)(5)(8)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4533          1621256357242 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256357241 2021.05.17 15:59:17)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(20)(21)(22)(24)(25)(26)(27)(28)(29)(30)(13)(15)(18)(11)(17)(14)(16)(12))(_sensitivity(19)(21)(23)(24)(2))(_read(22)(25)(26)(27)(28)(29)(30)(4)(3)(6)(8)(7)(5)(10)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4458          1621256503223 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256503222 2021.05.17 16:01:43)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(21)(25)(26)(27)(28)(29)(30))(_sensitivity(19)(21)(23)(24)(2))(_read(7)(5)(6)(9)(10)(8)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4466          1621256553128 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256553127 2021.05.17 16:02:33)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(21)(23)(24)(25)(26)(27)(28)(29)(30))(_sensitivity(19)(21)(23)(24)(2))(_read(3)(6)(5)(9)(7)(10)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4505          1621256603761 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256603760 2021.05.17 16:03:23)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(11))(_sensitivity(19)(21)(23)(24)(2))(_read(25)(26)(27)(28)(29)(30)(4)(3)(9)(8)(10)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4505          1621256655239 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256655238 2021.05.17 16:04:15)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(11))(_sensitivity(19)(21)(23)(24)(2))(_read(25)(26)(27)(28)(29)(30)(3)(4)(6)(9)(10)(5)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4519          1621256665443 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621256665442 2021.05.17 16:04:25)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(11))(_sensitivity(19)(21)(23)(24)(2))(_read(25)(26)(27)(28)(29)(30)(9)(10)(7)(8)(5)(6)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4551          1621257098157 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621257098156 2021.05.17 16:11:38)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621256016852)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(2)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(14)(12)(16)(13)(18)(15)(11)(17))(_sensitivity(19)(21)(23)(24)(2))(_read(22)(25)(26)(27)(28)(29)(30)(3)(4)(9)(6)(7)(8)(10)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27765         1621257120502 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621257120501 2021.05.17 16:12:00)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(reset))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 5346          1621257312792 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621257312791 2021.05.17 16:15:12)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621257312629)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(2)(0))(_read(30)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(11)(12)(13)(14)(15)(16)(18)(17))(_sensitivity(19)(21)(2)(0))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(3)(4)(10)(9)(5)(7)(8)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5346          1621257354496 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621257354495 2021.05.17 16:15:54)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621257312629)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_signal (_internal initializare_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal initializare_euro ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_type (_internal stare 0 20 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 21 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal bn1 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn2 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn5 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn10 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn20 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_variable (_internal bn50 ~std_logic_vector{6~downto~0}~1328 0 32 (_process 1 )))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(29))(_sensitivity(2)(0))(_read(30)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(30)(16)(13)(17)(11)(12)(14)(18)(15))(_sensitivity(19)(21)(2)(0))(_read(20)(22)(23)(24)(25)(26)(27)(28)(29)(10)(9)(6)(8)(7)(5)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4418          1621257551503 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621257551502 2021.05.17 16:19:11)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621257551403)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(2)(0))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(18)(12)(11)(14)(15)(16)(17)(13))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(5)(10)(7)(8)(9)(6)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4413          1621257597630 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621257597629 2021.05.17 16:19:57)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621257551403)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(15)(18)(14)(12)(11)(16)(13)(17))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(9)(7)(10)(6)(5)(8)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4413          1621257647799 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621257647798 2021.05.17 16:20:47)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621257551403)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(11)(13)(17)(16)(14)(15)(18)(12))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(8)(6)(5)(10)(9)(7)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4413          1621257664599 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621257664598 2021.05.17 16:21:04)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621257551403)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(11)(14)(18)(16)(13)(12)(15)(17))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(3)(4)(7)(10)(8)(6)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27765         1621257718875 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621257718874 2021.05.17 16:21:58)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200780998)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(reset))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4418          1621258315584 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621258315584 2021.05.17 16:31:55)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621257551403)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(16)(11)(15)(12)(13)(14)(17)(18))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(3)(4)(5)(8)(9)(7)(6)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4202          1621266686067 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621266686066 2021.05.17 18:51:26)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266686020)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(12)(15)(17)(18)(16)(13)(14)(11))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2))(_read(8)(5)(6)(7)(9)(10)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27855         1621266728188 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621266728187 2021.05.17 18:52:08)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266728142)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(14))(_sensitivity(28)(65)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(15))(_sensitivity(69)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(66))(_sensitivity(25)(68)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(13))(_sensitivity(26)(62(1))(62(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4202          1621266778514 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621266778513 2021.05.17 18:52:58)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266686020)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(11)(13)(14)(12)(16)(18)(15)(17))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(1))(_read(3)(10)(9)(6)(5)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 28464         1621267111001 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621267111000 2021.05.17 18:58:31)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266728142)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)((i 2)))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
      (_port
        ((reset)(reset))
        ((clk)(clk))
        ((en_suma_introdusa)(en_suma_introdusa))
        ((en_da_rest)(en_da_rest))
        ((rest1)(rest1))
        ((rest2)(rest2))
        ((rest5)(rest5))
        ((rest10)(rest10))
        ((rest20)(rest20))
        ((rest50)(rest50))
        ((bn1)(bn1))
        ((bn2)(bn2))
        ((bn5)(bn5))
        ((bn10)(bn10))
        ((bn20)(bn20))
        ((bn50)(bn50))
        ((euro1)(euro1))
        ((euro2)(euro2))
        ((euro5)(euro5))
        ((euro10)(euro10))
        ((euro20)(euro20))
        ((euro50)(euro50))
      )
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(14))(_sensitivity(28)(65)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(15))(_sensitivity(69)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(66))(_sensitivity(25)(68)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(13))(_sensitivity(26)(62(1))(62(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000044 55 27855         1621267135309 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621267135308 2021.05.17 18:58:55)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266728142)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(14))(_sensitivity(28)(65)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(15))(_sensitivity(69)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(66))(_sensitivity(25)(68)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(13))(_sensitivity(26)(62(1))(62(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000044 55 27855         1621267424617 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621267424616 2021.05.17 19:03:44)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266728142)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(14))(_sensitivity(28)(65)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(15))(_sensitivity(69)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(66))(_sensitivity(25)(68)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(13))(_sensitivity(26)(62(1))(62(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000052 55 5175          1621267496924 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621267496923 2021.05.17 19:04:56)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(1)(2)(0))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(1)(2)(0))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)(5)(4)(6)(7)(8)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000044 55 27945         1621268690034 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621268690076 2021.05.17 19:24:50)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621268689930)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(start_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal start_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(56)(57)(58)(59))(_sensitivity(0))(_read(19)(20)(21)(30)(31)(32)(33)(34)(35)(60)(61)(62)(63)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(25))(_sensitivity(63(1))(63(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(28))(_sensitivity(25)(27)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(15))(_sensitivity(29)(66)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(16))(_sensitivity(70)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(29))(_sensitivity(27)(63(1))(63(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(26))(_sensitivity(27)(63(1))(63(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(65))(_sensitivity(26)(64)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(67))(_sensitivity(26)(69)))))
      (line__136(_architecture 9 0 136 (_assignment (_simple)(_target(14))(_sensitivity(27)(63(1))(63(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4205          1621276887306 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621276887305 2021.05.17 21:41:27)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266686020)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(13)(15)(14)(16)(12)(18)(17)(11))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2))(_read(0)(3)(5)(8)(7)(9)(6)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4205          1621276896510 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621276896509 2021.05.17 21:41:36)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266686020)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(15)(13)(18)(11)(17)(12)(14)(16))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2)(0))(_read(3)(8)(5)(6)(7)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4202          1621277446945 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621277446944 2021.05.17 21:50:46)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266686020)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(13)(11)(15)(17)(16)(18)(12)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2))(_read(10)(5)(6)(8)(9)(7)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4202          1621282411785 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621282411784 2021.05.17 23:13:31)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621266686020)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(11)(12)(16)(17)(18)(15)(13)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(1)(7)(8)(5)(10)(9)(6))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4418          1621282562231 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621282562231 2021.05.17 23:16:02)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621282562118)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_banconote ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0)(2))(_read(20)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(16)(14)(18)(11)(12)(13)(15)(17))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(4)(3)(6)(8)(10)(7)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27945         1621282656764 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621282656763 2021.05.17 23:17:36)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621268689930)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(start_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal start_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(56)(57)(58)(59))(_sensitivity(0))(_read(19)(20)(21)(30)(31)(32)(33)(34)(35)(60)(61)(62)(63)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(25))(_sensitivity(63(1))(63(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(28))(_sensitivity(25)(27)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(15))(_sensitivity(29)(66)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(16))(_sensitivity(70)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(29))(_sensitivity(27)(63(1))(63(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(26))(_sensitivity(27)(63(1))(63(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(65))(_sensitivity(26)(64)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(67))(_sensitivity(26)(69)))))
      (line__136(_architecture 9 0 136 (_assignment (_simple)(_target(14))(_sensitivity(27)(63(1))(63(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000044 55 27945         1621282714862 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621282714861 2021.05.17 23:18:34)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621268689930)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(start_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal start_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(56)(57)(58)(59))(_sensitivity(0))(_read(19)(20)(21)(30)(31)(32)(33)(34)(35)(60)(61)(62)(63)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(25))(_sensitivity(63(1))(63(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(28))(_sensitivity(25)(27)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(15))(_sensitivity(29)(66)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(16))(_sensitivity(70)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(29))(_sensitivity(27)(63(1))(63(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(26))(_sensitivity(27)(63(1))(63(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(65))(_sensitivity(26)(64)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(67))(_sensitivity(26)(69)))))
      (line__136(_architecture 9 0 136 (_assignment (_simple)(_target(14))(_sensitivity(27)(63(1))(63(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4202          1621282975584 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621282975583 2021.05.17 23:22:55)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621282975537)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(13)(16)(12)(14)(11)(15)(17)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2))(_read(7)(9)(10)(8)(5)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4202          1621283113683 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621283113682 2021.05.17 23:25:13)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621282975537)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(15)(11)(13)(14)(17)(16)(12)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2))(_read(8)(7)(5)(10)(6)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4565          1621283807172 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621283807171 2021.05.17 23:36:47)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621283741454)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(14)(15)(13)(18)(16)(12)(17)(11))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(1)(3)(4)(9)(6)(10)(5)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4697          1621283878611 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621283878610 2021.05.17 23:37:58)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621283741454)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(18)(12)(13)(15)(14)(16)(11)(17))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(9)(7)(6)(5)(10)(8)(3)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27945         1621283917111 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621283917110 2021.05.17 23:38:37)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621268689930)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(da_rest))
      ((enable)(start_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal da_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal start_rest ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(56)(57)(58)(59))(_sensitivity(0))(_read(19)(20)(21)(30)(31)(32)(33)(34)(35)(60)(61)(62)(63)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(25))(_sensitivity(63(1))(63(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(28))(_sensitivity(25)(27)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(15))(_sensitivity(29)(66)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(16))(_sensitivity(70)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(29))(_sensitivity(27)(63(1))(63(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(26))(_sensitivity(27)(63(1))(63(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(65))(_sensitivity(26)(64)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(67))(_sensitivity(26)(69)))))
      (line__136(_architecture 9 0 136 (_assignment (_simple)(_target(14))(_sensitivity(27)(63(1))(63(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4697          1621284123994 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621284123993 2021.05.17 23:42:03)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621283741454)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(17)(15)(12)(13)(16)(14)(11)(18))(_sensitivity(19)(21)(22)(23)(2))(_read(24)(25)(26)(27)(28)(29)(4)(1)(3)(6)(5)(10)(9)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4697          1621284184585 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621284184584 2021.05.17 23:43:04)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621283741454)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(14)(15)(16)(11)(12)(13)(18)(17))(_sensitivity(19)(21)(22)(23)(2)(1))(_read(24)(25)(26)(27)(28)(29)(8)(7)(5)(6)(9)(10)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4701          1621284257453 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621284257452 2021.05.17 23:44:17)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621283741454)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(18)(12)(17)(11)(15)(14)(16)(13))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(2)(1))(_read(3)(4)(9)(8)(10)(6)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4701          1621284362339 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621284362338 2021.05.17 23:46:02)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621283741454)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(17)(14)(11)(18)(16)(13)(15)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(1)(2))(_read(10)(6)(7)(8)(9)(5)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4701          1621284461443 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621284461442 2021.05.17 23:47:41)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621283741454)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal stare 0 15 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 16 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 3))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(19))(_sensitivity(0))(_read(20)(1)))))
      (line__30(_architecture 1 0 30 (_process (_simple)(_target(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(13)(15)(16)(18)(11)(17)(14)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(1)(2)(6)(5)(10)(7)(8)(9))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4592          1621284763254 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621284763253 2021.05.17 23:52:43)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(16)(17)(11)(12)(13)(14)(15)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(2)(3)(8)(5)(9)(6)(7)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 5169          1621284907156 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621284907155 2021.05.17 23:55:07)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(12)(11))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(10)(8)(5)(6)(7)(9)(2)(3)))))
      (line__116(_architecture 2 0 116 (_assignment (_simple)(_target(13))(_sensitivity(19)(5)))))
      (line__117(_architecture 3 0 117 (_assignment (_simple)(_target(14))(_sensitivity(20)(6)))))
      (line__118(_architecture 4 0 118 (_assignment (_simple)(_target(15))(_sensitivity(21)(7)))))
      (line__119(_architecture 5 0 119 (_assignment (_simple)(_target(16))(_sensitivity(22)(8)))))
      (line__120(_architecture 6 0 120 (_assignment (_simple)(_target(17))(_sensitivity(23)(9)))))
      (line__121(_architecture 7 0 121 (_assignment (_simple)(_target(18))(_sensitivity(24)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 8 -1
  )
)
I 000049 55 4205          1621285067235 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621285067234 2021.05.17 23:57:47)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(11)(16)(12)(13)(14)(15)(17)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(10)(7)(5)(6)(8)(9)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27974         1621285229482 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621285229481 2021.05.18 00:00:29)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__131(_architecture 9 0 131 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000049 55 5169          1621285482344 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621285482343 2021.05.18 00:04:42)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(11)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(8)(6)(9)(5)(7)(10)(2)(3)))))
      (line__116(_architecture 2 0 116 (_assignment (_simple)(_target(13))(_sensitivity(19)(5)))))
      (line__117(_architecture 3 0 117 (_assignment (_simple)(_target(14))(_sensitivity(20)(6)))))
      (line__118(_architecture 4 0 118 (_assignment (_simple)(_target(15))(_sensitivity(21)(7)))))
      (line__119(_architecture 5 0 119 (_assignment (_simple)(_target(16))(_sensitivity(22)(8)))))
      (line__120(_architecture 6 0 120 (_assignment (_simple)(_target(17))(_sensitivity(23)(9)))))
      (line__121(_architecture 7 0 121 (_assignment (_simple)(_target(18))(_sensitivity(24)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 8 -1
  )
)
I 000049 55 4592          1621285758568 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621285758567 2021.05.18 00:09:18)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(17)(16)(12)(15)(11)(13)(14)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(8)(6)(7)(10)(9)(5)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4592          1621285889033 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621285889032 2021.05.18 00:11:29)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(16)(17)(12)(13)(11)(14)(15)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(8)(9)(10)(6)(7)(5)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27974         1621285955048 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621285955047 2021.05.18 00:12:35)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__131(_architecture 9 0 131 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000049 55 4592          1621286268185 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621286268184 2021.05.18 00:17:48)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(14)(16)(13)(17)(15)(18)(12)(11))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(3)(2)(5)(6)(7)(10)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27977         1621286432762 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621286432761 2021.05.18 00:20:32)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)(0)))))
      (line__131(_architecture 9 0 131 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000044 55 27977         1621286544906 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621286544905 2021.05.18 00:22:24)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)(0)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__131(_architecture 9 0 131 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000052 55 5175          1621286589246 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621286589245 2021.05.18 00:23:09)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(2)(1)(0))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(2)(1)(0))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)(4)(5)(6)(7)(8)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000044 55 27977         1621287588572 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621287588571 2021.05.18 00:39:48)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)(0)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__131(_architecture 9 0 131 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000049 55 4724          1621288574233 algoritm
(_unit VHDL (rest 0 6 (algoritm 0 14 ))
  (_version v33)
  (_time 1621288574233 2021.05.18 00:56:14)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621284763201)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 9 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal stare 0 17 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 18 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 18 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(15)(17)(12)(11)(16)(18)(13)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(9)(7)(8)(10)(5)(6)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4703          1621288903532 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621288903531 2021.05.18 01:01:43)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(18)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(19)(20)(21)(22)(23)(24)(26)(1))(_read(25)(28)(29)(3)(2)(8)(6)(7)(5)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4706          1621289525732 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621289525732 2021.05.18 01:12:05)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(16)(18)(11)(15)(12)(17)(13)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(0)(2))(_read(28)(29)(3)(7)(10)(6)(9)(5)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27977         1621289538573 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621289538573 2021.05.18 01:12:18)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 133 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 135 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 137 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 139 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 140 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 141 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 143 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(en_afisare_rest))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 144 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 145 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)(0)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(65))(_sensitivity(24)(67)))))
      (line__131(_architecture 9 0 131 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000044 55 27869         1621289892430 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621289892429 2021.05.18 01:18:12)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)(0)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4706          1621289950223 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621289950222 2021.05.18 01:19:10)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(18)(13)(14)(12)(17)(15)(11)(16))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(0)(1)(2))(_read(28)(29)(3)(10)(7)(8)(9)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4818          1621290236901 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621290236900 2021.05.18 01:23:56)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(16)(11)(13)(12)(17)(15)(18)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2)(0))(_read(28)(29)(30)(9)(10)(7)(8)(5)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4818          1621290253054 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621290253053 2021.05.18 01:24:13)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(13)(14)(15)(11)(18)(16)(17)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(1)(0))(_read(28)(29)(30)(3)(5)(8)(9)(7)(6)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4818          1621291407523 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621291407523 2021.05.18 01:43:27)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(12)(11)(14)(15)(16)(17)(18)(13))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2)(0))(_read(28)(29)(30)(9)(5)(8)(7)(6)(10)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4818          1621291467358 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621291467358 2021.05.18 01:44:27)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(13)(14)(17)(11)(15)(16)(18)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(0)(2)(1))(_read(28)(29)(30)(6)(10)(7)(8)(9)(5)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4818          1621291492199 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621291492198 2021.05.18 01:44:52)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(11)(12)(13)(15)(16)(17)(14)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(0)(1))(_read(28)(29)(30)(3)(7)(9)(6)(8)(10)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4818          1621291502204 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621291502203 2021.05.18 01:45:02)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(15)(11)(12)(13)(14)(16)(18)(17))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(0)(2))(_read(28)(29)(30)(8)(9)(6)(7)(5)(10)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27869         1621291502269 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621291502269 2021.05.18 01:45:02)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(0)(24)(62)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
V 000056 55 2847          1621291502371 comportamentala
(_unit VHDL (distanta_introdusa 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1621291502370 2021.05.18 01:45:02)
  (_source (\./src/distanta_introdusa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200605285)
    (_use )
  )
  (_component
    (numarator_zecimal
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component numarator_zecimal )
    (_port
      ((enable)(enable_mii))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_mii))
    )
    (_use (_entity . numarator_zecimal)
    )
  )
  (_instantiation C2 0 18 (_component numarator_zecimal )
    (_port
      ((enable)(enable_sute))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_sute))
    )
    (_use (_entity . numarator_zecimal)
    )
  )
  (_instantiation C3 0 19 (_component numarator_zecimal )
    (_port
      ((enable)(enable_zeci))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((bcd)(distanta_zeci))
    )
    (_use (_entity . numarator_zecimal)
    )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000056 55 1772          1621291502427 comportamentala
(_unit VHDL (numarator_zecimal 0 5 (comportamentala 0 14 ))
  (_version v33)
  (_time 1621291502426 2021.05.18 01:45:02)
  (_source (\./src/numarator_zecimal_pentru_distanta.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200617304)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal enable_prev ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(5))(_sensitivity(1)(0)(2))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2976          1621291502514 comportamentala
(_unit VHDL (cost 0 6 (comportamentala 0 12 ))
  (_version v33)
  (_time 1621291502514 2021.05.18 01:45:02)
  (_source (\./src/cost_bilet.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200631788)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal cost ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal mii ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(0)(1)(3)(2)(9)(10)(11)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cost_bilet_sute)(distanta_mii)))(_target(6))(_sensitivity(1)))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((cost_bilet_zeci)(distanta_sute)))(_target(5))(_sensitivity(2)))))
      (line__28(_architecture 3 0 28 (_assignment (_simple)(_alias((cost_bilet_unit)(distanta_zeci)))(_target(4))(_sensitivity(3)))))
      (line__29(_architecture 4 0 29 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamentala 5 -1
  )
)
V 000056 55 1534          1621291502585 comportamentala
(_unit VHDL (verifica_bilet 0 5 (comportamentala 0 10 ))
  (_version v33)
  (_time 1621291502585 2021.05.18 01:45:02)
  (_source (\./src/verifica_bilet.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200640879)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . comportamentala 1 -1
  )
)
V 000045 55 7654          1621291502661 suma
(_unit VHDL (introducere_suma 0 5 (suma 0 12 ))
  (_version v33)
  (_time 1621291502661 2021.05.18 01:45:02)
  (_source (\./src/introducere_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200651615)
    (_use )
  )
  (_component
    (numarator_bancnote
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~1318 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 25 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn1))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn1))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C2 0 26 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn2))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn2))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C3 0 27 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn5))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn5))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C4 0 28 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn10))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn10))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C5 0 29 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn20))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn20))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_instantiation C6 0 30 (_component numarator_bancnote )
    (_port
      ((enable)(en_bn50))
      ((clk)(clock))
      ((reset)(reset))
      ((nr_bn)(bn50))
    )
    (_use (_entity . numarator_bancnote)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1210 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal s1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s5 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s10 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s20 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal s50 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal suma_i ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sensitivity(2)(1)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9))(_sensitivity(2)(19)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(2)(20)))))
      (line__50(_architecture 3 0 50 (_assignment (_simple)(_target(11))(_sensitivity(2)(21)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(12))(_sensitivity(2)(22)))))
      (line__52(_architecture 5 0 52 (_assignment (_simple)(_target(13))(_sensitivity(2)(23)))))
      (line__53(_architecture 6 0 53 (_assignment (_simple)(_target(14))(_sensitivity(2)(24)))))
      (line__54(_architecture 7 0 54 (_assignment (_simple)(_target(15))(_sensitivity(2)(31)))))
      (line__55(_architecture 8 0 55 (_assignment (_simple)(_target(16))(_sensitivity(2)(32)))))
      (line__56(_architecture 9 0 56 (_assignment (_simple)(_target(17))(_sensitivity(2)(33)))))
      (line__57(_architecture 10 0 57 (_assignment (_simple)(_target(18))(_sensitivity(2)(34)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . suma 11 -1
  )
)
V 000056 55 1746          1621291502856 comportamentala
(_unit VHDL (etapa_afisare 0 5 (comportamentala 0 12 ))
  (_version v33)
  (_time 1621291502855 2021.05.18 01:45:02)
  (_source (\./src/etape_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200669403)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal enable_prev ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(2)(1)(0))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
  )
  (_model . comportamentala 1 -1
  )
)
V 000056 55 1299          1621291502917 comportamentala
(_unit VHDL (divizor_de_frecventa 0 5 (comportamentala 0 9 ))
  (_version v33)
  (_time 1621291502916 2021.05.18 01:45:02)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200679204)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_div ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal count ~std_logic_vector{15~downto~0}~13 0 12 (_process 0 ((_others(i 2))))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamentala 1 -1
  )
)
V 000056 55 1959          1621291502983 comportamentala
(_unit VHDL (segment_decoder 0 6 (comportamentala 0 10 ))
  (_version v33)
  (_time 1621291502982 2021.05.18 01:45:02)
  (_source (\./src/decodificator_7_segmente.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200687717)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal segment ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 3 3 3 2 2 3 )
    (2 3 2 2 3 2 2 )
    (2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 3 )
    (3 2 2 2 3 3 2 )
    (2 3 2 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 3 3 3 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 1 -1
  )
)
V 000044 55 3712          1621291503056 arh
(_unit VHDL (afisare 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1621291503055 2021.05.18 01:45:03)
  (_source (\./src/afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200701113)
    (_use )
  )
  (_component
    (segment_decoder
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal segment ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (divizor_de_frecventa
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk_div ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 27 (_component segment_decoder )
    (_port
      ((digit)(cifra))
      ((segment)(catod))
    )
    (_use (_entity . segment_decoder)
    )
  )
  (_instantiation C2 0 28 (_component divizor_de_frecventa )
    (_port
      ((CLK)(clock))
      ((clk_div)(clk_slow))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data0 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal data1 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal data2 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal data3 ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~128 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal display ~std_logic_vector{3~downto~0}~1310 0 22 (_architecture (_uni ))))
    (_signal (_internal clk_slow ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni )(_event))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~1310 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal display_selection ~std_logic_vector{1~downto~0}~13 0 31 (_process 0 )))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(5)(7(3))(7(2))(7(1))(7(0))(9))(_sensitivity(8))(_read(3)(4)(1)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . arh 1 -1
  )
)
I 000052 55 1507          1621291503133 structurala
(_unit VHDL (debounce 0 5 (structurala 0 11 ))
  (_version v33)
  (_time 1621291503132 2021.05.18 01:45:03)
  (_source (\./src/debounce_button.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200710175)
    (_use )
  )
  (_object
    (_port (_internal btn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal btn_db ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal q2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal q3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(1))(_read(4)(5)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . structurala 2 -1
  )
)
V 000056 55 1704          1621291503191 comportamentala
(_unit VHDL (verificare_suma 0 6 (comportamentala 0 13 ))
  (_version v33)
  (_time 1621291503190 2021.05.18 01:45:03)
  (_source (\./src/verificare_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200718973)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(5))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamentala 1 -1
  )
)
V 000056 55 3948          1621291503261 comportamentala
(_unit VHDL (casa_bani 0 6 (comportamentala 0 13 ))
  (_version v33)
  (_time 1621291503260 2021.05.18 01:45:03)
  (_source (\./src/casa_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621212666823)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1222 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1234 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1234 0 11 (_entity (_inout ))))
    (_signal (_internal init_banca ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 3))))))
    (_signal (_internal init_suma ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(16)(17)(18)(20)(21)(19)(22)(23)(24))(_sensitivity(1)(2)(3)(0))(_read(16)(17)(18)(20)(21)(19)(5)(6)(7)(8)(9)(4)(14)(12)(13)(10)(11)(15)(22)(23)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000052 55 5175          1621291503344 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621291503344 2021.05.18 01:45:03)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(2)(0)(1))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(2)(0)(1))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(9)(5)(8)(6)(7)(4)(3)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
V 000056 55 2464          1621291503453 comportamentala
(_unit VHDL (pregatire_numar 0 6 (comportamentala 0 11 ))
  (_version v33)
  (_time 1621291503453 2021.05.18 01:45:03)
  (_source (\./src/numar_de_afisat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200756513)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal number ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_out ))))
    (_signal (_internal unit ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_signal (_internal nr ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamentala 7 -1
  )
)
V 000056 55 1753          1621291503512 comportamentala
(_unit VHDL (numarator_bancnote 0 5 (comportamentala 0 14 ))
  (_version v33)
  (_time 1621291503511 2021.05.18 01:45:03)
  (_source (\./src/numarator_bancnote.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200860992)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal nr_bn ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal count ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal enable_prev ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(1)(2))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000049 55 4706          1621291564991 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621291564990 2021.05.18 01:46:04)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(16)(17)(14)(11)(15)(13)(12)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(0)(2))(_read(28)(29)(3)(8)(7)(6)(10)(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 27869         1621291571187 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621291571186 2021.05.18 01:46:11)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 95 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 132 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 134 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 136 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 138 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 139 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 140 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 142 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 143 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 144 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__123(_architecture 1 0 123 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__127(_architecture 5 0 127 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__128(_architecture 6 0 128 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__129(_architecture 7 0 129 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)(0)))))
      (line__130(_architecture 8 0 130 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4818          1621291847584 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621291847583 2021.05.18 01:50:47)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(17)(16)(12)(13)(11)(15)(18)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(1)(0))(_read(28)(29)(30)(3)(9)(10)(5)(8)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4818          1621291959321 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621291959321 2021.05.18 01:52:39)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal stop_algoritm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(14)(17)(15)(11)(16)(18)(12)(13))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(0)(1)(2))(_read(28)(29)(30)(3)(7)(6)(8)(5)(10)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4706          1621292252520 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621292252519 2021.05.18 01:57:32)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(12)(14)(16)(13)(18)(11)(15)(17))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(1)(0))(_read(28)(29)(8)(7)(10)(5)(9)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4706          1621292287552 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621292287552 2021.05.18 01:58:07)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(11)(12)(13)(14)(16)(17)(18)(15))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2)(0))(_read(28)(29)(3)(10)(6)(5)(8)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000052 55 5175          1621292489273 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621292489273 2021.05.18 02:01:29)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 74 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(13))(_sensitivity(0)(2)(1))(_read(13)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__42(_architecture 2 0 42 (_process (_simple)(_target(16))(_sensitivity(0)(2)(1))(_read(14)(16)))))
      (line__52(_architecture 3 0 52 (_process (_simple)(_target(15))(_sensitivity(1))(_read(16)(6)(8)(3)(7)(0)(4)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000049 55 4706          1621293147061 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621293147060 2021.05.18 02:12:27)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(12)(11)(18)(13)(17)(16)(14)(15))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(0)(1))(_read(28)(29)(6)(9)(10)(8)(5)(7)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 28402         1621293572005 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621293572005 2021.05.18 02:19:32)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal clk_div ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
      )
    )
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component divizor_de_frecventa )
    (_port
      ((clk)(CLOCK))
      ((clk_div)(clk_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation C1 0 101 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 138 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 140 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 142 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 144 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 145 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 146 (_component REST )
    (_port
      ((clk)(clk_div))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 148 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 149 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 150 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 85 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 85 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 85 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 89 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 94 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 96 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk_div ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_process
      (line__102(_architecture 0 0 102 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__132(_architecture 4 0 132 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__133(_architecture 5 0 133 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__134(_architecture 6 0 134 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__135(_architecture 7 0 135 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)(0)))))
      (line__136(_architecture 8 0 136 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__141(_architecture 9 0 141 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000044 55 28400         1621293877953 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621293877952 2021.05.18 02:24:37)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621285178496)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal clk_div ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
      )
    )
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component divizor_de_frecventa )
    (_port
      ((clk)(CLOCK))
      ((clk_div)(clk_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation C1 0 101 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation C2 0 138 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation C3 0 140 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation C4 0 142 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation C5 0 144 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(en_bn1))
      ((en_bn2)(en_bn2))
      ((en_bn5)(en_bn5))
      ((en_bn10)(en_bn10))
      ((en_bn20)(en_bn20))
      ((en_bn50)(en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation C6 0 145 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation C7 0 146 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation C8 0 148 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation C9 0 149 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation C10 0 150 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 85 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 85 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 85 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 88 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 89 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 90 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 91 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 94 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 96 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk_div ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_process
      (line__102(_architecture 0 0 102 (_process (_simple)(_target(54)(55)(56)(57))(_sensitivity(0))(_read(17)(18)(19)(28)(29)(30)(31)(32)(33)(58)(59)(60)(61)))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_target(23))(_sensitivity(61(1))(61(0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_target(26))(_sensitivity(23)(25)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_target(13))(_sensitivity(27)(64)))))
      (line__132(_architecture 4 0 132 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(68)))))
      (line__133(_architecture 5 0 133 (_assignment (_simple)(_target(27))(_sensitivity(25)(61(1))(61(0))))))
      (line__134(_architecture 6 0 134 (_assignment (_simple)(_target(24))(_sensitivity(25)(61(1))(61(0))))))
      (line__135(_architecture 7 0 135 (_assignment (_simple)(_target(63))(_sensitivity(24)(62)(0)))))
      (line__136(_architecture 8 0 136 (_assignment (_simple)(_target(69))(_sensitivity(63)))))
      (line__141(_architecture 9 0 141 (_assignment (_simple)(_target(12))(_sensitivity(25)(61(1))(61(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 10 -1
  )
)
I 000049 55 4710          1621294131620 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621294131619 2021.05.18 02:28:51)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(17)(13)(16)(14)(18)(15)(11)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(1)(0))(_read(28)(29)(3)(7)(9)(6)(5)(8)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4710          1621294160449 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621294160448 2021.05.18 02:29:20)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(13)(17)(18)(11)(15)(16)(12)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(0)(1))(_read(28)(29)(3)(9)(10)(8)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4710          1621294190154 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621294190153 2021.05.18 02:29:50)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(11)(18)(17)(14)(15)(12)(13)(16))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(0)(2)(1))(_read(28)(29)(5)(8)(9)(6)(10)(7)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4710          1621294294583 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621294294582 2021.05.18 02:31:34)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 st6 (_to (i 0)(i 6)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(14)(17)(11)(13)(16)(18)(12)(15))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(1)(0))(_read(28)(29)(8)(9)(10)(7)(5)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4706          1621295240110 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621295240156 2021.05.18 02:47:20)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(12)(15)(13)(17)(11)(14)(16)(18))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(2)(0)(1))(_read(28)(29)(3)(10)(9)(5)(8)(7)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4706          1621295269372 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621295269372 2021.05.18 02:47:49)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(18)(11)(15)(13)(14)(16)(17)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(1)(2)(0))(_read(28)(29)(3)(8)(5)(7)(6)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 30315         1621331594321 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621331594320 2021.05.18 12:53:14)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621331593939)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal sw ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal sw_db ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEBOUNCER 0 138 (_component debounce )
    (_port
      ((sw)(en_bn1))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn1))
    )
  )
  (_instantiation DEBOUNCER1 0 139 (_component debounce )
    (_port
      ((sw)(en_bn2))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn2))
    )
  )
  (_instantiation DEBOUNCER2 0 140 (_component debounce )
    (_port
      ((sw)(en_bn5))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn5))
    )
  )
  (_instantiation DEBOUNCER3 0 141 (_component debounce )
    (_port
      ((sw)(en_bn10))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn10))
    )
  )
  (_instantiation DEBOUNCER4 0 142 (_component debounce )
    (_port
      ((sw)(en_bn20))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn20))
    )
  )
  (_instantiation DEBOUNCER5 0 143 (_component debounce )
    (_port
      ((sw)(en_bn50))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn50))
    )
  )
  (_instantiation ETAPA_DIN_AFISARE 0 145 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation DISTANTA 0 147 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation VERIFICARE_BILET 0 150 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation cost_bilet 0 152 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation suma_introdusa 0 155 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(db_en_bn1))
      ((en_bn2)(db_en_bn2))
      ((en_bn5)(db_en_bn5))
      ((en_bn10)(db_en_bn10))
      ((en_bn20)(db_en_bn20))
      ((en_bn50)(db_en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation VERIFICARE_SUMA_INTRODUSA 0 157 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation ALGORITM_DE_DAT_REST 0 159 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation CASA_DE_BANI 0 162 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation AFISAREA_RESTULUI 0 164 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation AFISARE_PE_PLACA 0 166 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_restituie_suma ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal db_en_bn1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn2 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn5 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn10 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn20 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn50 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__126(_architecture 1 0 126 (_assignment (_simple)(_target(13))(_sensitivity(28)(65)))))
      (line__127(_architecture 2 0 127 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(69)))))
      (line__128(_architecture 3 0 128 (_assignment (_simple)(_target(15))(_sensitivity(25)(69)(1)))))
      (line__129(_architecture 4 0 129 (_assignment (_simple)(_target(12))(_sensitivity(26)(62(1))(62(0))))))
      (line__131(_architecture 5 0 131 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__133(_architecture 7 0 133 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__134(_architecture 8 0 134 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)(0)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(70))(_sensitivity(64)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
V 000052 55 1505          1621331634526 structurala
(_unit VHDL (debounce 0 5 (structurala 0 11 ))
  (_version v33)
  (_time 1621331634525 2021.05.18 12:53:54)
  (_source (\./src/debounce_switch.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621331634455)
    (_use )
  )
  (_object
    (_port (_internal sw ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal sw_db ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal q2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal q3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(1))(_read(4)(5)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . structurala 2 -1
  )
)
I 000044 55 30549         1621331639004 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621331639003 2021.05.18 12:53:59)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621331593939)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal sw ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal sw_db ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEBOUNCER 0 138 (_component debounce )
    (_port
      ((sw)(en_bn1))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn1))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER1 0 139 (_component debounce )
    (_port
      ((sw)(en_bn2))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn2))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER2 0 140 (_component debounce )
    (_port
      ((sw)(en_bn5))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn5))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER3 0 141 (_component debounce )
    (_port
      ((sw)(en_bn10))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn10))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER4 0 142 (_component debounce )
    (_port
      ((sw)(en_bn20))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn20))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER5 0 143 (_component debounce )
    (_port
      ((sw)(en_bn50))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn50))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation ETAPA_DIN_AFISARE 0 145 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation DISTANTA 0 147 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation VERIFICARE_BILET 0 150 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation cost_bilet 0 152 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation suma_introdusa 0 155 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(db_en_bn1))
      ((en_bn2)(db_en_bn2))
      ((en_bn5)(db_en_bn5))
      ((en_bn10)(db_en_bn10))
      ((en_bn20)(db_en_bn20))
      ((en_bn50)(db_en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation VERIFICARE_SUMA_INTRODUSA 0 157 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation ALGORITM_DE_DAT_REST 0 159 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation CASA_DE_BANI 0 162 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation AFISAREA_RESTULUI 0 164 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation AFISARE_PE_PLACA 0 166 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_restituie_suma ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal db_en_bn1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn2 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn5 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn10 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn20 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn50 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__126(_architecture 1 0 126 (_assignment (_simple)(_target(13))(_sensitivity(28)(65)))))
      (line__127(_architecture 2 0 127 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(69)))))
      (line__128(_architecture 3 0 128 (_assignment (_simple)(_target(15))(_sensitivity(25)(69)(1)))))
      (line__129(_architecture 4 0 129 (_assignment (_simple)(_target(12))(_sensitivity(26)(62(1))(62(0))))))
      (line__131(_architecture 5 0 131 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__133(_architecture 7 0 133 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__134(_architecture 8 0 134 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)(0)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(70))(_sensitivity(64)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000049 55 4707          1621331667195 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621331667194 2021.05.18 12:54:27)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(18)(13)(11)(14)(15)(16)(17)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(1)(2)(8)(7)(6)(5)(9)(10))(_read(28)(29)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4707          1621331676981 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621331676981 2021.05.18 12:54:36)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(12)(17)(11)(14)(15)(16)(18)(13))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(9)(10)(5)(7)(6)(8)(2)(1))(_read(28)(29)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000049 55 4707          1621331776012 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621331776011 2021.05.18 12:56:16)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(13)(17)(18)(16)(15)(11)(12)(14))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(8)(7)(10)(5)(6)(9)(1)(2))(_read(28)(29)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
I 000044 55 30549         1621334180933 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621334180932 2021.05.18 13:36:20)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621331593939)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal sw ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal sw_db ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEBOUNCER 0 138 (_component debounce )
    (_port
      ((sw)(en_bn1))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn1))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER1 0 139 (_component debounce )
    (_port
      ((sw)(en_bn2))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn2))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER2 0 140 (_component debounce )
    (_port
      ((sw)(en_bn5))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn5))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER3 0 141 (_component debounce )
    (_port
      ((sw)(en_bn10))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn10))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER4 0 142 (_component debounce )
    (_port
      ((sw)(en_bn20))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn20))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER5 0 143 (_component debounce )
    (_port
      ((sw)(en_bn50))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn50))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation ETAPA_DIN_AFISARE 0 145 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation DISTANTA 0 147 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation VERIFICARE_BILET 0 150 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation cost_bilet 0 152 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation suma_introdusa 0 155 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(db_en_bn1))
      ((en_bn2)(db_en_bn2))
      ((en_bn5)(db_en_bn5))
      ((en_bn10)(db_en_bn10))
      ((en_bn20)(db_en_bn20))
      ((en_bn50)(db_en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation VERIFICARE_SUMA_INTRODUSA 0 157 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation ALGORITM_DE_DAT_REST 0 159 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation CASA_DE_BANI 0 162 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation AFISAREA_RESTULUI 0 164 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation AFISARE_PE_PLACA 0 166 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_restituie_suma ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal db_en_bn1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn2 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn5 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn10 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn20 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn50 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__126(_architecture 1 0 126 (_assignment (_simple)(_target(13))(_sensitivity(28)(65)))))
      (line__127(_architecture 2 0 127 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(69)))))
      (line__128(_architecture 3 0 128 (_assignment (_simple)(_target(15))(_sensitivity(25)(69)(1)))))
      (line__129(_architecture 4 0 129 (_assignment (_simple)(_target(12))(_sensitivity(26)(62(1))(62(0))))))
      (line__131(_architecture 5 0 131 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__133(_architecture 7 0 133 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__134(_architecture 8 0 134 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)(0)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(70))(_sensitivity(64)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
V 000056 55 2976          1621335176115 comportamentala
(_unit VHDL (cost 0 6 (comportamentala 0 12 ))
  (_version v33)
  (_time 1621335176114 2021.05.18 13:52:56)
  (_source (\./src/cost_bilet.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200631788)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal cost ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal mii ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal sute ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal zeci ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(9)(10)(11)(1)(2)(0)(3)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cost_bilet_sute)(distanta_mii)))(_target(6))(_sensitivity(1)))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((cost_bilet_zeci)(distanta_sute)))(_target(5))(_sensitivity(2)))))
      (line__28(_architecture 3 0 28 (_assignment (_simple)(_alias((cost_bilet_unit)(distanta_zeci)))(_target(4))(_sensitivity(3)))))
      (line__29(_architecture 4 0 29 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamentala 5 -1
  )
)
V 000044 55 30549         1621335179149 cod
(_unit VHDL (automat 0 6 (cod 0 13 ))
  (_version v33)
  (_time 1621335179148 2021.05.18 13:52:59)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621331593939)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal sw ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal sw_db ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (etapa_afisare
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal etapa_curenta ~std_logic_vector{1~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
    (distanta_introdusa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_mii ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_sute ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal enable_zeci ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~134 0 16 (_entity (_out ))))
      )
    )
    (verifica_bilet
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1320 0 32 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (cost
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal distanta_mii ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_sute ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal distanta_zeci ~std_logic_vector{3~downto~0}~1326 0 37 (_entity (_in ))))
        (_port (_internal cost_bilet_unit ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_zeci ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet_sute ~std_logic_vector{3~downto~0}~1332 0 38 (_entity (_out ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1334 0 39 (_entity (_out ))))
      )
    )
    (introducere_suma
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal exista_bilet ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal bn_introduse1 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse2 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse5 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse10 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse20 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal bn_introduse50 ~std_logic_vector{6~downto~0}~1346 0 44 (_entity (_out ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1348 0 45 (_entity (_out ))))
        (_port (_internal suma_introdusa_unit ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_zeci ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
        (_port (_internal suma_introdusa_sute ~std_logic_vector{3~downto~0}~1354 0 46 (_entity (_out ))))
      )
    )
    (verificare_suma
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal cost_bilet ~std_logic_vector{6~downto~0}~1358 0 50 (_entity (_in ))))
        (_port (_internal enable_rest ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~1360 0 52 (_entity (_out ))))
      )
    )
    (REST
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~13100 0 69 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~13112 0 70 (_entity (_in ))))
        (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~13124 0 72 (_entity (_out ))))
      )
    )
    (casa_bani
      (_object
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal en_suma_introdusa ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal en_da_rest ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1372 0 63 (_entity (_in ))))
        (_port (_internal bn1 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn2 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn5 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn10 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn20 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal bn50 ~std_logic_vector{6~downto~0}~1384 0 64 (_entity (_in ))))
        (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
        (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1396 0 65 (_entity (_inout ))))
      )
    )
    (afisare_rest
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~13126 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r5 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r10 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r20 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal r50 ~std_logic_vector{6~downto~0}~13138 0 77 (_entity (_in ))))
        (_port (_internal digit0 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit1 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
        (_port (_internal digit2 ~std_logic_vector{3~downto~0}~13144 0 78 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data0 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1314 0 27 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEBOUNCER 0 138 (_component debounce )
    (_port
      ((sw)(en_bn1))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn1))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER1 0 139 (_component debounce )
    (_port
      ((sw)(en_bn2))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn2))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER2 0 140 (_component debounce )
    (_port
      ((sw)(en_bn5))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn5))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER3 0 141 (_component debounce )
    (_port
      ((sw)(en_bn10))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn10))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER4 0 142 (_component debounce )
    (_port
      ((sw)(en_bn20))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn20))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation DEBOUNCER5 0 143 (_component debounce )
    (_port
      ((sw)(en_bn50))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((sw_db)(db_en_bn50))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation ETAPA_DIN_AFISARE 0 145 (_component etapa_afisare )
    (_port
      ((enable)(confirm))
      ((clk)(CLOCK))
      ((reset)(reset))
      ((etapa_curenta)(etapa))
    )
    (_use (_entity . etapa_afisare)
    )
  )
  (_instantiation DISTANTA 0 147 (_component distanta_introdusa )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((enable_mii)(en_mii))
      ((enable_sute)(en_sute))
      ((enable_zeci)(en_zeci))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
    )
    (_use (_entity . distanta_introdusa)
    )
  )
  (_instantiation VERIFICARE_BILET 0 150 (_component verifica_bilet )
    (_port
      ((enable)(confirm_dist))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((exista_bilet)(e_bilet))
    )
    (_use (_entity . verifica_bilet)
    )
  )
  (_instantiation cost_bilet 0 152 (_component cost )
    (_port
      ((enable)(en_calcul_cost))
      ((distanta_mii)(mii))
      ((distanta_sute)(sute))
      ((distanta_zeci)(zeci))
      ((cost_bilet_unit)(cost_u))
      ((cost_bilet_zeci)(cost_z))
      ((cost_bilet_sute)(cost_s))
      ((cost_bilet)(cost_b))
    )
    (_use (_entity . cost)
    )
  )
  (_instantiation suma_introdusa 0 155 (_component introducere_suma )
    (_port
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((exista_bilet)(intr_suma))
      ((en_bn1)(db_en_bn1))
      ((en_bn2)(db_en_bn2))
      ((en_bn5)(db_en_bn5))
      ((en_bn10)(db_en_bn10))
      ((en_bn20)(db_en_bn20))
      ((en_bn50)(db_en_bn50))
      ((bn_introduse1)(b1))
      ((bn_introduse2)(b2))
      ((bn_introduse5)(b5))
      ((bn_introduse10)(b10))
      ((bn_introduse20)(b20))
      ((bn_introduse50)(b50))
      ((suma_introdusa)(suma))
      ((suma_introdusa_unit)(suma_u))
      ((suma_introdusa_zeci)(suma_z))
      ((suma_introdusa_sute)(suma_s))
    )
    (_use (_entity . introducere_suma)
    )
  )
  (_instantiation VERIFICARE_SUMA_INTRODUSA 0 157 (_component verificare_suma )
    (_port
      ((enable)(intr_suma))
      ((suma_introdusa)(suma))
      ((cost_bilet)(cost_b))
      ((enable_rest)(en_rest))
      ((suma_suficienta)(suma_suficienta))
      ((suma_rest)(sum_rest))
    )
    (_use (_entity . verificare_suma)
    )
  )
  (_instantiation ALGORITM_DE_DAT_REST 0 159 (_component REST )
    (_port
      ((clk)(CLOCK))
      ((reset)(init_rest))
      ((enable)(en_alg_rest))
      ((suma_rest)(sum_rest))
      ((suma_introdusa)(suma))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
      ((rest_imposibil)(rest_imposibil))
      ((stop_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
    )
    (_use (_entity . rest)
    )
  )
  (_instantiation CASA_DE_BANI 0 162 (_component casa_bani )
    (_port
      ((reset)(reset))
      ((clk)(CLOCK))
      ((en_suma_introdusa)(confirm_suma))
      ((en_da_rest)(rest_gata))
      ((rest1)(r1))
      ((rest2)(r2))
      ((rest5)(r5))
      ((rest10)(r10))
      ((rest20)(r20))
      ((rest50)(r50))
      ((bn1)(b1))
      ((bn2)(b2))
      ((bn5)(b5))
      ((bn10)(b10))
      ((bn20)(b20))
      ((bn50)(b50))
      ((euro1)(e1))
      ((euro2)(e2))
      ((euro5)(e5))
      ((euro10)(e10))
      ((euro20)(e20))
      ((euro50)(e50))
    )
    (_use (_entity . casa_bani)
    )
  )
  (_instantiation AFISAREA_RESTULUI 0 164 (_component afisare_rest )
    (_port
      ((enable)(rest_gata))
      ((CLOCK)(CLOCK))
      ((reset)(reset))
      ((suma_rest)(sum_rest))
      ((r1)(r1))
      ((r2)(r2))
      ((r5)(r5))
      ((r10)(r10))
      ((r20)(r20))
      ((r50)(r50))
      ((digit0)(rest_u))
      ((digit1)(rest_z))
      ((digit2)(rest_s))
    )
    (_use (_entity . afisare_rest)
    )
  )
  (_instantiation AFISARE_PE_PLACA 0 166 (_component afisare )
    (_port
      ((CLOCK)(CLOCK))
      ((data0)(cifra0))
      ((data1)(cifra1))
      ((data2)(cifra2))
      ((data3)(cifra3))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal confirm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en_mii ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_sute ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_zeci ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal en_bn50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LD_lipsa_bilet ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_suma_insuficienta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_rest_imposibil ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal LD_restituie_suma ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1348 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1358 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1372 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1384 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1396 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13100 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13112 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13124 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13126 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13144 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13146 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal mii ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal sute ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal zeci ~std_logic_vector{3~downto~0}~13146 0 81 (_architecture (_uni ))))
    (_signal (_internal mii_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal sute_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal zeci_db ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal confirm_dist ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal confirm_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal e_bilet ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal en_calcul_cost ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal intr_suma ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal cost_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal cost_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_u ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_z ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal suma_s ~std_logic_vector{3~downto~0}~13146 0 84 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13148 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal cost_b ~std_logic_vector{6~downto~0}~13148 0 85 (_architecture (_uni ))))
    (_signal (_internal b1 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b2 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b5 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b10 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b20 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal b50 ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal suma ~std_logic_vector{6~downto~0}~13148 0 86 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r2 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r5 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r10 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r20 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal r50 ~std_logic_vector{6~downto~0}~13148 0 87 (_architecture (_uni ))))
    (_signal (_internal e1 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e2 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e5 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e10 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e20 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal e50 ~std_logic_vector{6~downto~0}~13148 0 88 (_architecture (_uni ))))
    (_signal (_internal cifra0 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra1 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra2 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal cifra3 ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_s ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_z ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_signal (_internal rest_u ~std_logic_vector{3~downto~0}~13146 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13150 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal etapa ~std_logic_vector{1~downto~0}~13150 0 90 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal en_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_alg_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_suficienta ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal en_afisare_rest ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal sum_rest ~std_logic_vector{6~downto~0}~13148 0 92 (_architecture (_uni ))))
    (_signal (_internal rest_gata ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal db_en_bn1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn2 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn5 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn10 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn20 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal db_en_bn50 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(55)(56)(57)(58))(_sensitivity(0))(_read(18)(19)(20)(29)(30)(31)(32)(33)(34)(59)(60)(61)(62)))))
      (line__126(_architecture 1 0 126 (_assignment (_simple)(_target(13))(_sensitivity(28)(65)))))
      (line__127(_architecture 2 0 127 (_assignment (_simple)(_alias((LD_rest_imposibil)(rest_imposibil)))(_target(14))(_sensitivity(69)))))
      (line__128(_architecture 3 0 128 (_assignment (_simple)(_target(15))(_sensitivity(25)(69)(1)))))
      (line__129(_architecture 4 0 129 (_assignment (_simple)(_target(12))(_sensitivity(26)(62(1))(62(0))))))
      (line__131(_architecture 5 0 131 (_assignment (_simple)(_target(24))(_sensitivity(62(1))(62(0))))))
      (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(27))(_sensitivity(24)(26)))))
      (line__133(_architecture 7 0 133 (_assignment (_simple)(_target(28))(_sensitivity(26)(62(1))(62(0))))))
      (line__134(_architecture 8 0 134 (_assignment (_simple)(_target(25))(_sensitivity(26)(62(1))(62(0))))))
      (line__135(_architecture 9 0 135 (_assignment (_simple)(_target(64))(_sensitivity(25)(63)(0)))))
      (line__136(_architecture 10 0 136 (_assignment (_simple)(_target(70))(_sensitivity(64)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . cod 11 -1
  )
)
I 000049 55 4710          1621339310887 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621339310887 2021.05.18 15:01:50)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(18)(11)(14)(15)(12)(13)(16)(17))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(1)(2)(5)(10)(6)(9)(7)(8))(_read(28)(29)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
V 000052 55 5175          1621342926294 arhitectura
(_unit VHDL (afisare_rest 0 6 (arhitectura 0 13 ))
  (_version v33)
  (_time 1621342926294 2021.05.18 16:02:06)
  (_source (\./src/afisare_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621200745658)
    (_use )
  )
  (_component
    (pregatire_numar
      (_object
        (_port (_internal number ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal nr_unit ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_zeci ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
        (_port (_internal nr_sute ~std_logic_vector{3~downto~0}~1320 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 72 (_component pregatire_numar )
    (_port
      ((number)(displayed_number))
      ((nr_unit)(digit0))
      ((nr_zeci)(digit1))
      ((nr_sute)(digit2))
    )
    (_use (_entity . pregatire_numar)
    )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r2 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r5 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r10 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r20 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal r50 ~std_logic_vector{6~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit0 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit1 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal digit2 ~std_logic_vector{3~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal one_second_counter ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal one_second_enable ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal displayed_number ~std_logic_vector{6~downto~0}~1322 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal count ~std_logic_vector{3~downto~0}~1324 0 23 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(13))(_sensitivity(0)(2)(1))(_read(13)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(14))(_sensitivity(13)))))
      (line__40(_architecture 2 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(2)(1))(_read(14)(16)))))
      (line__50(_architecture 3 0 50 (_process (_simple)(_target(15))(_sensitivity(1))(_read(16)(0)(3)(4)(6)(9)(5)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 2 3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 3 2 3 2 2 )
    (2 3 3 2 2 3 2 )
  )
  (_model . arhitectura 4 -1
  )
)
I 000049 55 4710          1621344102342 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621344102341 2021.05.18 16:21:42)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(0)(1))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(17)(15)(11)(13)(16)(18)(14)(12))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(10)(9)(5)(2)(6)(7)(8)(1))(_read(28)(29)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
V 000049 55 4710          1621344106150 algoritm
(_unit VHDL (rest 0 5 (algoritm 0 13 ))
  (_version v33)
  (_time 1621344106149 2021.05.18 16:21:46)
  (_source (\./src/algoritm_de_dat_rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621288903446)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal suma_rest ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal suma_introdusa ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal euro1 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro2 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro5 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro10 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro20 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal euro50 ~std_logic_vector{6~downto~0}~1214 0 8 (_entity (_in ))))
    (_port (_internal rest_imposibil ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal stop_rest ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal rest1 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest2 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest5 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest10 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest20 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_port (_internal rest50 ~std_logic_vector{6~downto~0}~1226 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal bn1 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn2 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn5 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn10 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn20 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal bn50 ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal REST ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal stare 0 16 (_enum st0 st1 st2 st3 st4 st5 (_to (i 0)(i 5)))))
    (_signal (_internal st stare 0 17 (_architecture (_uni ))))
    (_signal (_internal st_next stare 0 17 (_architecture (_uni ))))
    (_signal (_internal init_euro ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal init_rest ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(26))(_sensitivity(1)(0))(_read(27)(2)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(17)(12)(16)(14)(18)(13)(15)(11))(_sensitivity(19)(20)(21)(22)(23)(24)(25)(26)(27)(9)(10)(5)(1)(6)(7)(8)(2))(_read(28)(29)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . algoritm 2 -1
  )
)
