INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprout/Desktop/lab8/project_1/project_1.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprout/Desktop/lab8/project_1/project_1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
