Info: Starting: Create simulation model
Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/fir_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fir_test.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 30, Bankcount 1, CoefBitWidth 8
Info: fir_test: Generating fir_test "fir_test" for SIM_VERILOG
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 30, Bankcount 1, Latency 16, CoefBitWidth 8
Info: fir_compiler_ii_0: "fir_test" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: rst_controller: "fir_test" instantiated altera_reset_controller "rst_controller"
Info: fir_test: Done "fir_test" with 3 modules, 24 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/fir_test.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/fir_test.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test.qsys --synthesis=VERILOG --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/fir_test/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/fir_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fir_test.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 30, Bankcount 1, CoefBitWidth 8
Info: fir_test: Generating fir_test "fir_test" for QUARTUS_SYNTH
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 30, Bankcount 1, Latency 16, CoefBitWidth 8
Info: fir_compiler_ii_0: "fir_test" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: rst_controller: "fir_test" instantiated altera_reset_controller "rst_controller"
Info: fir_test: Done "fir_test" with 3 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
