high-speed CMOS circuits; parallel dynamic logic; speed-enhanced skewed static
	logic; parallel-connected transistors; low-voltage operation; logic
	synthesis; carry lookahead adders; delay; power-delay product;
	back-bias effect; stacked transistors; 32 bit; 0.25 micron
