transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v}
vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmults.v}
vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qadd.v}

vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL/tb_mul2vector.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_mul2vector

add wave *
view structure
view signals
run -all
