{'role': 'system', 'content': 'You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     '}
{'role': 'user', 'content': '// Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.\n\nmodule top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n\toutput start_shifting);'}
{'assistant': 'module top_module(
	input clk,
	input reset,
	input data,
	output start_shifting);

	// State declaration
	reg [2:0] state;
	reg start_shifting;

	// Next state logic
	always @(posedge clk, posedge reset)
	begin
		if (reset)
			state <= 3'b000;
		else
		begin
			case(state)
				3'b000: if (data) state <= 3'b001; else state <= 3'b000;
				3'b001: if (data) state <= 3'b010; else state <= 3'b000;
				3'b010: if (data) state <= 3'b011; else state <= 3'b000;
				3'b011: if (data) state <= 3'b100; else state <= 3'b000;
				3'b100: if (data) state <= 3'b101; else state <= 3'b000;
				3'b101: if (data) state <= 3'b110; else state <= 3'b000;
				3'b110: if (data) state <= 3'b111; else state <= 3'b000;
				3'b111: if (data) state <= 3'b111; else state <= 3'b000;
			endcase
		end
	end
	
	// Output logic
	always @(state)
	begin
		if (state == 3'b111)
			start_shifting <= 1'b1;
		else
			start_shifting <= 1'b0;
	end

endmodule'}

 Iteration rank: -1
