<epsilon> 0
the 1
latch 5
circuits 6
21 7
and 8
22 9
of 4
output 2
data 3
are 10
a 13
subsequent 14
clock 15
signal 16
ck 17
until 12
maintained 11
is 18
applied 19
. 20
