
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000816                       # Number of seconds simulated
sim_ticks                                   815656000                       # Number of ticks simulated
final_tick                                  815656000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126733                       # Simulator instruction rate (inst/s)
host_op_rate                                   246030                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43996932                       # Simulator tick rate (ticks/s)
host_mem_usage                                 447972                       # Number of bytes of host memory used
host_seconds                                    18.54                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          90112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         493504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             583616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        90112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       147200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          147200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         110477947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         605039379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             715517326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    110477947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110477947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180468237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180468237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180468237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        110477947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        605039379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            895985563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000145813250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9120                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3193                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 557632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  183936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  583680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               204352                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    407                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   299                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     815654000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9120                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    399.758099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.502960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.161829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          498     26.89%     26.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          436     23.54%     50.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          197     10.64%     61.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          114      6.16%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      4.00%     71.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      4.10%     75.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           63      3.40%     78.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      2.65%     81.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          345     18.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1852                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.771429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.219321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.578742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            104     59.43%     59.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            49     28.00%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      4.00%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.14%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.14%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      2.86%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.57%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      1.14%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.422857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.403516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              136     77.71%     77.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.43%     81.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     17.71%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        87296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       470336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       183936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 107025510.754533767700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 576635248.192865610123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225506831.311239063740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54989250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    268874750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19597256250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39027.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34868.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6137568.51                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    160495250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               323864000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   43565000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18420.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37170.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       683.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    715.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    250.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66243.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9417660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4990425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                38034780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11927700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             84435810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       265656480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5663040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          7631940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              490628715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            601.514260                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            626733250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       805000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     29498750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     14748250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     161969750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    582634250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3884160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2037915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24168900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3074580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             85627110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3469920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       203758470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        42247680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         21502680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              448808925                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            550.242903                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            618775500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5185000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     61911250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    110021500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     166735500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    446842750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  230921                       # Number of BP lookups
system.cpu.branchPred.condPredicted            230921                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8362                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               178753                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32159                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                528                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          178753                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              99516                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            79237                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4050                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      890802                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165615                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           127                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      270395                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           326                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       815656000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1631313                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             313303                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2626247                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      230921                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             131675                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1221111                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  187                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1244                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          250                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    270180                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2611                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1544756                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.287041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.638839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   782111     50.63%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6492      0.42%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53007      3.43%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    53359      3.45%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    22539      1.46%     59.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75396      4.88%     64.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17466      1.13%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41926      2.71%     68.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   492460     31.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1544756                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.141555                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.609898                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   284313                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                521745                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    705834                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 24245                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8619                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4991504                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8619                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   296929                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  230320                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7441                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    714934                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                286513                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4955395                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  19919                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 166853                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  93402                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5657699                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10945354                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4742153                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3755304                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   480706                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    119333                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               882516                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170389                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             55893                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18743                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4888738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 240                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4791667                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3362                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          327840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       462489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1544756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.101892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.876453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              536787     34.75%     34.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               76668      4.96%     39.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125736      8.14%     47.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109858      7.11%     54.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              158077     10.23%     65.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144323      9.34%     74.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              131808      8.53%     83.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              102810      6.66%     89.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              158689     10.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1544756                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17797     10.43%     10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1078      0.63%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    157      0.09%     11.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     23      0.01%     11.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   935      0.55%     11.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    7      0.00%     11.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             74564     43.68%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            62564     36.65%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1557      0.91%     92.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   864      0.51%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             10983      6.43%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              160      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8495      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2132720     44.51%     44.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12587      0.26%     44.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1606      0.03%     44.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566326     11.82%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  722      0.02%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26729      0.56%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1810      0.04%     57.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390124      8.14%     65.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                803      0.02%     65.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.83%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9980      0.21%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.56%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               307043      6.41%     84.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125283      2.61%     87.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          572611     11.95%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41120      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4791667                       # Type of FU issued
system.cpu.iq.rate                           2.937307                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      170689                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035622                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5684105                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2471173                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2030032                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5618036                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2745740                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2722827                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2067674                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2886187                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140911                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        45836                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9971                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2569                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4523                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8619                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  146997                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 29179                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4888978                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1665                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                882516                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170389                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                152                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1520                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 26429                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             99                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2903                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7849                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10752                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4773688                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                875167                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17979                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1040769                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   184688                       # Number of branches executed
system.cpu.iew.exec_stores                     165602                       # Number of stores executed
system.cpu.iew.exec_rate                     2.926286                       # Inst execution rate
system.cpu.iew.wb_sent                        4757604                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4752859                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3145203                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4978505                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.913518                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.631757                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          327900                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8537                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1495107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.050709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.252967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       592281     39.61%     39.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       133417      8.92%     48.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       110729      7.41%     55.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62949      4.21%     60.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       104679      7.00%     67.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53889      3.60%     70.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56480      3.78%     74.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55090      3.68%     78.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       325593     21.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1495107                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                325593                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6058551                       # The number of ROB reads
system.cpu.rob.rob_writes                     9828144                       # The number of ROB writes
system.cpu.timesIdled                             860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           86557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.694332                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.694332                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.440234                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.440234                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4428028                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1733735                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3739228                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2681203                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    781422                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   985642                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1418957                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.215359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              718237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.342991                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.215359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1811933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1811933                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       713452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          713452                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159019                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       872471                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           872471                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       872471                       # number of overall hits
system.cpu.dcache.overall_hits::total          872471                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28238                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1402                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        29640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        29640                       # number of overall misses
system.cpu.dcache.overall_misses::total         29640                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1658404500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1658404500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     89488498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     89488498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1747892998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1747892998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1747892998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1747892998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       741690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       741690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       902111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       902111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       902111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       902111                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038073                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008740                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032856                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58729.531128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58729.531128                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63829.171184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63829.171184                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58970.748920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58970.748920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58970.748920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58970.748920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40251                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          713                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               622                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.712219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   101.857143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2300                       # number of writebacks
system.cpu.dcache.writebacks::total              2300                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21814                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        21929                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21929                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21929                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21929                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6424                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1287                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7711                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7711                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    425375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    425375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     85320498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     85320498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    510695498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    510695498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    510695498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    510695498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008548                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66216.531756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66216.531756                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66294.093240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66294.093240                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66229.477111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66229.477111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66229.477111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66229.477111                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7455                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.587473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              107729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               896                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.233259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.587473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            541768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           541768                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       268316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          268316                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       268316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           268316                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       268316                       # number of overall hits
system.cpu.icache.overall_hits::total          268316                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1864                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1864                       # number of overall misses
system.cpu.icache.overall_misses::total          1864                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124144000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124144000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    124144000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124144000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124144000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124144000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       270180                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       270180                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       270180                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       270180                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       270180                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       270180                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006899                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006899                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006899                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006899                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006899                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66600.858369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66600.858369                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66600.858369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66600.858369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66600.858369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66600.858369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          896                       # number of writebacks
system.cpu.icache.writebacks::total               896                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          455                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          455                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    100113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    100113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    100113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    100113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    100113000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    100113000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005215                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71052.519517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71052.519517                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71052.519517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71052.519517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71052.519517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71052.519517                       # average overall mshr miss latency
system.cpu.icache.replacements                    896                       # number of replacements
system.membus.snoop_filter.tot_requests         17471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    815656000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2300                       # Transaction distribution
system.membus.trans_dist::WritebackClean          896                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5155                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1287                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1287                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6424                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       640704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       640704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  788160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9120                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001535                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039152                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9106     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9120                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31995000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7485247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40528748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
