Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Jun 28 14:52:50 2021
| Host             : DESKTOP-LII7R1O running 64-bit major release  (build 9200)
| Command          : report_power -file CSSTE_wrapper_power_routed.rpt -pb CSSTE_wrapper_power_summary_routed.pb -rpx CSSTE_wrapper_power_routed.rpx
| Design           : CSSTE_wrapper
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 42.547 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 41.340                           |
| Device Static (W)        | 1.207                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 18.1                             |
| Junction Temperature (C) | 106.9                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     6.817 |     5644 |       --- |             --- |
|   LUT as Logic           |     6.392 |     2650 |    101400 |            2.61 |
|   CARRY4                 |     0.190 |       77 |     25350 |            0.30 |
|   F7/F8 Muxes            |     0.131 |      679 |    101400 |            0.67 |
|   Register               |     0.069 |     1396 |    202800 |            0.69 |
|   BUFG                   |     0.018 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |     0.016 |      640 |     35000 |            1.83 |
|   Others                 |     0.000 |       28 |       --- |             --- |
| Signals                  |    12.858 |     3918 |       --- |             --- |
| Block RAM                |     0.112 |        1 |       325 |            0.31 |
| I/O                      |    21.554 |       44 |       400 |           11.00 |
| Static Power             |     1.207 |          |           |                 |
| Total                    |    42.547 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    20.875 |      19.867 |      1.008 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.853 |       0.785 |      0.068 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     6.064 |       6.063 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.042 |       0.009 |      0.033 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| CSSTE_wrapper  |    41.340 |
|   CSSTE_i      |    19.621 |
|     RAM_B_0    |     0.434 |
|       inst     |     0.434 |
|     SCPUC_0    |     4.828 |
|       inst     |     4.766 |
|     U10        |     0.371 |
|       inst     |     0.371 |
|     U2         |     0.714 |
|       U0       |     0.714 |
|     U4         |     0.127 |
|       inst     |     0.127 |
|     U5         |     0.683 |
|       inst     |     0.683 |
|     U6         |     1.382 |
|       inst     |     1.382 |
|     U7         |     0.129 |
|       inst     |     0.129 |
|     U8         |     0.289 |
|       inst     |     0.289 |
|     U9         |     0.111 |
|       inst     |     0.111 |
|     VGA_orig_0 |    10.553 |
|       inst__0  |    10.553 |
+----------------+-----------+


