// Seed: 4148625857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge id_8 == id_2) id_3 + id_2)
  else $display(id_8, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[1'b0 : 1] = !id_2;
  logic [7:0] id_8 = id_8;
  assign id_6 = id_5;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  final begin : LABEL_0
    deassign id_6;
  end
  generate
    assign id_8[1] = 1'b0;
  endgenerate
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_5,
      id_12,
      id_13,
      id_9
  );
endmodule
