// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        outp_V_address0,
        outp_V_ce0,
        outp_V_we0,
        outp_V_d0,
        outp_V_1_address0,
        outp_V_1_ce0,
        outp_V_1_we0,
        outp_V_1_d0,
        outp_V_2_address0,
        outp_V_2_ce0,
        outp_V_2_we0,
        outp_V_2_d0,
        outp_V_3_address0,
        outp_V_3_ce0,
        outp_V_3_we0,
        outp_V_3_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] outp_V_address0;
output   outp_V_ce0;
output   outp_V_we0;
output  [23:0] outp_V_d0;
output  [5:0] outp_V_1_address0;
output   outp_V_1_ce0;
output   outp_V_1_we0;
output  [23:0] outp_V_1_d0;
output  [5:0] outp_V_2_address0;
output   outp_V_2_ce0;
output   outp_V_2_we0;
output  [23:0] outp_V_2_d0;
output  [5:0] outp_V_3_address0;
output   outp_V_3_ce0;
output   outp_V_3_we0;
output  [23:0] outp_V_3_d0;

reg ap_idle;
reg outp_V_ce0;
reg outp_V_we0;
reg outp_V_1_ce0;
reg outp_V_1_we0;
reg outp_V_2_ce0;
reg outp_V_2_we0;
reg outp_V_3_ce0;
reg outp_V_3_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln49_fu_146_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] trunc_ln49_fu_228_p1;
reg   [1:0] trunc_ln49_reg_294;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add_ln51_fu_236_p2;
reg   [5:0] add_ln51_reg_298;
wire   [63:0] zext_ln51_2_fu_263_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] v26_fu_60;
wire   [3:0] add_ln50_fu_242_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_v26_load;
reg   [3:0] v25_fu_64;
wire   [3:0] select_ln49_1_fu_184_p3;
reg   [3:0] ap_sig_allocacmp_v25_load;
reg   [7:0] indvar_flatten9_fu_68;
wire   [7:0] add_ln49_1_fu_152_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten9_load;
wire   [0:0] icmp_ln50_fu_170_p2;
wire   [3:0] add_ln49_fu_164_p2;
wire   [1:0] p_cast6_mid2_v_fu_192_p4;
wire   [3:0] tmp_27_fu_210_p3;
wire   [5:0] tmp_s_fu_202_p3;
wire   [5:0] zext_ln51_fu_218_p1;
wire   [3:0] select_ln49_fu_176_p3;
wire   [5:0] sub_ln51_fu_222_p2;
wire   [5:0] zext_ln51_1_fu_232_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln49_fu_146_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten9_fu_68 <= add_ln49_1_fu_152_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten9_fu_68 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln49_fu_146_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            v25_fu_64 <= select_ln49_1_fu_184_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            v25_fu_64 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln49_fu_146_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            v26_fu_60 <= add_ln50_fu_242_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            v26_fu_60 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln49_fu_146_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln51_reg_298 <= add_ln51_fu_236_p2;
        trunc_ln49_reg_294 <= trunc_ln49_fu_228_p1;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_146_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten9_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten9_load = indvar_flatten9_fu_68;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v25_load = 4'd0;
    end else begin
        ap_sig_allocacmp_v25_load = v25_fu_64;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v26_load = 4'd0;
    end else begin
        ap_sig_allocacmp_v26_load = v26_fu_60;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_1_ce0 = 1'b1;
    end else begin
        outp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln49_reg_294 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_1_we0 = 1'b1;
    end else begin
        outp_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_2_ce0 = 1'b1;
    end else begin
        outp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln49_reg_294 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_2_we0 = 1'b1;
    end else begin
        outp_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_3_ce0 = 1'b1;
    end else begin
        outp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln49_reg_294 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_3_we0 = 1'b1;
    end else begin
        outp_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_ce0 = 1'b1;
    end else begin
        outp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln49_reg_294 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_we0 = 1'b1;
    end else begin
        outp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_1_fu_152_p2 = (ap_sig_allocacmp_indvar_flatten9_load + 8'd1);

assign add_ln49_fu_164_p2 = (ap_sig_allocacmp_v25_load + 4'd1);

assign add_ln50_fu_242_p2 = (select_ln49_fu_176_p3 + 4'd1);

assign add_ln51_fu_236_p2 = (sub_ln51_fu_222_p2 + zext_ln51_1_fu_232_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln49_fu_146_p2 = ((ap_sig_allocacmp_indvar_flatten9_load == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_170_p2 = ((ap_sig_allocacmp_v26_load == 4'd12) ? 1'b1 : 1'b0);

assign outp_V_1_address0 = zext_ln51_2_fu_263_p1;

assign outp_V_1_d0 = 24'd0;

assign outp_V_2_address0 = zext_ln51_2_fu_263_p1;

assign outp_V_2_d0 = 24'd0;

assign outp_V_3_address0 = zext_ln51_2_fu_263_p1;

assign outp_V_3_d0 = 24'd0;

assign outp_V_address0 = zext_ln51_2_fu_263_p1;

assign outp_V_d0 = 24'd0;

assign p_cast6_mid2_v_fu_192_p4 = {{select_ln49_1_fu_184_p3[3:2]}};

assign select_ln49_1_fu_184_p3 = ((icmp_ln50_fu_170_p2[0:0] == 1'b1) ? add_ln49_fu_164_p2 : ap_sig_allocacmp_v25_load);

assign select_ln49_fu_176_p3 = ((icmp_ln50_fu_170_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_v26_load);

assign sub_ln51_fu_222_p2 = (tmp_s_fu_202_p3 - zext_ln51_fu_218_p1);

assign tmp_27_fu_210_p3 = {{p_cast6_mid2_v_fu_192_p4}, {2'd0}};

assign tmp_s_fu_202_p3 = {{p_cast6_mid2_v_fu_192_p4}, {4'd0}};

assign trunc_ln49_fu_228_p1 = select_ln49_1_fu_184_p3[1:0];

assign zext_ln51_1_fu_232_p1 = select_ln49_fu_176_p3;

assign zext_ln51_2_fu_263_p1 = add_ln51_reg_298;

assign zext_ln51_fu_218_p1 = tmp_27_fu_210_p3;

endmodule //Bert_layer_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2
