{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 00:10:06 2016 " "Info: Processing started: Fri Dec 02 00:10:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf " "Info: Using vector source file \"C:/altera/90sp2/quartus/finalProject/transmult_test.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|transmult\|controller:inst2\|pstate.S3 " "Warning: Can't display state machine states -- register holding state machine bit \"\|transmult\|controller:inst2\|pstate.S3\" was synthesized away" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|transmult\|controller:inst2\|pstate.S2 " "Warning: Can't display state machine states -- register holding state machine bit \"\|transmult\|controller:inst2\|pstate.S2\" was synthesized away" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|transmult\|controller:inst2\|pstate.S1 " "Warning: Can't display state machine states -- register holding state machine bit \"\|transmult\|controller:inst2\|pstate.S1\" was synthesized away" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|transmult\|controller:inst2\|pstate.S0 " "Warning: Can't display state machine states -- register holding state machine bit \"\|transmult\|controller:inst2\|pstate.S0\" was synthesized away" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[7\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[6\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[5\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[4\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[3\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[2\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[1\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg_out1\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg_out1\[0\]\" in design." {  } { { "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "" { Waveform "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf" "reg_out1\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      0.00 % " "Info: Simulation coverage is       0.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "0 " "Info: Number of transitions in simulation is 0" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 12 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 00:10:06 2016 " "Info: Processing ended: Fri Dec 02 00:10:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
