Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 19 20:02:46 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file direct_control_top_timing_summary_routed.rpt -pb direct_control_top_timing_summary_routed.pb -rpx direct_control_top_timing_summary_routed.rpx -warn_on_violation
| Design       : direct_control_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     152         
LUTAR-1    Warning           LUT drives async reset alert    6           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (341)
5. checking no_input_delay (10)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 152 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut1_Filter/OUTPUT_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut2_Filter/OUTPUT_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut3_Filter/OUTPUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (341)
--------------------------------------------------
 There are 341 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  366          inf        0.000                      0                  366           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           366 Endpoints
Min Delay           366 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_INST/gestion_digsel/segment_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.929ns  (logic 6.818ns (28.492%)  route 17.111ns (71.508%))
  Logic Levels:           27  (CARRY4=11 FDCE=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/Q
                         net (fo=55, routed)          3.132     3.650    HALL_INST/uut_PID_TIME/VUELTAS[7]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.153     3.803 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_589/O
                         net (fo=2, routed)           0.708     4.511    HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]_2[3]
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.331     4.842 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_593/O
                         net (fo=1, routed)           0.000     4.842    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_267_1[3]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.218 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431/CO[3]
                         net (fo=1, routed)           0.000     5.218    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.335 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280/CO[3]
                         net (fo=1, routed)           0.009     5.344    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000     5.461    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.680 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_403/O[0]
                         net (fo=4, routed)           0.820     6.500    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_116_1[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.795 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_407/O
                         net (fo=1, routed)           0.800     7.596    HALL_INST/uut_PID_TIME/segment_out[6]_i_407_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_253/O
                         net (fo=2, routed)           1.201     8.920    HALL_INST/uut_PID_TIME/sig_vueltas_reg[12]_0[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_257/O
                         net (fo=1, routed)           0.000     9.044    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_694_0[0]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000     9.594    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     9.708    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297/O[2]
                         net (fo=10, routed)          1.614    11.562    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297_n_5
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.302    11.864 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291/O
                         net (fo=1, routed)           0.567    12.431    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.938 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135/CO[3]
                         net (fo=1, routed)           0.000    12.938    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_52/O[1]
                         net (fo=3, routed)           0.687    13.958    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_53[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.303    14.261 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_304/O
                         net (fo=1, routed)           0.000    14.261    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_0[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.637 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.637    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.891 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53/CO[0]
                         net (fo=15, routed)          0.999    15.890    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_n_3
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.367    16.257 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581/O
                         net (fo=5, routed)           0.981    17.238    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.150    17.388 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428/O
                         net (fo=1, routed)           0.859    18.248    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.328    18.576 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266/O
                         net (fo=1, routed)           0.433    19.009    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.133 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125/O
                         net (fo=1, routed)           0.666    19.799    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.923 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49/O
                         net (fo=4, routed)           0.839    20.762    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.886 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_18/O
                         net (fo=7, routed)           1.416    22.303    DISPLAY_INST/separador_de_cifras1/cen[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124    22.427 r  DISPLAY_INST/separador_de_cifras1/segment_out[1]_i_4/O
                         net (fo=1, routed)           1.379    23.805    DISPLAY_INST/separador_de_cifras1/segment_out[1]_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  DISPLAY_INST/separador_de_cifras1/segment_out[1]_i_1/O
                         net (fo=1, routed)           0.000    23.929    DISPLAY_INST/gestion_digsel/segment_out_reg[1]_0
    SLICE_X1Y69          FDRE                                         r  DISPLAY_INST/gestion_digsel/segment_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_INST/gestion_digsel/segment_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.556ns  (logic 6.818ns (28.944%)  route 16.738ns (71.056%))
  Logic Levels:           27  (CARRY4=11 FDCE=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/Q
                         net (fo=55, routed)          3.132     3.650    HALL_INST/uut_PID_TIME/VUELTAS[7]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.153     3.803 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_589/O
                         net (fo=2, routed)           0.708     4.511    HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]_2[3]
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.331     4.842 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_593/O
                         net (fo=1, routed)           0.000     4.842    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_267_1[3]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.218 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431/CO[3]
                         net (fo=1, routed)           0.000     5.218    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.335 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280/CO[3]
                         net (fo=1, routed)           0.009     5.344    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000     5.461    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.680 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_403/O[0]
                         net (fo=4, routed)           0.820     6.500    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_116_1[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.795 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_407/O
                         net (fo=1, routed)           0.800     7.596    HALL_INST/uut_PID_TIME/segment_out[6]_i_407_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_253/O
                         net (fo=2, routed)           1.201     8.920    HALL_INST/uut_PID_TIME/sig_vueltas_reg[12]_0[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_257/O
                         net (fo=1, routed)           0.000     9.044    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_694_0[0]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000     9.594    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     9.708    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297/O[2]
                         net (fo=10, routed)          1.614    11.562    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297_n_5
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.302    11.864 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291/O
                         net (fo=1, routed)           0.567    12.431    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.938 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135/CO[3]
                         net (fo=1, routed)           0.000    12.938    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_52/O[1]
                         net (fo=3, routed)           0.687    13.958    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_53[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.303    14.261 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_304/O
                         net (fo=1, routed)           0.000    14.261    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_0[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.637 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.637    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.891 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53/CO[0]
                         net (fo=15, routed)          0.999    15.890    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_n_3
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.367    16.257 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581/O
                         net (fo=5, routed)           0.981    17.238    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.150    17.388 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428/O
                         net (fo=1, routed)           0.859    18.248    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.328    18.576 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266/O
                         net (fo=1, routed)           0.433    19.009    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.133 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125/O
                         net (fo=1, routed)           0.666    19.799    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.923 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49/O
                         net (fo=4, routed)           0.839    20.762    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.886 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_18/O
                         net (fo=7, routed)           1.408    22.295    DISPLAY_INST/separador_de_cifras1/cen[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124    22.419 r  DISPLAY_INST/separador_de_cifras1/segment_out[3]_i_4/O
                         net (fo=1, routed)           1.013    23.432    DISPLAY_INST/separador_de_cifras1/segment_out[3]_i_4_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.124    23.556 r  DISPLAY_INST/separador_de_cifras1/segment_out[3]_i_1/O
                         net (fo=1, routed)           0.000    23.556    DISPLAY_INST/gestion_digsel/segment_out_reg[3]_0
    SLICE_X2Y75          FDRE                                         r  DISPLAY_INST/gestion_digsel/segment_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_INST/gestion_digsel/segment_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.514ns  (logic 6.588ns (28.018%)  route 16.926ns (71.982%))
  Logic Levels:           27  (CARRY4=11 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/Q
                         net (fo=55, routed)          3.132     3.650    HALL_INST/uut_PID_TIME/VUELTAS[7]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.153     3.803 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_589/O
                         net (fo=2, routed)           0.708     4.511    HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]_2[3]
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.331     4.842 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_593/O
                         net (fo=1, routed)           0.000     4.842    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_267_1[3]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.218 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431/CO[3]
                         net (fo=1, routed)           0.000     5.218    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.335 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280/CO[3]
                         net (fo=1, routed)           0.009     5.344    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000     5.461    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.680 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_403/O[0]
                         net (fo=4, routed)           0.820     6.500    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_116_1[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.795 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_407/O
                         net (fo=1, routed)           0.800     7.596    HALL_INST/uut_PID_TIME/segment_out[6]_i_407_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_253/O
                         net (fo=2, routed)           1.201     8.920    HALL_INST/uut_PID_TIME/sig_vueltas_reg[12]_0[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_257/O
                         net (fo=1, routed)           0.000     9.044    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_694_0[0]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000     9.594    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     9.708    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297/O[2]
                         net (fo=10, routed)          1.614    11.562    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297_n_5
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.302    11.864 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291/O
                         net (fo=1, routed)           0.567    12.431    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.938 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135/CO[3]
                         net (fo=1, routed)           0.000    12.938    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_52/O[1]
                         net (fo=3, routed)           0.687    13.958    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_53[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.303    14.261 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_304/O
                         net (fo=1, routed)           0.000    14.261    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_0[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.637 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.637    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.891 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53/CO[0]
                         net (fo=15, routed)          0.999    15.890    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_n_3
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.367    16.257 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581/O
                         net (fo=5, routed)           0.668    16.925    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.049 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_421/O
                         net (fo=3, routed)           1.037    18.086    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_421_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I1_O)        0.124    18.210 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_260/O
                         net (fo=3, routed)           0.683    18.893    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_260_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.017 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_120/O
                         net (fo=1, routed)           0.800    19.816    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_120_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I0_O)        0.124    19.940 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_48/O
                         net (fo=4, routed)           1.013    20.953    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_48_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124    21.077 r  DISPLAY_INST/separador_de_cifras1/segment_out[5]_i_9/O
                         net (fo=3, routed)           1.237    22.314    DISPLAY_INST/separador_de_cifras1/segment_out[5]_i_9_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124    22.438 r  DISPLAY_INST/separador_de_cifras1/segment_out[4]_i_3/O
                         net (fo=1, routed)           0.951    23.390    DISPLAY_INST/separador_de_cifras1/segment_out[4]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124    23.514 r  DISPLAY_INST/separador_de_cifras1/segment_out[4]_i_1/O
                         net (fo=1, routed)           0.000    23.514    DISPLAY_INST/gestion_digsel/segment_out_reg[4]_0
    SLICE_X2Y75          FDRE                                         r  DISPLAY_INST/gestion_digsel/segment_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_INST/gestion_digsel/segment_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.443ns  (logic 6.588ns (28.102%)  route 16.855ns (71.898%))
  Logic Levels:           27  (CARRY4=11 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/Q
                         net (fo=55, routed)          3.132     3.650    HALL_INST/uut_PID_TIME/VUELTAS[7]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.153     3.803 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_589/O
                         net (fo=2, routed)           0.708     4.511    HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]_2[3]
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.331     4.842 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_593/O
                         net (fo=1, routed)           0.000     4.842    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_267_1[3]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.218 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431/CO[3]
                         net (fo=1, routed)           0.000     5.218    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.335 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280/CO[3]
                         net (fo=1, routed)           0.009     5.344    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000     5.461    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.680 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_403/O[0]
                         net (fo=4, routed)           0.820     6.500    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_116_1[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.795 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_407/O
                         net (fo=1, routed)           0.800     7.596    HALL_INST/uut_PID_TIME/segment_out[6]_i_407_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_253/O
                         net (fo=2, routed)           1.201     8.920    HALL_INST/uut_PID_TIME/sig_vueltas_reg[12]_0[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_257/O
                         net (fo=1, routed)           0.000     9.044    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_694_0[0]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000     9.594    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     9.708    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297/O[2]
                         net (fo=10, routed)          1.614    11.562    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297_n_5
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.302    11.864 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291/O
                         net (fo=1, routed)           0.567    12.431    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.938 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135/CO[3]
                         net (fo=1, routed)           0.000    12.938    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_52/O[1]
                         net (fo=3, routed)           0.687    13.958    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_53[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.303    14.261 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_304/O
                         net (fo=1, routed)           0.000    14.261    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_0[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.637 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.637    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.891 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53/CO[0]
                         net (fo=15, routed)          0.999    15.890    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_n_3
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.367    16.257 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581/O
                         net (fo=5, routed)           0.668    16.925    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.049 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_421/O
                         net (fo=3, routed)           1.037    18.086    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_421_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I1_O)        0.124    18.210 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_260/O
                         net (fo=3, routed)           0.683    18.893    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_260_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.017 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_120/O
                         net (fo=1, routed)           0.800    19.816    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_120_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I0_O)        0.124    19.940 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_48/O
                         net (fo=4, routed)           1.013    20.953    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_48_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124    21.077 r  DISPLAY_INST/separador_de_cifras1/segment_out[5]_i_9/O
                         net (fo=3, routed)           1.086    22.163    DISPLAY_INST/separador_de_cifras1/segment_out[5]_i_9_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124    22.287 r  DISPLAY_INST/separador_de_cifras1/segment_out[2]_i_4/O
                         net (fo=1, routed)           1.032    23.319    DISPLAY_INST/separador_de_cifras1/segment_out[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124    23.443 r  DISPLAY_INST/separador_de_cifras1/segment_out[2]_i_1/O
                         net (fo=1, routed)           0.000    23.443    DISPLAY_INST/gestion_digsel/segment_out_reg[2]_0
    SLICE_X1Y71          FDRE                                         r  DISPLAY_INST/gestion_digsel/segment_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_INST/gestion_digsel/segment_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.348ns  (logic 6.818ns (29.202%)  route 16.530ns (70.798%))
  Logic Levels:           27  (CARRY4=11 FDCE=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/Q
                         net (fo=55, routed)          3.132     3.650    HALL_INST/uut_PID_TIME/VUELTAS[7]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.153     3.803 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_589/O
                         net (fo=2, routed)           0.708     4.511    HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]_2[3]
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.331     4.842 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_593/O
                         net (fo=1, routed)           0.000     4.842    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_267_1[3]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.218 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431/CO[3]
                         net (fo=1, routed)           0.000     5.218    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.335 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280/CO[3]
                         net (fo=1, routed)           0.009     5.344    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000     5.461    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.680 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_403/O[0]
                         net (fo=4, routed)           0.820     6.500    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_116_1[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.795 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_407/O
                         net (fo=1, routed)           0.800     7.596    HALL_INST/uut_PID_TIME/segment_out[6]_i_407_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_253/O
                         net (fo=2, routed)           1.201     8.920    HALL_INST/uut_PID_TIME/sig_vueltas_reg[12]_0[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_257/O
                         net (fo=1, routed)           0.000     9.044    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_694_0[0]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000     9.594    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     9.708    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297/O[2]
                         net (fo=10, routed)          1.614    11.562    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297_n_5
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.302    11.864 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291/O
                         net (fo=1, routed)           0.567    12.431    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.938 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135/CO[3]
                         net (fo=1, routed)           0.000    12.938    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_52/O[1]
                         net (fo=3, routed)           0.687    13.958    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_53[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.303    14.261 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_304/O
                         net (fo=1, routed)           0.000    14.261    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_0[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.637 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.637    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.891 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53/CO[0]
                         net (fo=15, routed)          0.999    15.890    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_n_3
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.367    16.257 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581/O
                         net (fo=5, routed)           0.981    17.238    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.150    17.388 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428/O
                         net (fo=1, routed)           0.859    18.248    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.328    18.576 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266/O
                         net (fo=1, routed)           0.433    19.009    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.133 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125/O
                         net (fo=1, routed)           0.666    19.799    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.923 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49/O
                         net (fo=4, routed)           0.839    20.762    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.886 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_18/O
                         net (fo=7, routed)           1.223    22.110    DISPLAY_INST/separador_de_cifras1/cen[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124    22.234 r  DISPLAY_INST/separador_de_cifras1/segment_out[5]_i_3/O
                         net (fo=1, routed)           0.990    23.224    DISPLAY_INST/separador_de_cifras1/segment_out[5]_i_3_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124    23.348 r  DISPLAY_INST/separador_de_cifras1/segment_out[5]_i_1/O
                         net (fo=1, routed)           0.000    23.348    DISPLAY_INST/gestion_digsel/segment_out_reg[5]_0
    SLICE_X1Y70          FDRE                                         r  DISPLAY_INST/gestion_digsel/segment_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_INST/gestion_digsel/segment_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.249ns  (logic 6.818ns (29.326%)  route 16.431ns (70.674%))
  Logic Levels:           27  (CARRY4=11 FDCE=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/Q
                         net (fo=55, routed)          3.132     3.650    HALL_INST/uut_PID_TIME/VUELTAS[7]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.153     3.803 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_589/O
                         net (fo=2, routed)           0.708     4.511    HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]_2[3]
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.331     4.842 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_593/O
                         net (fo=1, routed)           0.000     4.842    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_267_1[3]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.218 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431/CO[3]
                         net (fo=1, routed)           0.000     5.218    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.335 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280/CO[3]
                         net (fo=1, routed)           0.009     5.344    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000     5.461    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.680 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_403/O[0]
                         net (fo=4, routed)           0.820     6.500    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_116_1[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.795 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_407/O
                         net (fo=1, routed)           0.800     7.596    HALL_INST/uut_PID_TIME/segment_out[6]_i_407_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_253/O
                         net (fo=2, routed)           1.201     8.920    HALL_INST/uut_PID_TIME/sig_vueltas_reg[12]_0[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_257/O
                         net (fo=1, routed)           0.000     9.044    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_694_0[0]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000     9.594    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     9.708    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297/O[2]
                         net (fo=10, routed)          1.614    11.562    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297_n_5
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.302    11.864 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291/O
                         net (fo=1, routed)           0.567    12.431    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.938 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135/CO[3]
                         net (fo=1, routed)           0.000    12.938    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_52/O[1]
                         net (fo=3, routed)           0.687    13.958    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_53[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.303    14.261 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_304/O
                         net (fo=1, routed)           0.000    14.261    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_0[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.637 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.637    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.891 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53/CO[0]
                         net (fo=15, routed)          0.999    15.890    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_n_3
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.367    16.257 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581/O
                         net (fo=5, routed)           0.981    17.238    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.150    17.388 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428/O
                         net (fo=1, routed)           0.859    18.248    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_428_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.328    18.576 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266/O
                         net (fo=1, routed)           0.433    19.009    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_266_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.133 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125/O
                         net (fo=1, routed)           0.666    19.799    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_125_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.923 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49/O
                         net (fo=4, routed)           0.834    20.757    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_49_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_19/O
                         net (fo=7, routed)           1.302    22.184    DISPLAY_INST/separador_de_cifras1/cen[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124    22.308 r  DISPLAY_INST/separador_de_cifras1/segment_out[0]_i_4/O
                         net (fo=1, routed)           0.817    23.125    DISPLAY_INST/gestion_digsel/segment_out_reg[0]_1
    SLICE_X1Y72          LUT6 (Prop_lut6_I2_O)        0.124    23.249 r  DISPLAY_INST/gestion_digsel/segment_out[0]_i_1/O
                         net (fo=1, routed)           0.000    23.249    DISPLAY_INST/gestion_digsel/segment_out[0]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  DISPLAY_INST/gestion_digsel/segment_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_INST/gestion_digsel/segment_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.245ns  (logic 6.588ns (28.342%)  route 16.657ns (71.658%))
  Logic Levels:           27  (CARRY4=11 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]/Q
                         net (fo=55, routed)          3.132     3.650    HALL_INST/uut_PID_TIME/VUELTAS[7]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.153     3.803 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_589/O
                         net (fo=2, routed)           0.708     4.511    HALL_INST/uut_PID_TIME/sig_vueltas_reg[10]_2[3]
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.331     4.842 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_593/O
                         net (fo=1, routed)           0.000     4.842    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_267_1[3]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.218 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431/CO[3]
                         net (fo=1, routed)           0.000     5.218    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_431_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.335 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280/CO[3]
                         net (fo=1, routed)           0.009     5.344    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_280_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000     5.461    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_276_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.680 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_403/O[0]
                         net (fo=4, routed)           0.820     6.500    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_116_1[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.795 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_407/O
                         net (fo=1, routed)           0.800     7.596    HALL_INST/uut_PID_TIME/segment_out[6]_i_407_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.720 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_253/O
                         net (fo=2, routed)           1.201     8.920    HALL_INST/uut_PID_TIME/sig_vueltas_reg[12]_0[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_257/O
                         net (fo=1, routed)           0.000     9.044    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_694_0[0]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000     9.594    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_116_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     9.708    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_259_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297/O[2]
                         net (fo=10, routed)          1.614    11.562    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_297_n_5
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.302    11.864 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291/O
                         net (fo=1, routed)           0.567    12.431    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_291_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.938 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135/CO[3]
                         net (fo=1, routed)           0.000    12.938    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_135_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_52/O[1]
                         net (fo=3, routed)           0.687    13.958    HALL_INST/uut_PID_TIME/segment_out_reg[6]_i_53[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.303    14.261 r  HALL_INST/uut_PID_TIME/segment_out[6]_i_304/O
                         net (fo=1, routed)           0.000    14.261    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_0[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.637 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.637    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_141_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.891 r  DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53/CO[0]
                         net (fo=15, routed)          0.999    15.890    DISPLAY_INST/separador_de_cifras1/segment_out_reg[6]_i_53_n_3
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.367    16.257 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581/O
                         net (fo=5, routed)           0.668    16.925    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_581_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.049 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_421/O
                         net (fo=3, routed)           1.037    18.086    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_421_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I1_O)        0.124    18.210 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_260/O
                         net (fo=3, routed)           0.683    18.893    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_260_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.017 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_120/O
                         net (fo=1, routed)           0.800    19.816    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_120_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I0_O)        0.124    19.940 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_48/O
                         net (fo=4, routed)           1.015    20.955    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_48_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    21.079 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_17/O
                         net (fo=4, routed)           1.105    22.184    DISPLAY_INST/separador_de_cifras1/cen[3]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124    22.308 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_4/O
                         net (fo=1, routed)           0.812    23.121    DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_4_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124    23.245 r  DISPLAY_INST/separador_de_cifras1/segment_out[6]_i_1/O
                         net (fo=1, routed)           0.000    23.245    DISPLAY_INST/gestion_digsel/segment_out_reg[6]_0
    SLICE_X1Y70          FDRE                                         r  DISPLAY_INST/gestion_digsel/segment_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PWM_AH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.630ns  (logic 5.174ns (40.971%)  route 7.455ns (59.029%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=20, routed)          2.374     3.881    PWM_INST/uut_pwm_decod/RESET_IBUF
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  PWM_INST/uut_pwm_decod/PWM_AH_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.081     9.086    PWM_AH_OBUF
    E7                   OBUF (Prop_obuf_I_O)         3.543    12.630 r  PWM_AH_OBUF_inst/O
                         net (fo=0)                   0.000    12.630    PWM_AH
    E7                                                                r  PWM_AH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PWM_BH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.151ns  (logic 5.139ns (42.298%)  route 7.011ns (57.702%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=20, routed)          2.653     4.160    PWM_INST/uut_pwm_decod/RESET_IBUF
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.124     4.284 r  PWM_INST/uut_pwm_decod/PWM_BH_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.359     8.642    PWM_BH_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    12.151 r  PWM_BH_OBUF_inst/O
                         net (fo=0)                   0.000    12.151    PWM_BH
    J3                                                                r  PWM_BH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PWM_CH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.894ns  (logic 5.148ns (43.279%)  route 6.746ns (56.721%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=20, routed)          2.532     4.039    PWM_INST/uut_pwm_decod/RESET_IBUF
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     4.163 r  PWM_INST/uut_pwm_decod/PWM_CH_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.214     8.377    PWM_CH_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    11.894 r  PWM_CH_OBUF_inst/O
                         net (fo=0)                   0.000    11.894    PWM_CH
    J4                                                                r  PWM_CH (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[0]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X5Y86          FDPE                                         r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[2]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X5Y88          FDCE                                         r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[4]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X5Y88          FDCE                                         r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.857%)  route 0.136ns (49.143%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[1]/C
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.136     0.277    HALL_INST/uut_PID_TIME/sig_vueltas
    SLICE_X5Y87          FDRE                                         r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1_Filter/previnput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1_Filter/OUTPUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  uut1_Filter/previnput_reg/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut1_Filter/previnput_reg/Q
                         net (fo=2, routed)           0.069     0.197    uut1_Filter/uut/previnput
    SLICE_X7Y102         LUT6 (Prop_lut6_I3_O)        0.099     0.296 r  uut1_Filter/uut/OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     0.296    uut1_Filter/uut_n_2
    SLICE_X7Y102         FDRE                                         r  uut1_Filter/OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut2_Filter/previnput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut2_Filter/OUTPUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE                         0.000     0.000 r  uut2_Filter/previnput_reg/C
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut2_Filter/previnput_reg/Q
                         net (fo=2, routed)           0.069     0.197    uut2_Filter/uut/OUTPUT_reg
    SLICE_X7Y107         LUT6 (Prop_lut6_I3_O)        0.099     0.296 r  uut2_Filter/uut/OUTPUT_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uut2_Filter/uut_n_2
    SLICE_X7Y107         FDRE                                         r  uut2_Filter/OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3_Filter/previnput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut3_Filter/OUTPUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  uut3_Filter/previnput_reg/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut3_Filter/previnput_reg/Q
                         net (fo=2, routed)           0.070     0.198    uut3_Filter/uut/OUTPUT_reg
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.099     0.297 r  uut3_Filter/uut/OUTPUT_i_1__1/O
                         net (fo=1, routed)           0.000     0.297    uut3_Filter/uut_n_2
    SLICE_X5Y103         FDRE                                         r  uut3_Filter/OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PIDFSM/estate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HALL_INST/uut_PIDFSM/ERROR_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  HALL_INST/uut_PIDFSM/estate_reg[1]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HALL_INST/uut_PIDFSM/estate_reg[1]/Q
                         net (fo=8, routed)           0.122     0.263    HALL_INST/uut_PIDFSM/estate[1]
    SLICE_X2Y101         LUT4 (Prop_lut4_I2_O)        0.045     0.308 r  HALL_INST/uut_PIDFSM/ERROR_i_1/O
                         net (fo=1, routed)           0.000     0.308    HALL_INST/uut_PIDFSM/ERROR_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  HALL_INST/uut_PIDFSM/ERROR_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[3]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.170     0.311    HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X5Y88          FDCE                                         r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[4]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  HALL_INST/uut_PID_TIME/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.181     0.322    HALL_INST/uut_PID_TIME/rpm_v
    SLICE_X5Y87          FDRE                                         r  HALL_INST/uut_PID_TIME/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





