<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:01:34 ; elapsed = 00:01:51 . Memory (MB): peak = 4429.895 ; gain = 1593.910 ; free physical = 9943 ; free virtual = 79859&#xA;Contents of report file './report/kernel_4_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xA;-----------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018&#xA;| Date              : Mon Feb  6 12:04:00 2023&#xA;| Host              : agent-10 running 64-bit Ubuntu 16.04.7 LTS&#xA;| Command           : report_timing_summary -file ./report/kernel_4_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu19eg-ffvc1760&#xA;| Speed File        : -2  PRODUCTION 1.23 10-29-2018&#xA;| Temperature Grade : I&#xA;-----------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 515 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 531 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.943        0.000                      0                90010        0.061        0.000                      0                90010        1.958        0.000                       0                 37351  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 2.500}        5.000           200.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.943        0.000                      0                90010        0.061        0.000                      0                90010        1.958        0.000                       0                 37351  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.943ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.943ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_A_B_DATA_INST/CLK&#xA;                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/add_ln700_33_reg_13997_reg[15]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        3.047ns  (logic 2.659ns (87.266%)  route 0.388ns (12.734%))&#xA;  Logic Levels:           11  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=1)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=37965, unset)        0.000     0.000    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/CLK&#xA;                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_A_B_DATA_INST/CLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])&#xA;                                                      0.234     0.234 f  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_A_B_DATA_INST/A2_DATA[0]&#xA;                         net (fo=1, unplaced)         0.000     0.234    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_A_B_DATA.A2_DATA&lt;0>&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_PREADD_AB[0])&#xA;                                                      0.124     0.358 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_PREADD_DATA_INST/PREADD_AB[0]&#xA;                         net (fo=1, unplaced)         0.000     0.358    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_PREADD_DATA.PREADD_AB&lt;0>&#xA;                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[0]_AD[0])&#xA;                                                      0.488     0.846 f  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_PREADD_INST/AD[0]&#xA;                         net (fo=1, unplaced)         0.000     0.846    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_PREADD.AD&lt;0>&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[0]_AD_DATA[0])&#xA;                                                      0.050     0.896 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_PREADD_DATA_INST/AD_DATA[0]&#xA;                         net (fo=1, unplaced)         0.000     0.896    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_PREADD_DATA.AD_DATA&lt;0>&#xA;                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[0]_V[0])&#xA;                                                      0.580     1.476 f  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_MULTIPLIER_INST/V[0]&#xA;                         net (fo=1, unplaced)         0.000     1.476    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_MULTIPLIER.V&lt;0>&#xA;                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])&#xA;                                                      0.046     1.522 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_M_DATA_INST/V_DATA[0]&#xA;                         net (fo=1, unplaced)         0.000     1.522    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_M_DATA.V_DATA&lt;0>&#xA;                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])&#xA;                                                      0.571     2.093 f  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_ALU_INST/ALU_OUT[0]&#xA;                         net (fo=1, unplaced)         0.000     2.093    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_ALU.ALU_OUT&lt;0>&#xA;                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])&#xA;                                                      0.109     2.202 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m/DSP_OUTPUT_INST/P[0]&#xA;                         net (fo=2, unplaced)         0.157     2.359    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/m_n_106&#xA;                         LUT3 (Prop_LUT3_I0_O)        0.112     2.471 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/add_ln700_33_reg_13997[7]_i_8/O&#xA;                         net (fo=2, unplaced)         0.184     2.655    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/add_ln700_33_reg_13997[7]_i_8_n_1&#xA;                         LUT4 (Prop_LUT4_I3_O)        0.036     2.691 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/add_ln700_33_reg_13997[7]_i_15/O&#xA;                         net (fo=1, unplaced)         0.016     2.707    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/add_ln700_33_reg_13997[7]_i_15_n_1&#xA;                         CARRY8 (Prop_CARRY8_S[1]_CO[7])&#xA;                                                      0.193     2.900 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/add_ln700_33_reg_13997_reg[7]_i_1/CO[7]&#xA;                         net (fo=1, unplaced)         0.005     2.905    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/add_ln700_33_reg_13997_reg[7]_i_1_n_1&#xA;                         CARRY8 (Prop_CARRY8_CI_O[7])&#xA;                                                      0.116     3.021 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/kernel_4_am_addmul_24s_24s_8s_32_1_1_U300/kernel_4_am_addmul_24s_24s_8s_32_1_1_DSP48_2_U/add_ln700_33_reg_13997_reg[15]_i_1/O[7]&#xA;                         net (fo=1, unplaced)         0.026     3.047    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/add_ln700_33_fu_10502_p2[15]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/add_ln700_33_reg_13997_reg[15]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     5.000     5.000 r  &#xA;                                                      0.000     5.000 r  ap_clk (IN)&#xA;                         net (fo=37965, unset)        0.000     5.000    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/add_ln700_33_reg_13997_reg[15]/C&#xA;                         clock pessimism              0.000     5.000    &#xA;                         clock uncertainty           -0.035     4.965    &#xA;                         FDRE (Setup_FDRE_C_D)        0.025     4.990    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulCompu_U0/add_ln700_33_reg_13997_reg[15]&#xA;  -------------------------------------------------------------------&#xA;                         required time                          4.990    &#xA;                         arrival time                          -3.047    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.943    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.061ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))&#xA;  Logic Levels:           1  (CARRY8=1)&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=37965, unset)        0.000     0.000    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]/Q&#xA;                         net (fo=2, unplaced)         0.044     0.083    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]&#xA;                         CARRY8 (Prop_CARRY8_S[1]_O[1])&#xA;                                                      0.017     0.100 r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[16]_i_1/O[1]&#xA;                         net (fo=1, unplaced)         0.007     0.107    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[16]_i_1_n_15&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=37965, unset)        0.000     0.000    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/AttentionMatmul_U0/AttentionMatmulArbit_U0/i_0_reg_259_reg[17]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.046    &#xA;                         arrival time                           0.107    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.061    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 2.500 }&#xA;Period(ns):         5.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431                bd_0_i/hls_inst/inst/AttentionMatmul_U0/out_arb_0_V_data_V_U/mem_reg_0/CLKARDCLK&#xA;Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/AttentionMatmul_U0/out_arb_0_V_data_V_U/mem_reg_0/CLKARDCLK&#xA;High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/AttentionMatmul_U0/out_arb_0_V_data_V_U/mem_reg_0/CLKARDCLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (14 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 522720 1045440 1968 1968 0 128&#xA;HLS EXTRACTION: synth area_current: 0 22423 36144 111 30 0 124 0 0 128&#xA;HLS EXTRACTION: generated /home/andy/Desktop/kern_4_yu/hls_project/solution_1/impl/report/verilog/kernel_4_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.3&#xA;Project:             hls_project&#xA;Solution:            solution_1&#xA;Device target:       xczu19eg-ffvc1760-2-i&#xA;Report date:         Mon Feb 06 12:04:00 EST 2023&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:          22423&#xA;FF:           36144&#xA;DSP:            111&#xA;BRAM:            30&#xA;SRL:            124&#xA;URAM:             0&#xA;#=== Final timing ===&#xA;CP required:    5.000&#xA;CP achieved post-synthesis:    3.057&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/andy/Desktop/kern_4_yu/hls_project/solution_1/impl/report/verilog/kernel_4_export.rpt" projectName="hls_project" solutionName="solution_1" date="2023-02-06T12:04:00.426-0500" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="hls_project" solutionName="solution_1" date="2023-02-06T12:01:16.660-0500" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2672.324 ; gain = 1287.078 ; free physical = 13504 ; free virtual = 83122&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:02:02 . Memory (MB): peak = 2939.316 ; gain = 1554.070 ; free physical = 12096 ; free virtual = 81776&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:02:02 . Memory (MB): peak = 2940.316 ; gain = 1555.070 ; free physical = 12100 ; free virtual = 81779&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:02:02 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 12094 ; free virtual = 81773&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 11992 ; free virtual = 81671&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 11992 ; free virtual = 81671&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 11991 ; free virtual = 81671&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 11991 ; free virtual = 81671&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 11991 ; free virtual = 81671&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 11991 ; free virtual = 81670&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |   547|&#xA;|2     |  bd_0_i |bd_0   |   547|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.332 ; gain = 1564.086 ; free physical = 11991 ; free virtual = 81670&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:23 . Memory (MB): peak = 2949.332 ; gain = 397.758 ; free physical = 12028 ; free virtual = 81708&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:02:03 . Memory (MB): peak = 2949.340 ; gain = 1564.086 ; free physical = 12029 ; free virtual = 81709" projectName="hls_project" solutionName="solution_1" date="2023-02-06T12:01:16.648-0500" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
