{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487599615585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487599615586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 09:06:55 2017 " "Processing started: Mon Feb 20 09:06:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487599615586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487599615586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487599615586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487599627301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_5.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_5 " "Found entity 1: Computer_System_mm_interconnect_5" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_002 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635641 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_5_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_5_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_5_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_5_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_rsp_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_5_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_5_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_5_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_5_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_cmd_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_5_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_5_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_5_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_5_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_cmd_demux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_5_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_5_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_5_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_5_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_5_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_5_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_5_router_001_default_decode " "Found entity 1: Computer_System_mm_interconnect_5_router_001_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635646 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_5_router_001 " "Found entity 2: Computer_System_mm_interconnect_5_router_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_5_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_5_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_5_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_5_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_5_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_5_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_5_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_5_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635648 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_5_router " "Found entity 2: Computer_System_mm_interconnect_5_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_4 " "Found entity 1: Computer_System_mm_interconnect_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_3 " "Found entity 1: Computer_System_mm_interconnect_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635685 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635685 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635685 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635685 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635701 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635703 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router_002 " "Found entity 2: Computer_System_mm_interconnect_2_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635705 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router " "Found entity 2: Computer_System_mm_interconnect_2_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux_002 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux_001 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_001.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_002 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_001 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_005_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635736 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_005 " "Found entity 2: Computer_System_mm_interconnect_1_router_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635738 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_004 " "Found entity 2: Computer_System_mm_interconnect_1_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635740 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_003 " "Found entity 2: Computer_System_mm_interconnect_1_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635742 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_002 " "Found entity 2: Computer_System_mm_interconnect_1_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635744 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635756 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487599635757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635758 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "Computer_System/synthesis/submodules/credit_producer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635766 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(288) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(288): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 288 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1487599635768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635774 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(272) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(272): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 272 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1487599635775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_CSC " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Char_Buffer" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "Computer_System/synthesis/submodules/Computer_System_SysID.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SysID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635848 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635848 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(234) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1487599635850 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(235) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1487599635850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635851 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "Computer_System/synthesis/submodules/Computer_System_LEDs.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "Computer_System/synthesis/submodules/altera_address_span_extender.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635870 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1487599635871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635877 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599635878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599635977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599635977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599635977 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(316) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487599636013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(326) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487599636013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(336) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487599636013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(680) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487599636014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487599636237 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(196) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(196) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636239 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(198) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(198) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636239 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(239) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(239) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636239 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599636310 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636310 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636313 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1487599636318 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636321 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1487599636326 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636326 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487599636326 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636326 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599636330 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599636330 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636333 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636337 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636337 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636337 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487599636337 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599636473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636475 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599636475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636614 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636614 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636614 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636614 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636614 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636614 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "Computer_System/synthesis/Computer_System.v" "av_config" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "AV_Config_Auto_Init" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636630 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Serial_Bus_Controller" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636642 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599636644 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem " "Elaborating entity \"Computer_System_Audio_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "audio_subsystem" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599636706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636708 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599636708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tne1 " "Found entity 1: altsyncram_tne1" {  } { { "db/altsyncram_tne1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_tne1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tne1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_tne1:FIFOram " "Elaborating entity \"altsyncram_tne1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_tne1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599636941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599636941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599636990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio_pll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "altera_pll_i" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637106 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1487599637109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599637109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637113 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599637113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "rst_controller" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_00000000" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_ff600000" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_ff800000" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "hex3_hex0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_LEDs Computer_System:The_System\|Computer_System_LEDs:leds " "Elaborating entity \"Computer_System_LEDs\" for hierarchy \"Computer_System:The_System\|Computer_System_LEDs:leds\"" {  } { { "Computer_System/synthesis/Computer_System.v" "leds" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Onchip_SRAM Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "onchip_sram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "the_altsyncram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599637176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637180 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599637180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsb2 " "Found entity 1: altsyncram_bsb2" {  } { { "db/altsyncram_bsb2.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_bsb2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsb2 Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated " "Elaborating entity \"altsyncram_bsb2\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_bsb2.tdf" "decode2" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_bsb2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_bsb2.tdf" "mux4" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_bsb2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pixel_dma_addr_translation" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Pushbuttons Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons " "Elaborating entity \"Computer_System_Pushbuttons\" for hierarchy \"Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pushbuttons" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM Computer_System:The_System\|Computer_System_SDRAM:sdram " "Elaborating entity \"Computer_System_SDRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sdram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM_input_efifo_module Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module " "Elaborating entity \"Computer_System_SDRAM_input_efifo_module\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "the_Computer_System_SDRAM_input_efifo_module" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Slider_Switches Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches " "Elaborating entity \"Computer_System_Slider_Switches\" for hierarchy \"Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches\"" {  } { { "Computer_System/synthesis/Computer_System.v" "slider_switches" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SysID Computer_System:The_System\|Computer_System_SysID:sysid " "Elaborating entity \"Computer_System_SysID\" for hierarchy \"Computer_System:The_System\|Computer_System_SysID:sysid\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sysid" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637608 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1487599637612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599637612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637617 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599637617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Alpha_Blender Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Alpha_Blender\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_alpha_blender" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_normal Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_normal\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "r_times_alpha" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599637652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 9 " "Parameter \"lpm_widthb\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637653 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599637653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i5n " "Found entity 1: mult_i5n" {  } { { "db/mult_i5n.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/mult_i5n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i5n Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated " "Elaborating entity \"mult_i5n\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Char_Buffer Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Char_Buffer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_char_buffer" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599637738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637741 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599637741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dd2 " "Found entity 1: altsyncram_6dd2" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_6dd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dd2 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated " "Elaborating entity \"altsyncram_6dd2\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Character_Rom" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599637793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637796 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599637796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggo1 " "Found entity 1: altsyncram_ggo1" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_ggo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggo1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated " "Elaborating entity \"altsyncram_ggo1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_controller" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "VGA_Timing" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599637845 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599637845 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_dual_clock_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599637903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637906 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599637906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_gray2bin_f9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_graycounter_cg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599637990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599637990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599637991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_graycounter_8ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9v41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9v41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9v41 " "Found entity 1: altsyncram_9v41" {  } { { "db/altsyncram_9v41.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_9v41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9v41 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram " "Elaborating entity \"altsyncram_9v41\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_7u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe12" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_7u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_8u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe16" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_8u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_73q1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_PLL Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "video_pll" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "altera_pll_i" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1487599638222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599638222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638227 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599638227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_dma" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(237) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(237): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638236 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(238) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(238): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638236 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(243) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(243): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638236 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(244) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(244): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638236 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(324) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(324): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638237 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(338) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(338): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638237 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "Image_Buffer" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599638259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638261 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599638261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/scfifo_1bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_m2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/scfifo_1bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lne1 " "Found entity 1: altsyncram_lne1" {  } { { "db/altsyncram_lne1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_lne1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lne1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_lne1:FIFOram " "Elaborating entity \"altsyncram_lne1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_lne1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_m2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599638396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638397 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599638397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_v2q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1v41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1v41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1v41 " "Found entity 1: altsyncram_1v41" {  } { { "db/altsyncram_1v41.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_1v41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1v41 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_1v41:fifo_ram " "Elaborating entity \"altsyncram_1v41\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_1v41:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_v2q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9u7 " "Found entity 1: alt_synch_pipe_9u7" {  } { { "db/alt_synch_pipe_9u7.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_9u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9u7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9u7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_v2q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_9u7.tdf" "dffpipe6" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_9u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_au7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_au7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_au7 " "Found entity 1: alt_synch_pipe_au7" {  } { { "db/alt_synch_pipe_au7.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_au7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_au7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_au7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_au7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_v2q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_au7.tdf" "dffpipe9" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_au7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_rgb_resampler" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599638545 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_in_subsystem" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "edge_detection_subsystem" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "chroma_filter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v(197) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v(197): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638570 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "chroma_upsampler" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "edge_detection" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(111) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(111): object \"startofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599638576 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endofpacket Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(112) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(112): object \"endofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599638576 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(113) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(113): object \"empty\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599638576 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(114) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(114): object \"valid\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599638576 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_gaussian_smoothing_filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1 " "Elaborating entity \"altera_up_edge_detection_gaussian_smoothing_filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 altera_up_edge_detection_gaussian_smoothing_filter.v(201) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(201): truncated value with size 18 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638584 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(203) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(203): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638584 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(205) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(205): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599638584 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "shift_register_1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599638610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638611 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599638611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mst " "Found entity 1: shift_taps_mst" {  } { { "db/shift_taps_mst.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_mst.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_mst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated " "Elaborating entity \"shift_taps_mst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cre1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cre1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cre1 " "Found entity 1: altsyncram_cre1" {  } { { "db/altsyncram_cre1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_cre1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cre1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2 " "Elaborating entity \"altsyncram_cre1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2\"" {  } { { "db/shift_taps_mst.tdf" "altsyncram2" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_mst.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmf " "Found entity 1: cntr_kmf" {  } { { "db/cntr_kmf.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_kmf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kmf Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1 " "Elaborating entity \"cntr_kmf\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\"" {  } { { "db/shift_taps_mst.tdf" "cntr1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_mst.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4\"" {  } { { "db/cntr_kmf.tdf" "cmpr4" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_kmf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_sobel_operator Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2 " "Elaborating entity \"altera_up_edge_detection_sobel_operator\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_2" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "shift_register_1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599638846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 9 " "Parameter \"width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638847 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599638847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nst " "Found entity 1: shift_taps_nst" {  } { { "db/shift_taps_nst.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_nst.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated " "Elaborating entity \"shift_taps_nst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ere1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ere1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ere1 " "Found entity 1: altsyncram_ere1" {  } { { "db/altsyncram_ere1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_ere1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599638918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599638918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ere1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2 " "Elaborating entity \"altsyncram_ere1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\"" {  } { { "db/shift_taps_nst.tdf" "altsyncram2" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_nst.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_nonmaximum_suppression Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3 " "Elaborating entity \"altera_up_edge_detection_nonmaximum_suppression\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_3" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "shift_register_1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599638969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599638970 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599638970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vtt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vtt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vtt " "Found entity 1: shift_taps_vtt" {  } { { "db/shift_taps_vtt.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_vtt.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vtt Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated " "Elaborating entity \"shift_taps_vtt\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ute1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ute1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ute1 " "Found entity 1: altsyncram_ute1" {  } { { "db/altsyncram_ute1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_ute1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ute1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2 " "Elaborating entity \"altsyncram_ute1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\"" {  } { { "db/shift_taps_vtt.tdf" "altsyncram2" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_vtt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_hysteresis Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4 " "Elaborating entity \"altera_up_edge_detection_hysteresis\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_4" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_edge_detection_hysteresis.v(111) " "Verilog HDL assignment warning at altera_up_edge_detection_hysteresis.v(111): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639079 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_pixel_info_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register " "Elaborating entity \"altera_up_edge_detection_pixel_info_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Pixel_Info_Shift_Register" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "altshift_taps_component" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599639141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 3628 " "Parameter \"tap_distance\" = \"3628\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639141 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599639141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aut " "Found entity 1: shift_taps_aut" {  } { { "db/shift_taps_aut.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_aut.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_aut Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated " "Elaborating entity \"shift_taps_aut\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ue1 " "Found entity 1: altsyncram_6ue1" {  } { { "db/altsyncram_6ue1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_6ue1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ue1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2 " "Elaborating entity \"altsyncram_6ue1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2\"" {  } { { "db/shift_taps_aut.tdf" "altsyncram2" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_aut.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_7of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_aut.tdf" "cntr1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/shift_taps_aut.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cmpr_rac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_7of.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "edge_detection_router_controller" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "video_stream_merger" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "video_stream_splitter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "ITU_R_656_Decoder" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "Video_In_Dual_Clock_FIFO" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599639352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639354 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599639354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jdr1 " "Found entity 1: dcfifo_jdr1" {  } { { "db/dcfifo_jdr1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_jdr1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jdr1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated " "Elaborating entity \"dcfifo_jdr1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hv41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hv41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hv41 " "Found entity 1: altsyncram_hv41" {  } { { "db/altsyncram_hv41.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_hv41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hv41 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|altsyncram_hv41:fifo_ram " "Elaborating entity \"altsyncram_hv41\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|altsyncram_hv41:fifo_ram\"" {  } { { "db/dcfifo_jdr1.tdf" "fifo_ram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_jdr1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bu7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bu7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bu7 " "Found entity 1: alt_synch_pipe_bu7" {  } { { "db/alt_synch_pipe_bu7.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_bu7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bu7 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_bu7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bu7\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_bu7:rs_dgwp\"" {  } { { "db/dcfifo_jdr1.tdf" "rs_dgwp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_jdr1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dffpipe_5v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_bu7:rs_dgwp\|dffpipe_5v8:dffpipe6 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_bu7:rs_dgwp\|dffpipe_5v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_bu7.tdf" "dffpipe6" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_bu7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cu7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cu7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cu7 " "Found entity 1: alt_synch_pipe_cu7" {  } { { "db/alt_synch_pipe_cu7.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_cu7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cu7 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_cu7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cu7\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_cu7:ws_dgrp\"" {  } { { "db/dcfifo_jdr1.tdf" "ws_dgrp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_jdr1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dffpipe_6v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_cu7:ws_dgrp\|dffpipe_6v8:dffpipe9 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_cu7:ws_dgrp\|dffpipe_6v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_cu7.tdf" "dffpipe9" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/alt_synch_pipe_cu7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_jdr1.tdf" "rdempty_eq_comp" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/dcfifo_jdr1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_CSC Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_CSC\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_csc" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "YCrCb_to_RGB" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "lpm_mult_component_0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599639547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639549 ""}  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599639549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vmq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vmq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vmq " "Found entity 1: mult_vmq" {  } { { "db/mult_vmq.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/mult_vmq.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vmq Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated " "Elaborating entity \"mult_vmq\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_chroma_resampler" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Clipper Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Clipper\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_clipper" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Drop" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639629 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639630 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Add" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639635 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639635 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_DMA Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_dma" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_Video_In_Subsystem_Video_In_DMA.v(172) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(172): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639639 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Computer_System_Video_In_Subsystem_Video_In_DMA.v(175) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(175): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639639 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "DMA_Control_Slave" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639642 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639642 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "From_Stream_to_Memory" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_rgb_resampler" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599639648 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(142) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(142): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639648 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Scaler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_scaler" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "Shrink_Frame" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639653 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639653 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "Multiply_Height" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(203) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(203): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639657 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(215) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(215): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639658 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(226) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(226): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599639658 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 288 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599639680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639682 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 288 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487599639682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_oo91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_oo91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_oo91 " "Found entity 1: scfifo_oo91" {  } { { "db/scfifo_oo91.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/scfifo_oo91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_oo91 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated " "Elaborating entity \"scfifo_oo91\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bg91 " "Found entity 1: a_dpfifo_bg91" {  } { { "db/a_dpfifo_bg91.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_bg91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bg91 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo " "Elaborating entity \"a_dpfifo_bg91\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\"" {  } { { "db/scfifo_oo91.tdf" "dpfifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/scfifo_oo91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jne1 " "Found entity 1: altsyncram_jne1" {  } { { "db/altsyncram_jne1.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/altsyncram_jne1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jne1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|altsyncram_jne1:FIFOram " "Elaborating entity \"altsyncram_jne1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|altsyncram_jne1:FIFOram\"" {  } { { "db/a_dpfifo_bg91.tdf" "FIFOram" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_bg91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bg91.tdf" "almost_full_comparer" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_bg91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_bg91.tdf" "three_comparison" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_bg91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cntr_j2b:rd_ptr_msb " "Elaborating entity \"cntr_j2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cntr_j2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bg91.tdf" "rd_ptr_msb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_bg91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_037.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_bg91.tdf" "usedw_counter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_bg91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/cntr_k2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487599639926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487599639926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cntr_k2b:wr_ptr " "Elaborating entity \"cntr_k2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_oo91:auto_generated\|a_dpfifo_bg91:dpfifo\|cntr_k2b:wr_ptr\"" {  } { { "db/a_dpfifo_bg91.tdf" "wr_ptr" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/db/a_dpfifo_bg91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_expanded_master_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_expanded_master_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff600000_expanded_master_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff800000_expanded_master_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599639985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640001 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_expanded_master_limiter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640070 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640070 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640071 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640081 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640082 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640082 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent_rsp_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent_rdata_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_agent_rsp_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_agent_rdata_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router " "Elaborating entity \"Computer_System_mm_interconnect_1_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_002" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_003" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\|Computer_System_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\|Computer_System_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_004" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_005 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_005" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_005_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005\|Computer_System_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_005_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005\|Computer_System_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599640275 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487599640275 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux_002" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "arb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_001 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux_001" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux_002" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux_001 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux_001" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux_002" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "arb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux_002" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640434 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640436 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640436 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640441 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640444 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640444 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640447 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640450 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640450 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640468 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640468 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640468 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640476 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640476 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640476 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640489 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640489 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640489 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640498 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640500 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487599640500 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640505 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599640509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "avalon_st_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "avalon_st_adapter_002" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\|Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\|Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" "error_adapter_0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_2" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "audio_subsystem_audio_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "av_config_avalon_av_config_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "vga_subsystem_char_buffer_control_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "sysid_control_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_in_subsystem_edge_detection_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_in_subsystem_edge_detection_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "video_in_subsystem_edge_detection_control_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "pixel_dma_addr_translation_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "audio_subsystem_audio_slave_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "audio_subsystem_audio_slave_agent_rsp_fifo" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router " "Elaborating entity \"Computer_System_mm_interconnect_2_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 3699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router_002" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 3731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "audio_subsystem_audio_slave_burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 4041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599640765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_demux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 4618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 4718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_demux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 4971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 5278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "arb" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_3 Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"Computer_System_mm_interconnect_3\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_3" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "pixel_dma_addr_translation_master_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_4 Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"Computer_System_mm_interconnect_4\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_4" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5 Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5 " "Elaborating entity \"Computer_System_mm_interconnect_5\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_5" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "video_in_subsystem_video_in_dma_master_translator" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "video_in_subsystem_video_in_dma_master_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "onchip_sram_s1_agent" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5_router Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router:router " "Elaborating entity \"Computer_System_mm_interconnect_5_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "router" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router:router\|Computer_System_mm_interconnect_5_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_5_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router:router\|Computer_System_mm_interconnect_5_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5_router_001 Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router_001:router_001 " "Elaborating entity \"Computer_System_mm_interconnect_5_router_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router_001:router_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "router_001" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5_router_001_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router_001:router_001\|Computer_System_mm_interconnect_5_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_5_router_001_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_router_001:router_001\|Computer_System_mm_interconnect_5_router_001_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" "the_default_decode" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_5_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "cmd_demux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_5_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "cmd_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_5_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_5_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|Computer_System_mm_interconnect_5_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "rsp_mux" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:onchip_sram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "onchip_sram_s1_cmd_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487599641287 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:onchip_sram_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:onchip_sram_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:onchip_sram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:onchip_sram_s1_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" "onchip_sram_s1_rsp_width_adapter" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_5.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper_001 Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Computer_System_irq_mapper_001\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper_001" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/Computer_System.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487599641307 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1487599645538 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "multi_hier " "Partition \"multi_hier\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1487599646496 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1487599646496 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1487599646496 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Computer_System:The_System " "Partition \"Computer_System:The_System\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1487599646496 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1487599646496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "59 " "59 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1487599650613 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "multi_hier " "Starting Logic Optimization and Technology Mapping for Partition multi_hier" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 370 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1487599650687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "multi_hier " "Timing-Driven Synthesis is running on partition \"multi_hier\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599650836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487599651008 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487599651008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487599651008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487599651008 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition Computer_System_ARM_A9_HPS_hps_io_border:border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1487599651013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599651202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487599651663 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487599651663 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1487599651663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487599651663 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1487599651663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487599651663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1487599652620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1224 " "Peak virtual memory: 1224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487599826379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 09:10:26 2017 " "Processing ended: Mon Feb 20 09:10:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487599826379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:31 " "Elapsed time: 00:03:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487599826379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:41 " "Total CPU time (on all processors): 00:03:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487599826379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487599826379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487599829269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487599829270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 09:10:28 2017 " "Processing started: Mon Feb 20 09:10:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487599829270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487599829270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487599829270 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599840160 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Computer_System:The_System " "Using previously generated Fitter netlist for partition \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 578 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599840687 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Using synthesis netlist for partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599841683 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "multi_hier " "Using synthesis netlist for partition \"multi_hier\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 370 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599841850 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1487599842121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "24 0 5 0 0 " "Adding 24 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487599842671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599842671 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "7 " "Found 7 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1487599843750 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "4 " "Found 4 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1487599843751 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "TD_HS~input Computer_System:The_System\|video_in_TD_HS " "Partition port \"Computer_System:The_System\|video_in_TD_HS\", driven by node \"TD_HS~input\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 260 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1487599843756 "|DE1_SoC_Computer|Computer_System:The_System|video_in_TD_HS"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "TD_VS~input Computer_System:The_System\|video_in_TD_VS " "Partition port \"Computer_System:The_System\|video_in_TD_VS\", driven by node \"TD_VS~input\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 262 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1487599843756 "|DE1_SoC_Computer|Computer_System:The_System|video_in_TD_VS"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|overflow_flag Computer_System:The_System\|video_in_overflow_flag " "Partition port \"Computer_System:The_System\|video_in_overflow_flag\", driven by node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|overflow_flag\", does not drive logic" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 85 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1487599843756 "|DE1_SoC_Computer|Computer_System:The_System|video_in_overflow_flag"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "Computer_System:The_System\|~VCC Computer_System:The_System\|video_in_TD_RESET " "Partition port \"Computer_System:The_System\|video_in_TD_RESET\", driven by node \"Computer_System:The_System\|~VCC\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1487599843756 "|DE1_SoC_Computer|Computer_System:The_System|video_in_TD_RESET"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1487599843756 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599846734 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599846734 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487599846734 "|DE1_SoC_Computer|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1487599846734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13738 " "Implemented 13738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487599846787 ""} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Implemented 156 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487599846787 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1487599846787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12403 " "Implemented 12403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487599846787 ""} { "Info" "ICUT_CUT_TM_RAMS" "285 " "Implemented 285 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487599846787 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1487599846787 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1487599846787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487599846787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487599847852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 09:10:47 2017 " "Processing ended: Mon Feb 20 09:10:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487599847852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487599847852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487599847852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487599847852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487599853325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487599853326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 09:10:49 2017 " "Processing started: Mon Feb 20 09:10:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487599853326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1487599853326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1487599853326 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1487599853402 ""}
{ "Info" "0" "" "Project  = DE1_SoC_Computer" {  } {  } 0 0 "Project  = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1487599853403 ""}
{ "Info" "0" "" "Revision = DE1_SoC_Computer" {  } {  } 0 0 "Revision = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1487599853403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1487599854993 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487599855418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487599855474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487599855474 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487599856251 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "94.78 3 0 5 " "Fitter is preserving placement for 94.78 percent of the design from 3 Post-Fit partition(s) and 0 imported partition(s) of 5 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1487599864406 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487599865410 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1487599866109 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 368 " "No exact pin location assignment(s) for 46 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1487599866790 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (7 global) " "Promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 157 global CLKCTRL_G12 " "TD_CLK27~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1487599883674 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 3649 global CLKCTRL_G1 " "Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 3649 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1487599883674 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G14 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1487599883674 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 7117 global CLKCTRL_G2 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 7117 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1487599883674 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G3 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1487599883674 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 142 global CLKCTRL_G6 " "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 142 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1487599883674 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G5 " "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1487599883674 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1487599883674 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1487599883748 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487599884653 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdr1 " "Entity dcfifo_jdr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487599895938 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1487599895938 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487599896075 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487599896106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1487599896111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896806 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896808 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896808 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487599896810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896812 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896812 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896813 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896813 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896814 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896814 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896815 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896815 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896815 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896816 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896816 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896816 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896817 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896817 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896817 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896818 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896818 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896818 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896819 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896819 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896819 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896820 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896820 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896820 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896821 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896821 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896821 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896822 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896822 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896822 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896822 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896823 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896823 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896823 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896824 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896824 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896824 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896825 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896825 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896825 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896826 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896826 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896826 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896826 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896827 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896827 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896827 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896828 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896828 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896828 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896829 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896829 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896829 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896830 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896830 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896831 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896831 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896831 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896832 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896832 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896833 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896833 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896834 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896834 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896834 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896835 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896835 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896836 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896836 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896836 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896837 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896837 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896837 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896838 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896838 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896839 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896839 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896840 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896840 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896840 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896841 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896841 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896842 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896842 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1487599896842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896842 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896843 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896843 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487599896843 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896851 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1487599896851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1487599896852 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896853 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896853 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896854 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487599896854 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487599896922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487599896922 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487599896922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487599896922 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487599896922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487599896922 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487599896974 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1487599896974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1487599897199 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1487599897200 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487599897235 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1487599897235 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1487599897238 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 31 clocks " "Found 31 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487599897240 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1487599897240 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487599903347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487599903350 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487599903355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487599903384 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\|cur_test_clk " "Can't pack node Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\|cur_test_clk to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 10391 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903417 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\|cur_test_clk " "Can't pack node Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\|cur_test_clk to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 10391 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903417 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[1\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 9175 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903417 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[1\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 9175 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[2\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 9174 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[2\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 9174 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[3\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 9173 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\|d1_data_in\[3\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 9173 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5338 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5338 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[1\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5340 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[1\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5340 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[2\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5341 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[2\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5341 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[3\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5342 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[3\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5342 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903418 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[6\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[6\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5345 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903419 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[6\] " "Can't pack node Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|io_register\[6\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 5345 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1487599903419 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1487599903420 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1487599903420 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1487599903420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487599903420 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1487599903479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1487599903479 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487599903508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487599903508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1487599903539 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487599903539 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487599905078 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1487599905078 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:41 " "Fitter preparation operations ending: elapsed time is 00:00:41" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487599905079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487599918068 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1487599920670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487599921264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487599922188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487599923298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487599923298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487599927568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "99.84 " "Router is attempting to preserve 99.84 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1487599932100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1487599934949 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487599934949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487599935294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1487599935296 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1487599935296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1487599935296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.92 " "Total time spent on timing analysis during the Fitter is 3.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1487599935394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487599938972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487599946481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487599946614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487599953620 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:43 " "Fitter post-fit operations ending: elapsed time is 00:00:43" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487599979749 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1487599980990 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1414 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1419 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1420 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1422 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1121 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1122 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1123 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1124 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1125 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1158 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1159 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1160 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1161 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1162 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1163 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1164 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1165 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1166 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1167 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1168 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1169 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1170 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1171 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1172 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1173 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1174 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1175 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1176 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1177 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1178 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1179 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1180 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1181 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1182 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1183 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1184 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1185 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1186 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1187 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1188 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1189 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1190 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1191 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1192 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1193 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1194 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1195 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1196 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1197 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1198 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1199 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1200 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1201 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1202 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1203 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1204 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1205 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1206 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1207 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1208 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1209 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1210 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1211 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1212 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1213 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1214 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1215 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1216 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1217 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1218 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1219 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1220 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1221 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1222 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1223 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1436 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1437 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1438 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1439 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1481 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1487599981171 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1487599981171 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1352 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1344 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1345 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1346 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1347 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1348 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1349 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1350 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1351 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1353 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1354 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1355 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1356 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1357 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1358 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1360 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1361 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1362 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1363 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1364 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1365 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1366 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1367 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1368 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1369 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1370 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1371 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1372 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1373 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1374 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1375 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1376 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1377 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1378 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1379 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1380 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1381 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1382 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/" { { 0 { 0 ""} 0 1383 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1487599981178 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1487599981178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487599982472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 194 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3731 " "Peak virtual memory: 3731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487599988308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 09:13:08 2017 " "Processing ended: Mon Feb 20 09:13:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487599988308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487599988308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487599988308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487599988308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1487599991199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487599991199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 09:13:10 2017 " "Processing started: Mon Feb 20 09:13:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487599991199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1487599991199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1487599991199 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1487600006212 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1487600010800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "922 " "Peak virtual memory: 922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487600011069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 09:13:31 2017 " "Processing ended: Mon Feb 20 09:13:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487600011069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487600011069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487600011069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1487600011069 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1487600011965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1487600016874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487600016876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 09:13:33 2017 " "Processing started: Mon Feb 20 09:13:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487600016876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487600016876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_sta DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487600016876 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1487600016953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsyncram_40n1 " "Ignored assignments for entity \"altsyncram_40n1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_40n1 -tag quartusii " "Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_40n1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1487600018964 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1487600018964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487600019150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487600019194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487600019194 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdr1 " "Entity dcfifo_jdr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487600022855 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1487600022855 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1487600023052 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1487600023084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1487600023090 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1487600023090 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600024073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024159 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024161 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024161 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1487600024164 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1487600024165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024166 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024167 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024167 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024168 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024169 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024169 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024170 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024170 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024171 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024171 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024172 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024172 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024173 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024173 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024175 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024175 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024176 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024176 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024177 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024177 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024178 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024178 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024179 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024179 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024180 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024180 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024181 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024181 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024181 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024182 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024182 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024183 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024184 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024184 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024184 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024185 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024186 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024186 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024187 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024187 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024187 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024188 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024188 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024189 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024189 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024189 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024190 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024190 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024191 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024191 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024193 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024193 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024195 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024195 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024196 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024196 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024196 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024197 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024197 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024198 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024198 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024198 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024199 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024199 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024199 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024201 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024201 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024202 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024202 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024202 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024203 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024204 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1487600024204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024204 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024205 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024205 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1487600024206 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1487600024214 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024218 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024218 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024219 ""}  } { { "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/computer_15_640_video_mod/DE1-SoC_Computer_15_640_current/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487600024219 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600024295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600024295 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600024296 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600024296 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600024296 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600024296 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1487600024371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024485 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600024485 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600024520 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600024520 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1487600024525 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1487600024565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1487600024988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487600024988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.453 " "Worst-case setup slack is -13.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.453            -327.159 clk_vga  " "  -13.453            -327.159 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.718            -125.614 clk_dram  " "   -4.718            -125.614 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.748               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.398               0.000 tv_27m  " "   28.398               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.587               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.587               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600024990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.370 " "Worst-case hold slack is -3.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.370             -51.996 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.370             -51.996 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 tv_27m  " "    0.243               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.267               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 clk_dram  " "    8.781               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.356               0.000 clk_vga  " "    9.356               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600025084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.119 " "Worst-case recovery slack is 2.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.119               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.119               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600025109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.013               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600025136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.749               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.749               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.842               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.842               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK2_50  " "    9.670               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK3_50  " "    9.670               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.448               0.000 tv_27m  " "   17.448               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.780               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.780               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600025150 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1487600025760 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600026736 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028326 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600028418 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600028500 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1487600028500 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Quartus II" 0 0 1487600028501 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1487600028671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1487600028749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1487600039785 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600040708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600040708 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600040708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600040708 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600040708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600040708 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040785 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1487600040785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1487600040807 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600040807 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600040840 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600040840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1487600041109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487600041109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.979 " "Worst-case setup slack is -12.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.979            -316.668 clk_vga  " "  -12.979            -316.668 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.360            -114.764 clk_dram  " "   -4.360            -114.764 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.156               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.928               0.000 tv_27m  " "   28.928               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.440               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.440               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600041134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.705 " "Worst-case hold slack is -3.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.705             -57.316 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.705             -57.316 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 tv_27m  " "    0.229               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.270               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.565               0.000 clk_dram  " "    8.565               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.060               0.000 clk_vga  " "    9.060               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600041242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.236 " "Worst-case recovery slack is 2.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.236               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600041290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.951               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600041337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.729               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.729               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.813               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK2_50  " "    9.673               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK3_50  " "    9.673               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.482               0.000 tv_27m  " "   17.482               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.762               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.762               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600041375 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1487600041891 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600042880 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044342 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044480 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044480 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600044550 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600044661 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1487600044661 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Quartus II" 0 0 1487600044661 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "Quartus II" 0 0 1487600044661 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Quartus II" 0 0 1487600044661 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Quartus II" 0 0 1487600044661 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Quartus II" 0 0 1487600044662 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Quartus II" 0 0 1487600044662 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Quartus II" 0 0 1487600044662 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Quartus II" 0 0 1487600044662 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1487600044886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1487600045200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1487600056426 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600057373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600057373 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600057373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600057373 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600057374 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600057374 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1487600057455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057476 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600057476 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600057509 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600057509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1487600057602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487600057602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.097 " "Worst-case setup slack is -8.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.097            -197.554 clk_vga  " "   -8.097            -197.554 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 clk_dram  " "    0.640               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.335               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.335               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.893               0.000 tv_27m  " "   29.893               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.945               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.945               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600057653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.524 " "Worst-case hold slack is -1.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.524             -23.146 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.524             -23.146 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.138               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 tv_27m  " "    0.146               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.947               0.000 clk_dram  " "    4.947               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.015               0.000 clk_vga  " "    5.015               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600057782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.597               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.597               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600057853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.580               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600057923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.875               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.875               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.909               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.909               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK2_50  " "    9.336               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK3_50  " "    9.336               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.030               0.000 tv_27m  " "   17.030               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.893               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.893               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600057983 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1487600058622 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600059579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061333 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061516 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600061516 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600061644 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1487600061644 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Quartus II" 0 0 1487600061644 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Quartus II" 0 0 1487600061644 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Quartus II" 0 0 1487600061644 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Quartus II" 0 0 1487600061644 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Quartus II" 0 0 1487600061645 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Quartus II" 0 0 1487600061645 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Quartus II" 0 0 1487600061645 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Quartus II" 0 0 1487600061645 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1487600061896 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600064203 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600064203 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600064204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600064204 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1487600064204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487600064204 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064278 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1487600064278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064300 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600064300 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1487600064330 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487600064330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1487600064412 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487600064412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.592 " "Worst-case setup slack is -7.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.592            -186.061 clk_vga  " "   -7.592            -186.061 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 clk_dram  " "    1.034               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.203               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.203               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.971               0.000 tv_27m  " "   29.971               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.072               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.072               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600064482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.960 " "Worst-case hold slack is -1.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.960             -30.112 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.960             -30.112 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.123               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 tv_27m  " "    0.126               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.609               0.000 clk_dram  " "    4.609               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.612               0.000 clk_vga  " "    4.612               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600064630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.742               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.742               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600064721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.532               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600064810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.876               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.876               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.906               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.906               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK2_50  " "    9.286               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK3_50  " "    9.286               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.984               0.000 tv_27m  " "   16.984               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.892               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.892               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487600064893 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1487600065679 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600066624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068479 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068595 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068595 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068707 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068707 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068819 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1487600068819 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Quartus II" 0 0 1487600068969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487600074635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487600074637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 167 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1909 " "Peak virtual memory: 1909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487600075806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 09:14:35 2017 " "Processing ended: Mon Feb 20 09:14:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487600075806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487600075806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487600075806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487600075806 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 467 s " "Quartus II Full Compilation was successful. 0 errors, 467 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487600077896 ""}
