
TWI_IMUMultipleReads_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007c9c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407c9c  00407c9c  0000fc9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b0  20000000  00407ca4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000128  200009b0  00408654  000109b0  2**2
                  ALLOC
  4 .stack        00000800  20000ad8  0040877c  000109b0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109b0  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000109d9  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002c952  00000000  00000000  00010a4a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00008177  00000000  00000000  0003d39c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0001133e  00000000  00000000  00045513  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001030  00000000  00000000  00056858  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a48  00000000  00000000  00057888  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005f05  00000000  00000000  000582d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00013ac9  00000000  00000000  0005e1d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000426cf  00000000  00000000  00071c9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002510  00000000  00000000  000b4370  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200012d8 	.word	0x200012d8
  400004:	00400f91 	.word	0x00400f91
  400008:	00400f8d 	.word	0x00400f8d
  40000c:	00400f8d 	.word	0x00400f8d
  400010:	00400f8d 	.word	0x00400f8d
  400014:	00400f8d 	.word	0x00400f8d
  400018:	00400f8d 	.word	0x00400f8d
	...
  40002c:	00400f8d 	.word	0x00400f8d
  400030:	00400f8d 	.word	0x00400f8d
  400034:	00000000 	.word	0x00000000
  400038:	00400f8d 	.word	0x00400f8d
  40003c:	004012f9 	.word	0x004012f9
  400040:	00400f8d 	.word	0x00400f8d
  400044:	00400f8d 	.word	0x00400f8d
  400048:	00400f8d 	.word	0x00400f8d
  40004c:	00400f8d 	.word	0x00400f8d
  400050:	00400f8d 	.word	0x00400f8d
  400054:	00400f8d 	.word	0x00400f8d
  400058:	00400f8d 	.word	0x00400f8d
  40005c:	00400f8d 	.word	0x00400f8d
  400060:	00400f8d 	.word	0x00400f8d
  400064:	00400f8d 	.word	0x00400f8d
  400068:	00400f8d 	.word	0x00400f8d
  40006c:	00400e3d 	.word	0x00400e3d
  400070:	00400e51 	.word	0x00400e51
  400074:	00400e65 	.word	0x00400e65
  400078:	00400f8d 	.word	0x00400f8d
  40007c:	00400f8d 	.word	0x00400f8d
  400080:	00400f8d 	.word	0x00400f8d
  400084:	00400f8d 	.word	0x00400f8d
  400088:	00400f8d 	.word	0x00400f8d
  40008c:	00400f8d 	.word	0x00400f8d
  400090:	00400f8d 	.word	0x00400f8d
  400094:	00401309 	.word	0x00401309
  400098:	00400f8d 	.word	0x00400f8d
  40009c:	00400f8d 	.word	0x00400f8d
  4000a0:	00400f8d 	.word	0x00400f8d
  4000a4:	00400f8d 	.word	0x00400f8d
  4000a8:	00400f8d 	.word	0x00400f8d
  4000ac:	00400f8d 	.word	0x00400f8d
  4000b0:	00400f8d 	.word	0x00400f8d
  4000b4:	00400f8d 	.word	0x00400f8d
  4000b8:	00400f8d 	.word	0x00400f8d
  4000bc:	00400f8d 	.word	0x00400f8d
  4000c0:	00400f8d 	.word	0x00400f8d

004000c4 <deregister_tm_clones>:
  4000c4:	b508      	push	{r3, lr}
  4000c6:	4805      	ldr	r0, [pc, #20]	; (4000dc <deregister_tm_clones+0x18>)
  4000c8:	4b05      	ldr	r3, [pc, #20]	; (4000e0 <deregister_tm_clones+0x1c>)
  4000ca:	1a1b      	subs	r3, r3, r0
  4000cc:	2b06      	cmp	r3, #6
  4000ce:	d800      	bhi.n	4000d2 <deregister_tm_clones+0xe>
  4000d0:	bd08      	pop	{r3, pc}
  4000d2:	4b04      	ldr	r3, [pc, #16]	; (4000e4 <deregister_tm_clones+0x20>)
  4000d4:	2b00      	cmp	r3, #0
  4000d6:	d0fb      	beq.n	4000d0 <deregister_tm_clones+0xc>
  4000d8:	4798      	blx	r3
  4000da:	e7f9      	b.n	4000d0 <deregister_tm_clones+0xc>
  4000dc:	00407ca4 	.word	0x00407ca4
  4000e0:	00407ca7 	.word	0x00407ca7
  4000e4:	00000000 	.word	0x00000000

004000e8 <register_tm_clones>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4807      	ldr	r0, [pc, #28]	; (400108 <register_tm_clones+0x20>)
  4000ec:	4b07      	ldr	r3, [pc, #28]	; (40010c <register_tm_clones+0x24>)
  4000ee:	1a1b      	subs	r3, r3, r0
  4000f0:	109b      	asrs	r3, r3, #2
  4000f2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000f6:	1059      	asrs	r1, r3, #1
  4000f8:	d100      	bne.n	4000fc <register_tm_clones+0x14>
  4000fa:	bd08      	pop	{r3, pc}
  4000fc:	4a04      	ldr	r2, [pc, #16]	; (400110 <register_tm_clones+0x28>)
  4000fe:	2a00      	cmp	r2, #0
  400100:	d0fb      	beq.n	4000fa <register_tm_clones+0x12>
  400102:	4790      	blx	r2
  400104:	e7f9      	b.n	4000fa <register_tm_clones+0x12>
  400106:	bf00      	nop
  400108:	00407ca4 	.word	0x00407ca4
  40010c:	00407ca4 	.word	0x00407ca4
  400110:	00000000 	.word	0x00000000

00400114 <__do_global_dtors_aux>:
  400114:	b510      	push	{r4, lr}
  400116:	4c06      	ldr	r4, [pc, #24]	; (400130 <__do_global_dtors_aux+0x1c>)
  400118:	7823      	ldrb	r3, [r4, #0]
  40011a:	b943      	cbnz	r3, 40012e <__do_global_dtors_aux+0x1a>
  40011c:	f7ff ffd2 	bl	4000c4 <deregister_tm_clones>
  400120:	4b04      	ldr	r3, [pc, #16]	; (400134 <__do_global_dtors_aux+0x20>)
  400122:	b113      	cbz	r3, 40012a <__do_global_dtors_aux+0x16>
  400124:	4804      	ldr	r0, [pc, #16]	; (400138 <__do_global_dtors_aux+0x24>)
  400126:	f3af 8000 	nop.w
  40012a:	2301      	movs	r3, #1
  40012c:	7023      	strb	r3, [r4, #0]
  40012e:	bd10      	pop	{r4, pc}
  400130:	200009b0 	.word	0x200009b0
  400134:	00000000 	.word	0x00000000
  400138:	00407ca4 	.word	0x00407ca4

0040013c <frame_dummy>:
  40013c:	b508      	push	{r3, lr}
  40013e:	4b08      	ldr	r3, [pc, #32]	; (400160 <frame_dummy+0x24>)
  400140:	b11b      	cbz	r3, 40014a <frame_dummy+0xe>
  400142:	4808      	ldr	r0, [pc, #32]	; (400164 <frame_dummy+0x28>)
  400144:	4908      	ldr	r1, [pc, #32]	; (400168 <frame_dummy+0x2c>)
  400146:	f3af 8000 	nop.w
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x30>)
  40014c:	6803      	ldr	r3, [r0, #0]
  40014e:	b113      	cbz	r3, 400156 <frame_dummy+0x1a>
  400150:	4b07      	ldr	r3, [pc, #28]	; (400170 <frame_dummy+0x34>)
  400152:	b103      	cbz	r3, 400156 <frame_dummy+0x1a>
  400154:	4798      	blx	r3
  400156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40015a:	f7ff bfc5 	b.w	4000e8 <register_tm_clones>
  40015e:	bf00      	nop
  400160:	00000000 	.word	0x00000000
  400164:	00407ca4 	.word	0x00407ca4
  400168:	200009b4 	.word	0x200009b4
  40016c:	00407ca4 	.word	0x00407ca4
  400170:	00000000 	.word	0x00000000

00400174 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400178:	460c      	mov	r4, r1
  40017a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40017c:	b960      	cbnz	r0, 400198 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40017e:	2a00      	cmp	r2, #0
  400180:	dd0e      	ble.n	4001a0 <_read+0x2c>
  400182:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400184:	4e09      	ldr	r6, [pc, #36]	; (4001ac <_read+0x38>)
  400186:	4d0a      	ldr	r5, [pc, #40]	; (4001b0 <_read+0x3c>)
  400188:	6830      	ldr	r0, [r6, #0]
  40018a:	4621      	mov	r1, r4
  40018c:	682b      	ldr	r3, [r5, #0]
  40018e:	4798      	blx	r3
		ptr++;
  400190:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400192:	42bc      	cmp	r4, r7
  400194:	d1f8      	bne.n	400188 <_read+0x14>
  400196:	e006      	b.n	4001a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400198:	f04f 30ff 	mov.w	r0, #4294967295
  40019c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  4001a0:	2000      	movs	r0, #0
  4001a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4001a6:	4640      	mov	r0, r8
	}
	return nChars;
}
  4001a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ac:	20000ad0 	.word	0x20000ad0
  4001b0:	20000ac8 	.word	0x20000ac8

004001b4 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4001b4:	4b0f      	ldr	r3, [pc, #60]	; (4001f4 <twi_set_speed+0x40>)
  4001b6:	4299      	cmp	r1, r3
  4001b8:	d819      	bhi.n	4001ee <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4001ba:	0049      	lsls	r1, r1, #1
  4001bc:	fbb2 f2f1 	udiv	r2, r2, r1
  4001c0:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4001c2:	2aff      	cmp	r2, #255	; 0xff
  4001c4:	d907      	bls.n	4001d6 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4001c6:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  4001c8:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4001ca:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4001cc:	2aff      	cmp	r2, #255	; 0xff
  4001ce:	d903      	bls.n	4001d8 <twi_set_speed+0x24>
  4001d0:	2b07      	cmp	r3, #7
  4001d2:	d1f9      	bne.n	4001c8 <twi_set_speed+0x14>
  4001d4:	e000      	b.n	4001d8 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4001d6:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4001d8:	0211      	lsls	r1, r2, #8
  4001da:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  4001dc:	041b      	lsls	r3, r3, #16
  4001de:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4001e2:	430b      	orrs	r3, r1
  4001e4:	b2d2      	uxtb	r2, r2
  4001e6:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4001e8:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4001ea:	2000      	movs	r0, #0
  4001ec:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  4001ee:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  4001f0:	4770      	bx	lr
  4001f2:	bf00      	nop
  4001f4:	00061a80 	.word	0x00061a80

004001f8 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  4001f8:	b538      	push	{r3, r4, r5, lr}
  4001fa:	4604      	mov	r4, r0
  4001fc:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4001fe:	f04f 33ff 	mov.w	r3, #4294967295
  400202:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400204:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400206:	2380      	movs	r3, #128	; 0x80
  400208:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40020a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  40020c:	2308      	movs	r3, #8
  40020e:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400210:	2320      	movs	r3, #32
  400212:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400214:	2304      	movs	r3, #4
  400216:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400218:	6849      	ldr	r1, [r1, #4]
  40021a:	682a      	ldr	r2, [r5, #0]
  40021c:	4b05      	ldr	r3, [pc, #20]	; (400234 <twi_master_init+0x3c>)
  40021e:	4798      	blx	r3
  400220:	2801      	cmp	r0, #1
  400222:	bf14      	ite	ne
  400224:	2000      	movne	r0, #0
  400226:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400228:	7a6b      	ldrb	r3, [r5, #9]
  40022a:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  40022c:	bf04      	itt	eq
  40022e:	2340      	moveq	r3, #64	; 0x40
  400230:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400232:	bd38      	pop	{r3, r4, r5, pc}
  400234:	004001b5 	.word	0x004001b5

00400238 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400238:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  40023c:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40023e:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400240:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400242:	2b00      	cmp	r3, #0
  400244:	d049      	beq.n	4002da <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400246:	2200      	movs	r2, #0
  400248:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40024a:	6848      	ldr	r0, [r1, #4]
  40024c:	0200      	lsls	r0, r0, #8
  40024e:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400252:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  400256:	7c0d      	ldrb	r5, [r1, #16]
  400258:	042d      	lsls	r5, r5, #16
  40025a:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  40025e:	4328      	orrs	r0, r5
  400260:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400262:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400264:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400266:	b15a      	cbz	r2, 400280 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  400268:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  40026a:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  40026c:	bfc4      	itt	gt
  40026e:	784d      	ldrbgt	r5, [r1, #1]
  400270:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  400274:	2a02      	cmp	r2, #2
  400276:	dd04      	ble.n	400282 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  400278:	788a      	ldrb	r2, [r1, #2]
  40027a:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  40027e:	e000      	b.n	400282 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400280:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400282:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  400284:	2b01      	cmp	r3, #1
  400286:	d104      	bne.n	400292 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400288:	2203      	movs	r2, #3
  40028a:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  40028c:	f04f 0c01 	mov.w	ip, #1
  400290:	e02b      	b.n	4002ea <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400292:	2201      	movs	r2, #1
  400294:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  400296:	f04f 0c00 	mov.w	ip, #0
  40029a:	e026      	b.n	4002ea <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40029c:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  40029e:	f411 7f80 	tst.w	r1, #256	; 0x100
  4002a2:	d11c      	bne.n	4002de <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4002a4:	1e55      	subs	r5, r2, #1
  4002a6:	b1e2      	cbz	r2, 4002e2 <twi_master_read+0xaa>
  4002a8:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4002aa:	2b01      	cmp	r3, #1
  4002ac:	d105      	bne.n	4002ba <twi_master_read+0x82>
  4002ae:	f1bc 0f00 	cmp.w	ip, #0
  4002b2:	d102      	bne.n	4002ba <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  4002b4:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  4002b8:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  4002ba:	f011 0f02 	tst.w	r1, #2
  4002be:	d004      	beq.n	4002ca <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4002c0:	6b22      	ldr	r2, [r4, #48]	; 0x30
  4002c2:	7032      	strb	r2, [r6, #0]

		cnt--;
  4002c4:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4002c6:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  4002c8:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  4002ca:	2b00      	cmp	r3, #0
  4002cc:	d1e6      	bne.n	40029c <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4002ce:	6a23      	ldr	r3, [r4, #32]
  4002d0:	f013 0f01 	tst.w	r3, #1
  4002d4:	d0fb      	beq.n	4002ce <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  4002d6:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  4002d8:	e014      	b.n	400304 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4002da:	2001      	movs	r0, #1
  4002dc:	e012      	b.n	400304 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4002de:	2005      	movs	r0, #5
  4002e0:	e010      	b.n	400304 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  4002e2:	2009      	movs	r0, #9
  4002e4:	e00e      	b.n	400304 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4002e6:	2005      	movs	r0, #5
  4002e8:	e00c      	b.n	400304 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4002ea:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  4002ec:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  4002f0:	d1f9      	bne.n	4002e6 <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4002f2:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  4002f6:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  4002fa:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  4002fe:	f643 2798 	movw	r7, #15000	; 0x3a98
  400302:	e7d2      	b.n	4002aa <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400304:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  400308:	4770      	bx	lr
  40030a:	bf00      	nop

0040030c <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  40030c:	b470      	push	{r4, r5, r6}
  40030e:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400310:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400312:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400314:	2a00      	cmp	r2, #0
  400316:	d03f      	beq.n	400398 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400318:	2400      	movs	r4, #0
  40031a:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40031c:	7c0e      	ldrb	r6, [r1, #16]
  40031e:	0436      	lsls	r6, r6, #16
  400320:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400324:	684d      	ldr	r5, [r1, #4]
  400326:	022d      	lsls	r5, r5, #8
  400328:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40032c:	4335      	orrs	r5, r6
  40032e:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400330:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400332:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400334:	b15c      	cbz	r4, 40034e <twi_master_write+0x42>
		return 0;

	val = addr[0];
  400336:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  400338:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  40033a:	bfc4      	itt	gt
  40033c:	784e      	ldrbgt	r6, [r1, #1]
  40033e:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  400342:	2c02      	cmp	r4, #2
  400344:	dd04      	ble.n	400350 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  400346:	7889      	ldrb	r1, [r1, #2]
  400348:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  40034c:	e000      	b.n	400350 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  40034e:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400350:	60dd      	str	r5, [r3, #12]
  400352:	e00b      	b.n	40036c <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400354:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400356:	f411 7f80 	tst.w	r1, #256	; 0x100
  40035a:	d11f      	bne.n	40039c <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  40035c:	f011 0f04 	tst.w	r1, #4
  400360:	d0f8      	beq.n	400354 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  400362:	f810 1b01 	ldrb.w	r1, [r0], #1
  400366:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  400368:	3a01      	subs	r2, #1
  40036a:	d007      	beq.n	40037c <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  40036c:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  40036e:	f411 7f80 	tst.w	r1, #256	; 0x100
  400372:	d115      	bne.n	4003a0 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400374:	f011 0f04 	tst.w	r1, #4
  400378:	d1f3      	bne.n	400362 <twi_master_write+0x56>
  40037a:	e7eb      	b.n	400354 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  40037c:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  40037e:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400382:	d10f      	bne.n	4003a4 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400384:	f012 0f04 	tst.w	r2, #4
  400388:	d0f8      	beq.n	40037c <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40038a:	2202      	movs	r2, #2
  40038c:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  40038e:	6a1a      	ldr	r2, [r3, #32]
  400390:	f012 0f01 	tst.w	r2, #1
  400394:	d0fb      	beq.n	40038e <twi_master_write+0x82>
  400396:	e006      	b.n	4003a6 <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400398:	2001      	movs	r0, #1
  40039a:	e004      	b.n	4003a6 <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40039c:	2005      	movs	r0, #5
  40039e:	e002      	b.n	4003a6 <twi_master_write+0x9a>
  4003a0:	2005      	movs	r0, #5
  4003a2:	e000      	b.n	4003a6 <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4003a4:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4003a6:	bc70      	pop	{r4, r5, r6}
  4003a8:	4770      	bx	lr
  4003aa:	bf00      	nop

004003ac <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4003ac:	6943      	ldr	r3, [r0, #20]
  4003ae:	f013 0f02 	tst.w	r3, #2
  4003b2:	d004      	beq.n	4003be <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4003b4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4003b8:	61c1      	str	r1, [r0, #28]
	return 0;
  4003ba:	2000      	movs	r0, #0
  4003bc:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4003be:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4003c0:	4770      	bx	lr
  4003c2:	bf00      	nop

004003c4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4003c4:	6943      	ldr	r3, [r0, #20]
  4003c6:	f013 0f01 	tst.w	r3, #1
  4003ca:	d005      	beq.n	4003d8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4003cc:	6983      	ldr	r3, [r0, #24]
  4003ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4003d2:	600b      	str	r3, [r1, #0]

	return 0;
  4003d4:	2000      	movs	r0, #0
  4003d6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4003d8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4003da:	4770      	bx	lr

004003dc <twi_init>:
 */ 

#include <asf.h>
#include "IMU.h"

void twi_init(void){
  4003dc:	b530      	push	{r4, r5, lr}
  4003de:	b085      	sub	sp, #20
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  4003e0:	4b11      	ldr	r3, [pc, #68]	; (400428 <twi_init+0x4c>)
  4003e2:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  4003e6:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4003e8:	21f0      	movs	r1, #240	; 0xf0
  4003ea:	4a10      	ldr	r2, [pc, #64]	; (40042c <twi_init+0x50>)
  4003ec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4003f0:	2400      	movs	r4, #0
  4003f2:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4003f4:	2207      	movs	r2, #7
  4003f6:	601a      	str	r2, [r3, #0]
			/* Capture error */
			gpio_set_pin_low(LED2_GPIO);
		}
	}
	
	pmc_enable_periph_clk(ID_TWI0);
  4003f8:	2013      	movs	r0, #19
  4003fa:	4b0d      	ldr	r3, [pc, #52]	; (400430 <twi_init+0x54>)
  4003fc:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  4003fe:	4b0d      	ldr	r3, [pc, #52]	; (400434 <twi_init+0x58>)
  400400:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  400402:	4b0d      	ldr	r3, [pc, #52]	; (400438 <twi_init+0x5c>)
  400404:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  400406:	f88d 400d 	strb.w	r4, [sp, #13]
	
	if (twi_master_init(TWI0, &opt_twi) != TWI_SUCCESS) {
  40040a:	480c      	ldr	r0, [pc, #48]	; (40043c <twi_init+0x60>)
  40040c:	a901      	add	r1, sp, #4
  40040e:	4b0c      	ldr	r3, [pc, #48]	; (400440 <twi_init+0x64>)
  400410:	4798      	blx	r3
  400412:	b138      	cbz	r0, 400424 <twi_init+0x48>
		puts("-E-\tTWI master initialization failed.\r");
  400414:	480b      	ldr	r0, [pc, #44]	; (400444 <twi_init+0x68>)
  400416:	4b0c      	ldr	r3, [pc, #48]	; (400448 <twi_init+0x6c>)
  400418:	4798      	blx	r3
		while (1) {
			/* Capture error */
			gpio_set_pin_low(LED2_GPIO);
  40041a:	2519      	movs	r5, #25
  40041c:	4c0b      	ldr	r4, [pc, #44]	; (40044c <twi_init+0x70>)
  40041e:	4628      	mov	r0, r5
  400420:	47a0      	blx	r4
  400422:	e7fc      	b.n	40041e <twi_init+0x42>
		}
	}
}
  400424:	b005      	add	sp, #20
  400426:	bd30      	pop	{r4, r5, pc}
  400428:	e000e010 	.word	0xe000e010
  40042c:	e000ed00 	.word	0xe000ed00
  400430:	00400f61 	.word	0x00400f61
  400434:	02dc6c00 	.word	0x02dc6c00
  400438:	000186a0 	.word	0x000186a0
  40043c:	40018000 	.word	0x40018000
  400440:	004001f9 	.word	0x004001f9
  400444:	00407a1c 	.word	0x00407a1c
  400448:	004023ad 	.word	0x004023ad
  40044c:	00400b69 	.word	0x00400b69

00400450 <adxl_write>:
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value){
  400450:	b500      	push	{lr}
  400452:	b089      	sub	sp, #36	; 0x24
  400454:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  400458:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  40045c:	2301      	movs	r3, #1
  40045e:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  400460:	f10d 0207 	add.w	r2, sp, #7
  400464:	9205      	str	r2, [sp, #20]
	tx.length		=	1;
  400466:	9306      	str	r3, [sp, #24]
	tx.chip			=	ADXL_ADDR;
  400468:	2353      	movs	r3, #83	; 0x53
  40046a:	f88d 301c 	strb.w	r3, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  40046e:	4803      	ldr	r0, [pc, #12]	; (40047c <adxl_write+0x2c>)
  400470:	a903      	add	r1, sp, #12
  400472:	4b03      	ldr	r3, [pc, #12]	; (400480 <adxl_write+0x30>)
  400474:	4798      	blx	r3
}
  400476:	b009      	add	sp, #36	; 0x24
  400478:	f85d fb04 	ldr.w	pc, [sp], #4
  40047c:	40018000 	.word	0x40018000
  400480:	0040030d 	.word	0x0040030d

00400484 <adxl_init>:
		}
	}
}

void adxl_init(void) 
{
  400484:	b510      	push	{r4, lr}
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B);	//16-bit, 13-bit mode
  400486:	2031      	movs	r0, #49	; 0x31
  400488:	210b      	movs	r1, #11
  40048a:	4c0c      	ldr	r4, [pc, #48]	; (4004bc <adxl_init+0x38>)
  40048c:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_BW_RATE,0x09);		//Sample rate = 50Hz = 20ms
  40048e:	202c      	movs	r0, #44	; 0x2c
  400490:	2109      	movs	r1, #9
  400492:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x07);		//Sample rate = 12,5Hz = 80ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x06);		//Sample rate = 6,25Hz = 160ms
	adxl_write(ADXL_ADDR_INT_ENABLE,0x80);	//DATA-READY Interrupt
  400494:	202e      	movs	r0, #46	; 0x2e
  400496:	2180      	movs	r1, #128	; 0x80
  400498:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_INT_MAP,0x7F);		//DATA-READY Interrupt - INT1 / Rest - INT2
  40049a:	202f      	movs	r0, #47	; 0x2f
  40049c:	217f      	movs	r1, #127	; 0x7f
  40049e:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08);	//Start Measurement
  4004a0:	202d      	movs	r0, #45	; 0x2d
  4004a2:	2108      	movs	r1, #8
  4004a4:	47a0      	blx	r4
	
	//Configurando Offset:
	
	adxl_write(ADXL_ADDR_OFSTY,0x20);		// 0x20 * 15,6[mg/LSB] = 499,2 mg
  4004a6:	201f      	movs	r0, #31
  4004a8:	2120      	movs	r1, #32
  4004aa:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTX,0x13);		// 0x13 * 15,6[mg/LSB] = 296,4 mg
  4004ac:	201e      	movs	r0, #30
  4004ae:	2113      	movs	r1, #19
  4004b0:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTZ,0x81);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
  4004b2:	2020      	movs	r0, #32
  4004b4:	2181      	movs	r1, #129	; 0x81
  4004b6:	47a0      	blx	r4
  4004b8:	bd10      	pop	{r4, pc}
  4004ba:	bf00      	nop
  4004bc:	00400451 	.word	0x00400451

004004c0 <adxl_read>:
	return	twi_master_write(TWI0, &tx);
}

uint32_t adxl_read(
				uint8_t index,
				uint8_t *value){
  4004c0:	b500      	push	{lr}
  4004c2:	b087      	sub	sp, #28
					
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  4004c4:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  4004c8:	2301      	movs	r3, #1
  4004ca:	9302      	str	r3, [sp, #8]
	rx.buffer		=	value;
  4004cc:	9103      	str	r1, [sp, #12]
	rx.length		=	1;
  4004ce:	9304      	str	r3, [sp, #16]
	rx.chip			=	ADXL_ADDR;
  4004d0:	2353      	movs	r3, #83	; 0x53
  4004d2:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  4004d6:	4803      	ldr	r0, [pc, #12]	; (4004e4 <adxl_read+0x24>)
  4004d8:	a901      	add	r1, sp, #4
  4004da:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <adxl_read+0x28>)
  4004dc:	4798      	blx	r3
}
  4004de:	b007      	add	sp, #28
  4004e0:	f85d fb04 	ldr.w	pc, [sp], #4
  4004e4:	40018000 	.word	0x40018000
  4004e8:	00400239 	.word	0x00400239

004004ec <itg_write>:

uint32_t itg_write(
				uint8_t index,
				uint8_t  value){
  4004ec:	b500      	push	{lr}
  4004ee:	b089      	sub	sp, #36	; 0x24
  4004f0:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  4004f4:	2300      	movs	r3, #0
  4004f6:	9303      	str	r3, [sp, #12]
  4004f8:	9307      	str	r3, [sp, #28]
  4004fa:	f88d 000c 	strb.w	r0, [sp, #12]
  4004fe:	2301      	movs	r3, #1
  400500:	9304      	str	r3, [sp, #16]
  400502:	f10d 0207 	add.w	r2, sp, #7
  400506:	9205      	str	r2, [sp, #20]
  400508:	9306      	str	r3, [sp, #24]
  40050a:	2368      	movs	r3, #104	; 0x68
  40050c:	f88d 301c 	strb.w	r3, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= ITG_ADDR
	};
	
	return	twi_master_write(TWI0, &tx);
  400510:	4803      	ldr	r0, [pc, #12]	; (400520 <itg_write+0x34>)
  400512:	a903      	add	r1, sp, #12
  400514:	4b03      	ldr	r3, [pc, #12]	; (400524 <itg_write+0x38>)
  400516:	4798      	blx	r3
}
  400518:	b009      	add	sp, #36	; 0x24
  40051a:	f85d fb04 	ldr.w	pc, [sp], #4
  40051e:	bf00      	nop
  400520:	40018000 	.word	0x40018000
  400524:	0040030d 	.word	0x0040030d

00400528 <itg_init>:
	adxl_write(ADXL_ADDR_OFSTZ,0x81);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	
}

void itg_init(void)
{
  400528:	b510      	push	{r4, lr}
	itg_write(ITG_ADDR_DLPF_FS,0x19);	//2000º/s - Sample Rate: 1KHz - LPF: 188Hz
  40052a:	2016      	movs	r0, #22
  40052c:	2119      	movs	r1, #25
  40052e:	4c06      	ldr	r4, [pc, #24]	; (400548 <itg_init+0x20>)
  400530:	47a0      	blx	r4
	//itg_write(ITG_ADDR_DLPF_FS,0x1B);	//2000º/s - Sample Rate: 1KHz - LPF: 42Hz
	//itg_write(ITG_ADDR_DLPF_FS,0x1E);	//2000º/s - Sample Rate: 1KHz - LPF: 5Hz
	itg_write(ITG_ADDR_SMPLRT_DIV, 19);	//Fsample = 1KHz/(19 + 1) = 50Hz : 20ms
  400532:	2015      	movs	r0, #21
  400534:	2113      	movs	r1, #19
  400536:	47a0      	blx	r4
	//itg_write(ITG_ADDR_SMPLRT_DIV, 99);	//Fsample = 1KHz/(99 + 1) = 10Hz : 100ms
	//itg_write(ITG_ADDR_SMPLRT_DIV, 159);	//Fsample = 1KHz/(159 + 1) = 6,25Hz : 160ms
	itg_write(ITG_ADDR_INT_CFG,0x11);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400538:	2017      	movs	r0, #23
  40053a:	2111      	movs	r1, #17
  40053c:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
  40053e:	203e      	movs	r0, #62	; 0x3e
  400540:	2100      	movs	r1, #0
  400542:	47a0      	blx	r4
  400544:	bd10      	pop	{r4, pc}
  400546:	bf00      	nop
  400548:	004004ed 	.word	0x004004ed

0040054c <itg_read>:
	return	twi_master_write(TWI0, &tx);
}

uint32_t itg_read(
				uint8_t index,
				uint8_t *value){
  40054c:	b500      	push	{lr}
  40054e:	b087      	sub	sp, #28
	
	twi_packet_t rx = {
  400550:	2300      	movs	r3, #0
  400552:	9301      	str	r3, [sp, #4]
  400554:	9305      	str	r3, [sp, #20]
  400556:	f88d 0004 	strb.w	r0, [sp, #4]
  40055a:	2301      	movs	r3, #1
  40055c:	9302      	str	r3, [sp, #8]
  40055e:	9103      	str	r1, [sp, #12]
  400560:	9304      	str	r3, [sp, #16]
  400562:	2368      	movs	r3, #104	; 0x68
  400564:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer			= value,
		.length			= 1,
		.chip			= ITG_ADDR
	};
	
	return	twi_master_read(TWI0, &rx);
  400568:	4803      	ldr	r0, [pc, #12]	; (400578 <itg_read+0x2c>)
  40056a:	a901      	add	r1, sp, #4
  40056c:	4b03      	ldr	r3, [pc, #12]	; (40057c <itg_read+0x30>)
  40056e:	4798      	blx	r3
}
  400570:	b007      	add	sp, #28
  400572:	f85d fb04 	ldr.w	pc, [sp], #4
  400576:	bf00      	nop
  400578:	40018000 	.word	0x40018000
  40057c:	00400239 	.word	0x00400239

00400580 <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length)
{
  400580:	b500      	push	{lr}
  400582:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400584:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400588:	2301      	movs	r3, #1
  40058a:	9302      	str	r3, [sp, #8]
	rx.buffer		=	value;
  40058c:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  40058e:	9204      	str	r2, [sp, #16]
	rx.chip			=	ADXL_ADDR;
  400590:	2353      	movs	r3, #83	; 0x53
  400592:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  400596:	4803      	ldr	r0, [pc, #12]	; (4005a4 <adxl_multiplereads+0x24>)
  400598:	a901      	add	r1, sp, #4
  40059a:	4b03      	ldr	r3, [pc, #12]	; (4005a8 <adxl_multiplereads+0x28>)
  40059c:	4798      	blx	r3
}
  40059e:	b007      	add	sp, #28
  4005a0:	f85d fb04 	ldr.w	pc, [sp], #4
  4005a4:	40018000 	.word	0x40018000
  4005a8:	00400239 	.word	0x00400239

004005ac <itg_multiplereads>:

uint32_t itg_multiplereads(	uint8_t index,
							uint8_t *value,
							uint8_t length)
{
  4005ac:	b500      	push	{lr}
  4005ae:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  4005b0:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  4005b4:	2301      	movs	r3, #1
  4005b6:	9302      	str	r3, [sp, #8]
	rx.buffer		=	value;
  4005b8:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  4005ba:	9204      	str	r2, [sp, #16]
	rx.chip			=	ITG_ADDR;
  4005bc:	2368      	movs	r3, #104	; 0x68
  4005be:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  4005c2:	4803      	ldr	r0, [pc, #12]	; (4005d0 <itg_multiplereads+0x24>)
  4005c4:	a901      	add	r1, sp, #4
  4005c6:	4b03      	ldr	r3, [pc, #12]	; (4005d4 <itg_multiplereads+0x28>)
  4005c8:	4798      	blx	r3
}
  4005ca:	b007      	add	sp, #28
  4005cc:	f85d fb04 	ldr.w	pc, [sp], #4
  4005d0:	40018000 	.word	0x40018000
  4005d4:	00400239 	.word	0x00400239

004005d8 <get_all_gyro_value>:

void get_all_gyro_value(float *value){
  4005d8:	b538      	push	{r3, r4, r5, lr}
  4005da:	4604      	mov	r4, r0
	static uint8_t buf[6];
	uint16_t itg = 0;
	
	itg_multiplereads(ITG_ADDR_DATAX1, &buf, 6);
  4005dc:	4d30      	ldr	r5, [pc, #192]	; (4006a0 <get_all_gyro_value+0xc8>)
  4005de:	201d      	movs	r0, #29
  4005e0:	4629      	mov	r1, r5
  4005e2:	2206      	movs	r2, #6
  4005e4:	4b2f      	ldr	r3, [pc, #188]	; (4006a4 <get_all_gyro_value+0xcc>)
  4005e6:	4798      	blx	r3
	
	//EIXO X:
	if ( (buf[0] & 0x80) == 0x80 ){
  4005e8:	782b      	ldrb	r3, [r5, #0]
  4005ea:	f013 0f80 	tst.w	r3, #128	; 0x80
  4005ee:	d00e      	beq.n	40060e <get_all_gyro_value+0x36>
		itg = (buf[0] << 8) | (buf[1]);
  4005f0:	7868      	ldrb	r0, [r5, #1]
  4005f2:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4005f6:	4258      	negs	r0, r3
		value[0] = -(((float)itg) / 14.375);
  4005f8:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4005fc:	4b2a      	ldr	r3, [pc, #168]	; (4006a8 <get_all_gyro_value+0xd0>)
  4005fe:	4798      	blx	r3
  400600:	492a      	ldr	r1, [pc, #168]	; (4006ac <get_all_gyro_value+0xd4>)
  400602:	4b2b      	ldr	r3, [pc, #172]	; (4006b0 <get_all_gyro_value+0xd8>)
  400604:	4798      	blx	r3
  400606:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40060a:	6020      	str	r0, [r4, #0]
  40060c:	e009      	b.n	400622 <get_all_gyro_value+0x4a>
	}
	else {
		itg = (buf[0] << 8) | (buf[1]);
  40060e:	4a24      	ldr	r2, [pc, #144]	; (4006a0 <get_all_gyro_value+0xc8>)
  400610:	7850      	ldrb	r0, [r2, #1]
		value[0] = (((float)itg) / 14.375);
  400612:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400616:	4b24      	ldr	r3, [pc, #144]	; (4006a8 <get_all_gyro_value+0xd0>)
  400618:	4798      	blx	r3
  40061a:	4924      	ldr	r1, [pc, #144]	; (4006ac <get_all_gyro_value+0xd4>)
  40061c:	4b24      	ldr	r3, [pc, #144]	; (4006b0 <get_all_gyro_value+0xd8>)
  40061e:	4798      	blx	r3
  400620:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[2] & 0x80) == 0x80 ){
  400622:	4b1f      	ldr	r3, [pc, #124]	; (4006a0 <get_all_gyro_value+0xc8>)
  400624:	789b      	ldrb	r3, [r3, #2]
  400626:	f013 0f80 	tst.w	r3, #128	; 0x80
  40062a:	d00f      	beq.n	40064c <get_all_gyro_value+0x74>
		itg = (buf[2] << 8) | (buf[3]);
  40062c:	4a1c      	ldr	r2, [pc, #112]	; (4006a0 <get_all_gyro_value+0xc8>)
  40062e:	78d0      	ldrb	r0, [r2, #3]
  400630:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  400634:	4258      	negs	r0, r3
		value[1] = -(((float)itg) / 14.375);
  400636:	f3c0 000e 	ubfx	r0, r0, #0, #15
  40063a:	4b1b      	ldr	r3, [pc, #108]	; (4006a8 <get_all_gyro_value+0xd0>)
  40063c:	4798      	blx	r3
  40063e:	491b      	ldr	r1, [pc, #108]	; (4006ac <get_all_gyro_value+0xd4>)
  400640:	4b1b      	ldr	r3, [pc, #108]	; (4006b0 <get_all_gyro_value+0xd8>)
  400642:	4798      	blx	r3
  400644:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400648:	6060      	str	r0, [r4, #4]
  40064a:	e009      	b.n	400660 <get_all_gyro_value+0x88>
	}
	else {
		itg = (buf[2] << 8) | (buf[3]);
  40064c:	4a14      	ldr	r2, [pc, #80]	; (4006a0 <get_all_gyro_value+0xc8>)
  40064e:	78d0      	ldrb	r0, [r2, #3]
		value[1] = (((float)itg) / 14.375);
  400650:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400654:	4b14      	ldr	r3, [pc, #80]	; (4006a8 <get_all_gyro_value+0xd0>)
  400656:	4798      	blx	r3
  400658:	4914      	ldr	r1, [pc, #80]	; (4006ac <get_all_gyro_value+0xd4>)
  40065a:	4b15      	ldr	r3, [pc, #84]	; (4006b0 <get_all_gyro_value+0xd8>)
  40065c:	4798      	blx	r3
  40065e:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[4] & 0x80) == 0x80 ){
  400660:	4b0f      	ldr	r3, [pc, #60]	; (4006a0 <get_all_gyro_value+0xc8>)
  400662:	791b      	ldrb	r3, [r3, #4]
  400664:	f013 0f80 	tst.w	r3, #128	; 0x80
  400668:	d00f      	beq.n	40068a <get_all_gyro_value+0xb2>
		itg = (buf[4] << 8) | (buf[5]);
  40066a:	4a0d      	ldr	r2, [pc, #52]	; (4006a0 <get_all_gyro_value+0xc8>)
  40066c:	7950      	ldrb	r0, [r2, #5]
  40066e:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  400672:	4258      	negs	r0, r3
		value[2] = -(((float)itg) / 14.375);
  400674:	f3c0 000e 	ubfx	r0, r0, #0, #15
  400678:	4b0b      	ldr	r3, [pc, #44]	; (4006a8 <get_all_gyro_value+0xd0>)
  40067a:	4798      	blx	r3
  40067c:	490b      	ldr	r1, [pc, #44]	; (4006ac <get_all_gyro_value+0xd4>)
  40067e:	4b0c      	ldr	r3, [pc, #48]	; (4006b0 <get_all_gyro_value+0xd8>)
  400680:	4798      	blx	r3
  400682:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400686:	60a0      	str	r0, [r4, #8]
  400688:	bd38      	pop	{r3, r4, r5, pc}
	}
	else {
		itg = (buf[4] << 8) | (buf[5]);
  40068a:	4a05      	ldr	r2, [pc, #20]	; (4006a0 <get_all_gyro_value+0xc8>)
  40068c:	7950      	ldrb	r0, [r2, #5]
		value[2] = (((float)itg) / 14.375);
  40068e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400692:	4b05      	ldr	r3, [pc, #20]	; (4006a8 <get_all_gyro_value+0xd0>)
  400694:	4798      	blx	r3
  400696:	4905      	ldr	r1, [pc, #20]	; (4006ac <get_all_gyro_value+0xd4>)
  400698:	4b05      	ldr	r3, [pc, #20]	; (4006b0 <get_all_gyro_value+0xd8>)
  40069a:	4798      	blx	r3
  40069c:	60a0      	str	r0, [r4, #8]
  40069e:	bd38      	pop	{r3, r4, r5, pc}
  4006a0:	200009d4 	.word	0x200009d4
  4006a4:	004005ad 	.word	0x004005ad
  4006a8:	00401f69 	.word	0x00401f69
  4006ac:	41660000 	.word	0x41660000
  4006b0:	00402181 	.word	0x00402181
  4006b4:	00000000 	.word	0x00000000

004006b8 <get_all_acel_value>:
	}
}

void get_all_acel_value(float *value){
  4006b8:	b538      	push	{r3, r4, r5, lr}
  4006ba:	4604      	mov	r4, r0
	static uint8_t buf[6];
	uint16_t adxl = 0;
	
	adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 6);
  4006bc:	4d46      	ldr	r5, [pc, #280]	; (4007d8 <get_all_acel_value+0x120>)
  4006be:	2032      	movs	r0, #50	; 0x32
  4006c0:	4629      	mov	r1, r5
  4006c2:	2206      	movs	r2, #6
  4006c4:	4b45      	ldr	r3, [pc, #276]	; (4007dc <get_all_acel_value+0x124>)
  4006c6:	4798      	blx	r3
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  4006c8:	786b      	ldrb	r3, [r5, #1]
  4006ca:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4006ce:	2af0      	cmp	r2, #240	; 0xf0
  4006d0:	d114      	bne.n	4006fc <get_all_acel_value+0x44>
		adxl = (buf[1] << 8) | (buf[0]);
  4006d2:	7828      	ldrb	r0, [r5, #0]
  4006d4:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4006d8:	4258      	negs	r0, r3
		value[0] = -(3.9 * ((float)adxl));
  4006da:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4006de:	4b40      	ldr	r3, [pc, #256]	; (4007e0 <get_all_acel_value+0x128>)
  4006e0:	4798      	blx	r3
  4006e2:	4b40      	ldr	r3, [pc, #256]	; (4007e4 <get_all_acel_value+0x12c>)
  4006e4:	4798      	blx	r3
  4006e6:	a33a      	add	r3, pc, #232	; (adr r3, 4007d0 <get_all_acel_value+0x118>)
  4006e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006ec:	4d3e      	ldr	r5, [pc, #248]	; (4007e8 <get_all_acel_value+0x130>)
  4006ee:	47a8      	blx	r5
  4006f0:	4b3e      	ldr	r3, [pc, #248]	; (4007ec <get_all_acel_value+0x134>)
  4006f2:	4798      	blx	r3
  4006f4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4006f8:	6020      	str	r0, [r4, #0]
  4006fa:	e00f      	b.n	40071c <get_all_acel_value+0x64>
	} 
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4006fc:	4a36      	ldr	r2, [pc, #216]	; (4007d8 <get_all_acel_value+0x120>)
  4006fe:	7810      	ldrb	r0, [r2, #0]
		value[0] = (3.9 * ((float)adxl));
  400700:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400704:	4b36      	ldr	r3, [pc, #216]	; (4007e0 <get_all_acel_value+0x128>)
  400706:	4798      	blx	r3
  400708:	4b36      	ldr	r3, [pc, #216]	; (4007e4 <get_all_acel_value+0x12c>)
  40070a:	4798      	blx	r3
  40070c:	a330      	add	r3, pc, #192	; (adr r3, 4007d0 <get_all_acel_value+0x118>)
  40070e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400712:	4d35      	ldr	r5, [pc, #212]	; (4007e8 <get_all_acel_value+0x130>)
  400714:	47a8      	blx	r5
  400716:	4b35      	ldr	r3, [pc, #212]	; (4007ec <get_all_acel_value+0x134>)
  400718:	4798      	blx	r3
  40071a:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  40071c:	4b2e      	ldr	r3, [pc, #184]	; (4007d8 <get_all_acel_value+0x120>)
  40071e:	78db      	ldrb	r3, [r3, #3]
  400720:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400724:	2af0      	cmp	r2, #240	; 0xf0
  400726:	d115      	bne.n	400754 <get_all_acel_value+0x9c>
		adxl = (buf[3] << 8) | (buf[2]);
  400728:	4a2b      	ldr	r2, [pc, #172]	; (4007d8 <get_all_acel_value+0x120>)
  40072a:	7890      	ldrb	r0, [r2, #2]
  40072c:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400730:	4258      	negs	r0, r3
		value[1] = -(3.9 * ((float)adxl));
  400732:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400736:	4b2a      	ldr	r3, [pc, #168]	; (4007e0 <get_all_acel_value+0x128>)
  400738:	4798      	blx	r3
  40073a:	4b2a      	ldr	r3, [pc, #168]	; (4007e4 <get_all_acel_value+0x12c>)
  40073c:	4798      	blx	r3
  40073e:	a324      	add	r3, pc, #144	; (adr r3, 4007d0 <get_all_acel_value+0x118>)
  400740:	e9d3 2300 	ldrd	r2, r3, [r3]
  400744:	4d28      	ldr	r5, [pc, #160]	; (4007e8 <get_all_acel_value+0x130>)
  400746:	47a8      	blx	r5
  400748:	4b28      	ldr	r3, [pc, #160]	; (4007ec <get_all_acel_value+0x134>)
  40074a:	4798      	blx	r3
  40074c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400750:	6060      	str	r0, [r4, #4]
  400752:	e00f      	b.n	400774 <get_all_acel_value+0xbc>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400754:	4a20      	ldr	r2, [pc, #128]	; (4007d8 <get_all_acel_value+0x120>)
  400756:	7890      	ldrb	r0, [r2, #2]
		value[1] = (3.9 * ((float)adxl));
  400758:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40075c:	4b20      	ldr	r3, [pc, #128]	; (4007e0 <get_all_acel_value+0x128>)
  40075e:	4798      	blx	r3
  400760:	4b20      	ldr	r3, [pc, #128]	; (4007e4 <get_all_acel_value+0x12c>)
  400762:	4798      	blx	r3
  400764:	a31a      	add	r3, pc, #104	; (adr r3, 4007d0 <get_all_acel_value+0x118>)
  400766:	e9d3 2300 	ldrd	r2, r3, [r3]
  40076a:	4d1f      	ldr	r5, [pc, #124]	; (4007e8 <get_all_acel_value+0x130>)
  40076c:	47a8      	blx	r5
  40076e:	4b1f      	ldr	r3, [pc, #124]	; (4007ec <get_all_acel_value+0x134>)
  400770:	4798      	blx	r3
  400772:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[5] & 0xF0) == 0xF0 ){
  400774:	4b18      	ldr	r3, [pc, #96]	; (4007d8 <get_all_acel_value+0x120>)
  400776:	795b      	ldrb	r3, [r3, #5]
  400778:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40077c:	2af0      	cmp	r2, #240	; 0xf0
  40077e:	d115      	bne.n	4007ac <get_all_acel_value+0xf4>
		adxl = (buf[5] << 8) | (buf[4]);
  400780:	4a15      	ldr	r2, [pc, #84]	; (4007d8 <get_all_acel_value+0x120>)
  400782:	7910      	ldrb	r0, [r2, #4]
  400784:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400788:	4258      	negs	r0, r3
		value[2] = -(3.9 * ((float)adxl));
  40078a:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40078e:	4b14      	ldr	r3, [pc, #80]	; (4007e0 <get_all_acel_value+0x128>)
  400790:	4798      	blx	r3
  400792:	4b14      	ldr	r3, [pc, #80]	; (4007e4 <get_all_acel_value+0x12c>)
  400794:	4798      	blx	r3
  400796:	a30e      	add	r3, pc, #56	; (adr r3, 4007d0 <get_all_acel_value+0x118>)
  400798:	e9d3 2300 	ldrd	r2, r3, [r3]
  40079c:	4d12      	ldr	r5, [pc, #72]	; (4007e8 <get_all_acel_value+0x130>)
  40079e:	47a8      	blx	r5
  4007a0:	4b12      	ldr	r3, [pc, #72]	; (4007ec <get_all_acel_value+0x134>)
  4007a2:	4798      	blx	r3
  4007a4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4007a8:	60a0      	str	r0, [r4, #8]
  4007aa:	bd38      	pop	{r3, r4, r5, pc}
	}
	else {
		adxl = (buf[5] << 8) | (buf[4]);
  4007ac:	4a0a      	ldr	r2, [pc, #40]	; (4007d8 <get_all_acel_value+0x120>)
  4007ae:	7910      	ldrb	r0, [r2, #4]
		value[2] = (3.9 * ((float)adxl));
  4007b0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007b4:	4b0a      	ldr	r3, [pc, #40]	; (4007e0 <get_all_acel_value+0x128>)
  4007b6:	4798      	blx	r3
  4007b8:	4b0a      	ldr	r3, [pc, #40]	; (4007e4 <get_all_acel_value+0x12c>)
  4007ba:	4798      	blx	r3
  4007bc:	a304      	add	r3, pc, #16	; (adr r3, 4007d0 <get_all_acel_value+0x118>)
  4007be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007c2:	4d09      	ldr	r5, [pc, #36]	; (4007e8 <get_all_acel_value+0x130>)
  4007c4:	47a8      	blx	r5
  4007c6:	4b09      	ldr	r3, [pc, #36]	; (4007ec <get_all_acel_value+0x134>)
  4007c8:	4798      	blx	r3
  4007ca:	60a0      	str	r0, [r4, #8]
  4007cc:	bd38      	pop	{r3, r4, r5, pc}
  4007ce:	bf00      	nop
  4007d0:	33333333 	.word	0x33333333
  4007d4:	400f3333 	.word	0x400f3333
  4007d8:	200009cc 	.word	0x200009cc
  4007dc:	00400581 	.word	0x00400581
  4007e0:	00401f69 	.word	0x00401f69
  4007e4:	00401891 	.word	0x00401891
  4007e8:	00401939 	.word	0x00401939
  4007ec:	00401d5d 	.word	0x00401d5d

004007f0 <clear_interrupt>:
	}
	
	return valor;
}

void clear_interrupt (void){
  4007f0:	b500      	push	{lr}
  4007f2:	b083      	sub	sp, #12
	uint8_t read;
	adxl_read(ADXL_ADDR_DATAX0, &read);
  4007f4:	2032      	movs	r0, #50	; 0x32
  4007f6:	f10d 0107 	add.w	r1, sp, #7
  4007fa:	4b05      	ldr	r3, [pc, #20]	; (400810 <clear_interrupt+0x20>)
  4007fc:	4798      	blx	r3
	itg_read(ITG_ADDR_DATAX0, &read);
  4007fe:	201e      	movs	r0, #30
  400800:	f10d 0107 	add.w	r1, sp, #7
  400804:	4b03      	ldr	r3, [pc, #12]	; (400814 <clear_interrupt+0x24>)
  400806:	4798      	blx	r3
  400808:	b003      	add	sp, #12
  40080a:	f85d fb04 	ldr.w	pc, [sp], #4
  40080e:	bf00      	nop
  400810:	004004c1 	.word	0x004004c1
  400814:	0040054d 	.word	0x0040054d

00400818 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40081c:	460e      	mov	r6, r1
  40081e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400820:	3801      	subs	r0, #1
  400822:	2802      	cmp	r0, #2
  400824:	d80f      	bhi.n	400846 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  400826:	b192      	cbz	r2, 40084e <_write+0x36>
  400828:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40082a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400868 <_write+0x50>
  40082e:	4f0d      	ldr	r7, [pc, #52]	; (400864 <_write+0x4c>)
  400830:	f8d8 0000 	ldr.w	r0, [r8]
  400834:	5d31      	ldrb	r1, [r6, r4]
  400836:	683b      	ldr	r3, [r7, #0]
  400838:	4798      	blx	r3
  40083a:	2800      	cmp	r0, #0
  40083c:	db0a      	blt.n	400854 <_write+0x3c>
			return -1;
		}
		++nChars;
  40083e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400840:	42a5      	cmp	r5, r4
  400842:	d1f5      	bne.n	400830 <_write+0x18>
  400844:	e00a      	b.n	40085c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400846:	f04f 30ff 	mov.w	r0, #4294967295
  40084a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  40084e:	2000      	movs	r0, #0
  400850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400854:	f04f 30ff 	mov.w	r0, #4294967295
  400858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  40085c:	4620      	mov	r0, r4
	}
	return nChars;
}
  40085e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400862:	bf00      	nop
  400864:	20000acc 	.word	0x20000acc
  400868:	20000ad0 	.word	0x20000ad0

0040086c <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  40086c:	4b03      	ldr	r3, [pc, #12]	; (40087c <ili9225_spi_handler+0x10>)
  40086e:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  400870:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  400872:	2201      	movs	r2, #1
  400874:	4b02      	ldr	r3, [pc, #8]	; (400880 <ili9225_spi_handler+0x14>)
  400876:	701a      	strb	r2, [r3, #0]
  400878:	4770      	bx	lr
  40087a:	bf00      	nop
  40087c:	40008000 	.word	0x40008000
  400880:	200009dc 	.word	0x200009dc

00400884 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400884:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400886:	23ac      	movs	r3, #172	; 0xac
  400888:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40088a:	680a      	ldr	r2, [r1, #0]
  40088c:	684b      	ldr	r3, [r1, #4]
  40088e:	fbb2 f3f3 	udiv	r3, r2, r3
  400892:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400894:	1e5c      	subs	r4, r3, #1
  400896:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40089a:	4294      	cmp	r4, r2
  40089c:	d80a      	bhi.n	4008b4 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40089e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4008a0:	688b      	ldr	r3, [r1, #8]
  4008a2:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4008a4:	f240 2302 	movw	r3, #514	; 0x202
  4008a8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4008ac:	2350      	movs	r3, #80	; 0x50
  4008ae:	6003      	str	r3, [r0, #0]

	return 0;
  4008b0:	2000      	movs	r0, #0
  4008b2:	e000      	b.n	4008b6 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4008b4:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4008b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008ba:	4770      	bx	lr

004008bc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4008bc:	6943      	ldr	r3, [r0, #20]
  4008be:	f013 0f02 	tst.w	r3, #2
  4008c2:	d002      	beq.n	4008ca <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4008c4:	61c1      	str	r1, [r0, #28]
	return 0;
  4008c6:	2000      	movs	r0, #0
  4008c8:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4008ca:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4008cc:	4770      	bx	lr
  4008ce:	bf00      	nop

004008d0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4008d0:	6943      	ldr	r3, [r0, #20]
  4008d2:	f013 0f01 	tst.w	r3, #1
  4008d6:	d003      	beq.n	4008e0 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4008d8:	6983      	ldr	r3, [r0, #24]
  4008da:	700b      	strb	r3, [r1, #0]
	return 0;
  4008dc:	2000      	movs	r0, #0
  4008de:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4008e0:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4008e2:	4770      	bx	lr

004008e4 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4008e4:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4008e6:	480e      	ldr	r0, [pc, #56]	; (400920 <sysclk_init+0x3c>)
  4008e8:	4b0e      	ldr	r3, [pc, #56]	; (400924 <sysclk_init+0x40>)
  4008ea:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4008ec:	2000      	movs	r0, #0
  4008ee:	213e      	movs	r1, #62	; 0x3e
  4008f0:	4b0d      	ldr	r3, [pc, #52]	; (400928 <sysclk_init+0x44>)
  4008f2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4008f4:	4c0d      	ldr	r4, [pc, #52]	; (40092c <sysclk_init+0x48>)
  4008f6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4008f8:	2800      	cmp	r0, #0
  4008fa:	d0fc      	beq.n	4008f6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4008fc:	4b0c      	ldr	r3, [pc, #48]	; (400930 <sysclk_init+0x4c>)
  4008fe:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400900:	4a0c      	ldr	r2, [pc, #48]	; (400934 <sysclk_init+0x50>)
  400902:	4b0d      	ldr	r3, [pc, #52]	; (400938 <sysclk_init+0x54>)
  400904:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400906:	4c0d      	ldr	r4, [pc, #52]	; (40093c <sysclk_init+0x58>)
  400908:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40090a:	2800      	cmp	r0, #0
  40090c:	d0fc      	beq.n	400908 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40090e:	2010      	movs	r0, #16
  400910:	4b0b      	ldr	r3, [pc, #44]	; (400940 <sysclk_init+0x5c>)
  400912:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400914:	4b0b      	ldr	r3, [pc, #44]	; (400944 <sysclk_init+0x60>)
  400916:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400918:	4801      	ldr	r0, [pc, #4]	; (400920 <sysclk_init+0x3c>)
  40091a:	4b02      	ldr	r3, [pc, #8]	; (400924 <sysclk_init+0x40>)
  40091c:	4798      	blx	r3
  40091e:	bd10      	pop	{r4, pc}
  400920:	02dc6c00 	.word	0x02dc6c00
  400924:	200000a1 	.word	0x200000a1
  400928:	00400edd 	.word	0x00400edd
  40092c:	00400f31 	.word	0x00400f31
  400930:	00400f41 	.word	0x00400f41
  400934:	20073f01 	.word	0x20073f01
  400938:	400e0400 	.word	0x400e0400
  40093c:	00400f51 	.word	0x00400f51
  400940:	00400e79 	.word	0x00400e79
  400944:	00401041 	.word	0x00401041

00400948 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400948:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40094a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40094e:	4b30      	ldr	r3, [pc, #192]	; (400a10 <board_init+0xc8>)
  400950:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400952:	200b      	movs	r0, #11
  400954:	4c2f      	ldr	r4, [pc, #188]	; (400a14 <board_init+0xcc>)
  400956:	47a0      	blx	r4
  400958:	200c      	movs	r0, #12
  40095a:	47a0      	blx	r4
  40095c:	200d      	movs	r0, #13
  40095e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400960:	2017      	movs	r0, #23
  400962:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400966:	4c2c      	ldr	r4, [pc, #176]	; (400a18 <board_init+0xd0>)
  400968:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40096a:	202e      	movs	r0, #46	; 0x2e
  40096c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400970:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400972:	200f      	movs	r0, #15
  400974:	4929      	ldr	r1, [pc, #164]	; (400a1c <board_init+0xd4>)
  400976:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400978:	2010      	movs	r0, #16
  40097a:	4929      	ldr	r1, [pc, #164]	; (400a20 <board_init+0xd8>)
  40097c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40097e:	4829      	ldr	r0, [pc, #164]	; (400a24 <board_init+0xdc>)
  400980:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400984:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400988:	4b27      	ldr	r3, [pc, #156]	; (400a28 <board_init+0xe0>)
  40098a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40098c:	2000      	movs	r0, #0
  40098e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400992:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400994:	2008      	movs	r0, #8
  400996:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40099a:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  40099c:	2003      	movs	r0, #3
  40099e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009a2:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4009a4:	2004      	movs	r0, #4
  4009a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009aa:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4009ac:	200c      	movs	r0, #12
  4009ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009b2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4009b4:	200d      	movs	r0, #13
  4009b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009ba:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4009bc:	200e      	movs	r0, #14
  4009be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009c2:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  4009c4:	201f      	movs	r0, #31
  4009c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009ca:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4009cc:	201e      	movs	r0, #30
  4009ce:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009d2:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4009d4:	200c      	movs	r0, #12
  4009d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009da:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4009dc:	200d      	movs	r0, #13
  4009de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009e2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4009e4:	200e      	movs	r0, #14
  4009e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009ea:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4009ec:	201e      	movs	r0, #30
  4009ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009f2:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  4009f4:	201c      	movs	r0, #28
  4009f6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4009fa:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4009fc:	201d      	movs	r0, #29
  4009fe:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400a02:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400a04:	204d      	movs	r0, #77	; 0x4d
  400a06:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400a0a:	47a0      	blx	r4
  400a0c:	bd10      	pop	{r4, pc}
  400a0e:	bf00      	nop
  400a10:	400e1450 	.word	0x400e1450
  400a14:	00400f61 	.word	0x00400f61
  400a18:	00400ba9 	.word	0x00400ba9
  400a1c:	28000079 	.word	0x28000079
  400a20:	28000059 	.word	0x28000059
  400a24:	400e0e00 	.word	0x400e0e00
  400a28:	00400ccd 	.word	0x00400ccd

00400a2c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400a2c:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a2e:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  400a30:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a34:	d02e      	beq.n	400a94 <pio_set_peripheral+0x68>
  400a36:	d808      	bhi.n	400a4a <pio_set_peripheral+0x1e>
  400a38:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a3c:	d014      	beq.n	400a68 <pio_set_peripheral+0x3c>
  400a3e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a42:	d01d      	beq.n	400a80 <pio_set_peripheral+0x54>
  400a44:	2900      	cmp	r1, #0
  400a46:	d135      	bne.n	400ab4 <pio_set_peripheral+0x88>
  400a48:	e035      	b.n	400ab6 <pio_set_peripheral+0x8a>
  400a4a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400a4e:	d032      	beq.n	400ab6 <pio_set_peripheral+0x8a>
  400a50:	d803      	bhi.n	400a5a <pio_set_peripheral+0x2e>
  400a52:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400a56:	d027      	beq.n	400aa8 <pio_set_peripheral+0x7c>
  400a58:	e02c      	b.n	400ab4 <pio_set_peripheral+0x88>
  400a5a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400a5e:	d02a      	beq.n	400ab6 <pio_set_peripheral+0x8a>
  400a60:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400a64:	d027      	beq.n	400ab6 <pio_set_peripheral+0x8a>
  400a66:	e025      	b.n	400ab4 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a68:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a6a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400a6c:	43d3      	mvns	r3, r2
  400a6e:	4021      	ands	r1, r4
  400a70:	4019      	ands	r1, r3
  400a72:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a74:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a76:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400a78:	4021      	ands	r1, r4
  400a7a:	400b      	ands	r3, r1
  400a7c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400a7e:	e019      	b.n	400ab4 <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a80:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a82:	4313      	orrs	r3, r2
  400a84:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a86:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a88:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400a8a:	400b      	ands	r3, r1
  400a8c:	ea23 0302 	bic.w	r3, r3, r2
  400a90:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400a92:	e00f      	b.n	400ab4 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a94:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a96:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400a98:	400b      	ands	r3, r1
  400a9a:	ea23 0302 	bic.w	r3, r3, r2
  400a9e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400aa0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400aa2:	4313      	orrs	r3, r2
  400aa4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400aa6:	e005      	b.n	400ab4 <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400aa8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400aaa:	4313      	orrs	r3, r2
  400aac:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400aae:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ab0:	4313      	orrs	r3, r2
  400ab2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ab4:	6042      	str	r2, [r0, #4]
}
  400ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400aba:	4770      	bx	lr

00400abc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400abc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400abe:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400ac2:	bf14      	ite	ne
  400ac4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ac6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ac8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400acc:	bf14      	ite	ne
  400ace:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400ad0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400ad2:	f012 0f02 	tst.w	r2, #2
  400ad6:	d002      	beq.n	400ade <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400ad8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400adc:	e004      	b.n	400ae8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400ade:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400ae2:	bf18      	it	ne
  400ae4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400ae8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400aea:	6001      	str	r1, [r0, #0]
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop

00400af0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400af0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400af2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400af4:	9c01      	ldr	r4, [sp, #4]
  400af6:	b10c      	cbz	r4, 400afc <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400af8:	6641      	str	r1, [r0, #100]	; 0x64
  400afa:	e000      	b.n	400afe <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400afc:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400afe:	b10b      	cbz	r3, 400b04 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400b00:	6501      	str	r1, [r0, #80]	; 0x50
  400b02:	e000      	b.n	400b06 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400b04:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400b06:	b10a      	cbz	r2, 400b0c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400b08:	6301      	str	r1, [r0, #48]	; 0x30
  400b0a:	e000      	b.n	400b0e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400b0c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400b0e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b10:	6001      	str	r1, [r0, #0]
}
  400b12:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b16:	4770      	bx	lr

00400b18 <pio_pull_down>:
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  400b18:	b112      	cbz	r2, 400b20 <pio_pull_down+0x8>
		p_pio->PIO_PPDER = ul_mask;
  400b1a:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  400b1e:	4770      	bx	lr
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  400b20:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  400b24:	4770      	bx	lr
  400b26:	bf00      	nop

00400b28 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400b28:	f012 0f10 	tst.w	r2, #16
  400b2c:	d010      	beq.n	400b50 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400b2e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400b32:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400b36:	bf14      	ite	ne
  400b38:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400b3c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400b40:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400b44:	bf14      	ite	ne
  400b46:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400b4a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400b4e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400b50:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400b54:	4770      	bx	lr
  400b56:	bf00      	nop

00400b58 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400b58:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400b5a:	6401      	str	r1, [r0, #64]	; 0x40
  400b5c:	4770      	bx	lr
  400b5e:	bf00      	nop

00400b60 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400b60:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400b62:	4770      	bx	lr

00400b64 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400b64:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400b66:	4770      	bx	lr

00400b68 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b68:	0943      	lsrs	r3, r0, #5
  400b6a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b6e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400b72:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400b74:	f000 001f 	and.w	r0, r0, #31
  400b78:	2201      	movs	r2, #1
  400b7a:	fa02 f000 	lsl.w	r0, r2, r0
  400b7e:	6358      	str	r0, [r3, #52]	; 0x34
  400b80:	4770      	bx	lr
  400b82:	bf00      	nop

00400b84 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b84:	0943      	lsrs	r3, r0, #5
  400b86:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b8a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400b8e:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400b90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400b92:	f000 001f 	and.w	r0, r0, #31
  400b96:	2101      	movs	r1, #1
  400b98:	fa01 f000 	lsl.w	r0, r1, r0
  400b9c:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400b9e:	bf14      	ite	ne
  400ba0:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400ba2:	6318      	streq	r0, [r3, #48]	; 0x30
  400ba4:	4770      	bx	lr
  400ba6:	bf00      	nop

00400ba8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400ba8:	b570      	push	{r4, r5, r6, lr}
  400baa:	b082      	sub	sp, #8
  400bac:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400bae:	0944      	lsrs	r4, r0, #5
  400bb0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  400bb4:	f204 7407 	addw	r4, r4, #1799	; 0x707
  400bb8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400bba:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  400bbe:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  400bc2:	d047      	beq.n	400c54 <pio_configure_pin+0xac>
  400bc4:	d809      	bhi.n	400bda <pio_configure_pin+0x32>
  400bc6:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  400bca:	d021      	beq.n	400c10 <pio_configure_pin+0x68>
  400bcc:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  400bd0:	d02f      	beq.n	400c32 <pio_configure_pin+0x8a>
  400bd2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  400bd6:	d16f      	bne.n	400cb8 <pio_configure_pin+0x110>
  400bd8:	e009      	b.n	400bee <pio_configure_pin+0x46>
  400bda:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  400bde:	d055      	beq.n	400c8c <pio_configure_pin+0xe4>
  400be0:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  400be4:	d052      	beq.n	400c8c <pio_configure_pin+0xe4>
  400be6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  400bea:	d044      	beq.n	400c76 <pio_configure_pin+0xce>
  400bec:	e064      	b.n	400cb8 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400bee:	f000 001f 	and.w	r0, r0, #31
  400bf2:	2401      	movs	r4, #1
  400bf4:	4084      	lsls	r4, r0
  400bf6:	4630      	mov	r0, r6
  400bf8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bfc:	4622      	mov	r2, r4
  400bfe:	4b30      	ldr	r3, [pc, #192]	; (400cc0 <pio_configure_pin+0x118>)
  400c00:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c02:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c06:	bf14      	ite	ne
  400c08:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c0a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c0c:	2001      	movs	r0, #1
  400c0e:	e054      	b.n	400cba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400c10:	f000 001f 	and.w	r0, r0, #31
  400c14:	2401      	movs	r4, #1
  400c16:	4084      	lsls	r4, r0
  400c18:	4630      	mov	r0, r6
  400c1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c1e:	4622      	mov	r2, r4
  400c20:	4b27      	ldr	r3, [pc, #156]	; (400cc0 <pio_configure_pin+0x118>)
  400c22:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c24:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c28:	bf14      	ite	ne
  400c2a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c2c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c2e:	2001      	movs	r0, #1
  400c30:	e043      	b.n	400cba <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400c32:	f000 001f 	and.w	r0, r0, #31
  400c36:	2401      	movs	r4, #1
  400c38:	4084      	lsls	r4, r0
  400c3a:	4630      	mov	r0, r6
  400c3c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400c40:	4622      	mov	r2, r4
  400c42:	4b1f      	ldr	r3, [pc, #124]	; (400cc0 <pio_configure_pin+0x118>)
  400c44:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c46:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c4a:	bf14      	ite	ne
  400c4c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c4e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c50:	2001      	movs	r0, #1
  400c52:	e032      	b.n	400cba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400c54:	f000 001f 	and.w	r0, r0, #31
  400c58:	2401      	movs	r4, #1
  400c5a:	4084      	lsls	r4, r0
  400c5c:	4630      	mov	r0, r6
  400c5e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400c62:	4622      	mov	r2, r4
  400c64:	4b16      	ldr	r3, [pc, #88]	; (400cc0 <pio_configure_pin+0x118>)
  400c66:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c68:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c6c:	bf14      	ite	ne
  400c6e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c70:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c72:	2001      	movs	r0, #1
  400c74:	e021      	b.n	400cba <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400c76:	f000 011f 	and.w	r1, r0, #31
  400c7a:	2401      	movs	r4, #1
  400c7c:	4630      	mov	r0, r6
  400c7e:	fa04 f101 	lsl.w	r1, r4, r1
  400c82:	462a      	mov	r2, r5
  400c84:	4b0f      	ldr	r3, [pc, #60]	; (400cc4 <pio_configure_pin+0x11c>)
  400c86:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400c88:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400c8a:	e016      	b.n	400cba <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400c8c:	f000 011f 	and.w	r1, r0, #31
  400c90:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400c92:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400c96:	ea05 0304 	and.w	r3, r5, r4
  400c9a:	9300      	str	r3, [sp, #0]
  400c9c:	4630      	mov	r0, r6
  400c9e:	fa04 f101 	lsl.w	r1, r4, r1
  400ca2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ca6:	bf14      	ite	ne
  400ca8:	2200      	movne	r2, #0
  400caa:	2201      	moveq	r2, #1
  400cac:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400cb0:	4d05      	ldr	r5, [pc, #20]	; (400cc8 <pio_configure_pin+0x120>)
  400cb2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  400cb4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400cb6:	e000      	b.n	400cba <pio_configure_pin+0x112>

	default:
		return 0;
  400cb8:	2000      	movs	r0, #0
	}

	return 1;
}
  400cba:	b002      	add	sp, #8
  400cbc:	bd70      	pop	{r4, r5, r6, pc}
  400cbe:	bf00      	nop
  400cc0:	00400a2d 	.word	0x00400a2d
  400cc4:	00400abd 	.word	0x00400abd
  400cc8:	00400af1 	.word	0x00400af1

00400ccc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400cce:	b083      	sub	sp, #12
  400cd0:	4607      	mov	r7, r0
  400cd2:	460e      	mov	r6, r1
  400cd4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400cd6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  400cda:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  400cde:	d038      	beq.n	400d52 <pio_configure_pin_group+0x86>
  400ce0:	d809      	bhi.n	400cf6 <pio_configure_pin_group+0x2a>
  400ce2:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  400ce6:	d01c      	beq.n	400d22 <pio_configure_pin_group+0x56>
  400ce8:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  400cec:	d025      	beq.n	400d3a <pio_configure_pin_group+0x6e>
  400cee:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  400cf2:	d150      	bne.n	400d96 <pio_configure_pin_group+0xca>
  400cf4:	e009      	b.n	400d0a <pio_configure_pin_group+0x3e>
  400cf6:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  400cfa:	d03a      	beq.n	400d72 <pio_configure_pin_group+0xa6>
  400cfc:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  400d00:	d037      	beq.n	400d72 <pio_configure_pin_group+0xa6>
  400d02:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  400d06:	d030      	beq.n	400d6a <pio_configure_pin_group+0x9e>
  400d08:	e045      	b.n	400d96 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400d0a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d0e:	4632      	mov	r2, r6
  400d10:	4b22      	ldr	r3, [pc, #136]	; (400d9c <pio_configure_pin_group+0xd0>)
  400d12:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d14:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d18:	bf14      	ite	ne
  400d1a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d1c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d1e:	2001      	movs	r0, #1
  400d20:	e03a      	b.n	400d98 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400d22:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d26:	4632      	mov	r2, r6
  400d28:	4b1c      	ldr	r3, [pc, #112]	; (400d9c <pio_configure_pin_group+0xd0>)
  400d2a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d2c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d30:	bf14      	ite	ne
  400d32:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d34:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d36:	2001      	movs	r0, #1
  400d38:	e02e      	b.n	400d98 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400d3a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d3e:	4632      	mov	r2, r6
  400d40:	4b16      	ldr	r3, [pc, #88]	; (400d9c <pio_configure_pin_group+0xd0>)
  400d42:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d44:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d48:	bf14      	ite	ne
  400d4a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d4c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d4e:	2001      	movs	r0, #1
  400d50:	e022      	b.n	400d98 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400d52:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400d56:	4632      	mov	r2, r6
  400d58:	4b10      	ldr	r3, [pc, #64]	; (400d9c <pio_configure_pin_group+0xd0>)
  400d5a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d5c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d60:	bf14      	ite	ne
  400d62:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d64:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d66:	2001      	movs	r0, #1
  400d68:	e016      	b.n	400d98 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400d6a:	4b0d      	ldr	r3, [pc, #52]	; (400da0 <pio_configure_pin_group+0xd4>)
  400d6c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400d6e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400d70:	e012      	b.n	400d98 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400d72:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400d76:	f005 0301 	and.w	r3, r5, #1
  400d7a:	9300      	str	r3, [sp, #0]
  400d7c:	4638      	mov	r0, r7
  400d7e:	4631      	mov	r1, r6
  400d80:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400d84:	bf14      	ite	ne
  400d86:	2200      	movne	r2, #0
  400d88:	2201      	moveq	r2, #1
  400d8a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400d8e:	4c05      	ldr	r4, [pc, #20]	; (400da4 <pio_configure_pin_group+0xd8>)
  400d90:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400d92:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400d94:	e000      	b.n	400d98 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400d96:	2000      	movs	r0, #0
	}

	return 1;
}
  400d98:	b003      	add	sp, #12
  400d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400d9c:	00400a2d 	.word	0x00400a2d
  400da0:	00400abd 	.word	0x00400abd
  400da4:	00400af1 	.word	0x00400af1

00400da8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dac:	4604      	mov	r4, r0
  400dae:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400db0:	4b10      	ldr	r3, [pc, #64]	; (400df4 <pio_handler_process+0x4c>)
  400db2:	4798      	blx	r3
  400db4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400db6:	4620      	mov	r0, r4
  400db8:	4b0f      	ldr	r3, [pc, #60]	; (400df8 <pio_handler_process+0x50>)
  400dba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400dbc:	4005      	ands	r5, r0
  400dbe:	d017      	beq.n	400df0 <pio_handler_process+0x48>
  400dc0:	4f0e      	ldr	r7, [pc, #56]	; (400dfc <pio_handler_process+0x54>)
  400dc2:	f107 040c 	add.w	r4, r7, #12
  400dc6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400dc8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  400dcc:	42b3      	cmp	r3, r6
  400dce:	d10a      	bne.n	400de6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400dd0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  400dd4:	4229      	tst	r1, r5
  400dd6:	d006      	beq.n	400de6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400dd8:	6823      	ldr	r3, [r4, #0]
  400dda:	4630      	mov	r0, r6
  400ddc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400dde:	f854 3c08 	ldr.w	r3, [r4, #-8]
  400de2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400de6:	42bc      	cmp	r4, r7
  400de8:	d002      	beq.n	400df0 <pio_handler_process+0x48>
  400dea:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400dec:	2d00      	cmp	r5, #0
  400dee:	d1eb      	bne.n	400dc8 <pio_handler_process+0x20>
  400df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400df4:	00400b61 	.word	0x00400b61
  400df8:	00400b65 	.word	0x00400b65
  400dfc:	200009e4 	.word	0x200009e4

00400e00 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e02:	4c0b      	ldr	r4, [pc, #44]	; (400e30 <pio_handler_set+0x30>)
  400e04:	6824      	ldr	r4, [r4, #0]
  400e06:	2c06      	cmp	r4, #6
  400e08:	d810      	bhi.n	400e2c <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  400e0a:	4f0a      	ldr	r7, [pc, #40]	; (400e34 <pio_handler_set+0x34>)
  400e0c:	0126      	lsls	r6, r4, #4
  400e0e:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  400e10:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  400e12:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  400e14:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  400e16:	9906      	ldr	r1, [sp, #24]
  400e18:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  400e1a:	3401      	adds	r4, #1
  400e1c:	4904      	ldr	r1, [pc, #16]	; (400e30 <pio_handler_set+0x30>)
  400e1e:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e20:	4611      	mov	r1, r2
  400e22:	461a      	mov	r2, r3
  400e24:	4b04      	ldr	r3, [pc, #16]	; (400e38 <pio_handler_set+0x38>)
  400e26:	4798      	blx	r3

	return 0;
  400e28:	2000      	movs	r0, #0
  400e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400e2c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e30:	200009e0 	.word	0x200009e0
  400e34:	200009e4 	.word	0x200009e4
  400e38:	00400b29 	.word	0x00400b29

00400e3c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e3c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e3e:	4802      	ldr	r0, [pc, #8]	; (400e48 <PIOA_Handler+0xc>)
  400e40:	210b      	movs	r1, #11
  400e42:	4b02      	ldr	r3, [pc, #8]	; (400e4c <PIOA_Handler+0x10>)
  400e44:	4798      	blx	r3
  400e46:	bd08      	pop	{r3, pc}
  400e48:	400e0e00 	.word	0x400e0e00
  400e4c:	00400da9 	.word	0x00400da9

00400e50 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e50:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e52:	4802      	ldr	r0, [pc, #8]	; (400e5c <PIOB_Handler+0xc>)
  400e54:	210c      	movs	r1, #12
  400e56:	4b02      	ldr	r3, [pc, #8]	; (400e60 <PIOB_Handler+0x10>)
  400e58:	4798      	blx	r3
  400e5a:	bd08      	pop	{r3, pc}
  400e5c:	400e1000 	.word	0x400e1000
  400e60:	00400da9 	.word	0x00400da9

00400e64 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e64:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e66:	4802      	ldr	r0, [pc, #8]	; (400e70 <PIOC_Handler+0xc>)
  400e68:	210d      	movs	r1, #13
  400e6a:	4b02      	ldr	r3, [pc, #8]	; (400e74 <PIOC_Handler+0x10>)
  400e6c:	4798      	blx	r3
  400e6e:	bd08      	pop	{r3, pc}
  400e70:	400e1200 	.word	0x400e1200
  400e74:	00400da9 	.word	0x00400da9

00400e78 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e78:	4b17      	ldr	r3, [pc, #92]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400e7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400e7c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  400e80:	4310      	orrs	r0, r2
  400e82:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e86:	f013 0f08 	tst.w	r3, #8
  400e8a:	d109      	bne.n	400ea0 <pmc_switch_mck_to_pllack+0x28>
  400e8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400e90:	4911      	ldr	r1, [pc, #68]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400e92:	e001      	b.n	400e98 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e94:	3b01      	subs	r3, #1
  400e96:	d019      	beq.n	400ecc <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e98:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e9a:	f012 0f08 	tst.w	r2, #8
  400e9e:	d0f9      	beq.n	400e94 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ea0:	4b0d      	ldr	r3, [pc, #52]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400ea2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400ea4:	f022 0203 	bic.w	r2, r2, #3
  400ea8:	f042 0202 	orr.w	r2, r2, #2
  400eac:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400eae:	6e98      	ldr	r0, [r3, #104]	; 0x68
  400eb0:	f010 0008 	ands.w	r0, r0, #8
  400eb4:	d10c      	bne.n	400ed0 <pmc_switch_mck_to_pllack+0x58>
  400eb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400eba:	4907      	ldr	r1, [pc, #28]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400ebc:	e001      	b.n	400ec2 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ebe:	3b01      	subs	r3, #1
  400ec0:	d008      	beq.n	400ed4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ec2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ec4:	f012 0f08 	tst.w	r2, #8
  400ec8:	d0f9      	beq.n	400ebe <pmc_switch_mck_to_pllack+0x46>
  400eca:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400ecc:	2001      	movs	r0, #1
  400ece:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400ed0:	2000      	movs	r0, #0
  400ed2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400ed4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ed6:	4770      	bx	lr
  400ed8:	400e0400 	.word	0x400e0400

00400edc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400edc:	b138      	cbz	r0, 400eee <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ede:	4911      	ldr	r1, [pc, #68]	; (400f24 <pmc_switch_mainck_to_xtal+0x48>)
  400ee0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ee2:	4a11      	ldr	r2, [pc, #68]	; (400f28 <pmc_switch_mainck_to_xtal+0x4c>)
  400ee4:	401a      	ands	r2, r3
  400ee6:	4b11      	ldr	r3, [pc, #68]	; (400f2c <pmc_switch_mainck_to_xtal+0x50>)
  400ee8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400eea:	620b      	str	r3, [r1, #32]
  400eec:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400eee:	4a0d      	ldr	r2, [pc, #52]	; (400f24 <pmc_switch_mainck_to_xtal+0x48>)
  400ef0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400ef2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400ef6:	f023 0303 	bic.w	r3, r3, #3
  400efa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400efe:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f02:	0209      	lsls	r1, r1, #8
  400f04:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f06:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f08:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f0a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f0c:	f013 0f01 	tst.w	r3, #1
  400f10:	d0fb      	beq.n	400f0a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f12:	4a04      	ldr	r2, [pc, #16]	; (400f24 <pmc_switch_mainck_to_xtal+0x48>)
  400f14:	6a13      	ldr	r3, [r2, #32]
  400f16:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400f1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400f1e:	6213      	str	r3, [r2, #32]
  400f20:	4770      	bx	lr
  400f22:	bf00      	nop
  400f24:	400e0400 	.word	0x400e0400
  400f28:	fec8fffc 	.word	0xfec8fffc
  400f2c:	01370002 	.word	0x01370002

00400f30 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f30:	4b02      	ldr	r3, [pc, #8]	; (400f3c <pmc_osc_is_ready_mainck+0xc>)
  400f32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f34:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f38:	4770      	bx	lr
  400f3a:	bf00      	nop
  400f3c:	400e0400 	.word	0x400e0400

00400f40 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f40:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f44:	4b01      	ldr	r3, [pc, #4]	; (400f4c <pmc_disable_pllack+0xc>)
  400f46:	629a      	str	r2, [r3, #40]	; 0x28
  400f48:	4770      	bx	lr
  400f4a:	bf00      	nop
  400f4c:	400e0400 	.word	0x400e0400

00400f50 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f50:	4b02      	ldr	r3, [pc, #8]	; (400f5c <pmc_is_locked_pllack+0xc>)
  400f52:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f54:	f000 0002 	and.w	r0, r0, #2
  400f58:	4770      	bx	lr
  400f5a:	bf00      	nop
  400f5c:	400e0400 	.word	0x400e0400

00400f60 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f60:	281f      	cmp	r0, #31
  400f62:	d80d      	bhi.n	400f80 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f64:	4b08      	ldr	r3, [pc, #32]	; (400f88 <pmc_enable_periph_clk+0x28>)
  400f66:	699a      	ldr	r2, [r3, #24]
  400f68:	2301      	movs	r3, #1
  400f6a:	4083      	lsls	r3, r0
  400f6c:	401a      	ands	r2, r3
  400f6e:	4293      	cmp	r3, r2
  400f70:	d008      	beq.n	400f84 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f72:	2301      	movs	r3, #1
  400f74:	fa03 f000 	lsl.w	r0, r3, r0
  400f78:	4b03      	ldr	r3, [pc, #12]	; (400f88 <pmc_enable_periph_clk+0x28>)
  400f7a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f7c:	2000      	movs	r0, #0
  400f7e:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400f80:	2001      	movs	r0, #1
  400f82:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f84:	2000      	movs	r0, #0
}
  400f86:	4770      	bx	lr
  400f88:	400e0400 	.word	0x400e0400

00400f8c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f8c:	e7fe      	b.n	400f8c <Dummy_Handler>
  400f8e:	bf00      	nop

00400f90 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400f90:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400f92:	4b1e      	ldr	r3, [pc, #120]	; (40100c <Reset_Handler+0x7c>)
  400f94:	4a1e      	ldr	r2, [pc, #120]	; (401010 <Reset_Handler+0x80>)
  400f96:	429a      	cmp	r2, r3
  400f98:	d003      	beq.n	400fa2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  400f9a:	4b1e      	ldr	r3, [pc, #120]	; (401014 <Reset_Handler+0x84>)
  400f9c:	4a1b      	ldr	r2, [pc, #108]	; (40100c <Reset_Handler+0x7c>)
  400f9e:	429a      	cmp	r2, r3
  400fa0:	d304      	bcc.n	400fac <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400fa2:	4b1d      	ldr	r3, [pc, #116]	; (401018 <Reset_Handler+0x88>)
  400fa4:	4a1d      	ldr	r2, [pc, #116]	; (40101c <Reset_Handler+0x8c>)
  400fa6:	429a      	cmp	r2, r3
  400fa8:	d30f      	bcc.n	400fca <Reset_Handler+0x3a>
  400faa:	e01a      	b.n	400fe2 <Reset_Handler+0x52>
  400fac:	4b1c      	ldr	r3, [pc, #112]	; (401020 <Reset_Handler+0x90>)
  400fae:	4c1d      	ldr	r4, [pc, #116]	; (401024 <Reset_Handler+0x94>)
  400fb0:	1ae4      	subs	r4, r4, r3
  400fb2:	f024 0403 	bic.w	r4, r4, #3
  400fb6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  400fb8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  400fba:	4814      	ldr	r0, [pc, #80]	; (40100c <Reset_Handler+0x7c>)
  400fbc:	4914      	ldr	r1, [pc, #80]	; (401010 <Reset_Handler+0x80>)
  400fbe:	585a      	ldr	r2, [r3, r1]
  400fc0:	501a      	str	r2, [r3, r0]
  400fc2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  400fc4:	42a3      	cmp	r3, r4
  400fc6:	d1fa      	bne.n	400fbe <Reset_Handler+0x2e>
  400fc8:	e7eb      	b.n	400fa2 <Reset_Handler+0x12>
  400fca:	4b17      	ldr	r3, [pc, #92]	; (401028 <Reset_Handler+0x98>)
  400fcc:	4917      	ldr	r1, [pc, #92]	; (40102c <Reset_Handler+0x9c>)
  400fce:	1ac9      	subs	r1, r1, r3
  400fd0:	f021 0103 	bic.w	r1, r1, #3
  400fd4:	1d1a      	adds	r2, r3, #4
  400fd6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  400fd8:	2200      	movs	r2, #0
  400fda:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400fde:	428b      	cmp	r3, r1
  400fe0:	d1fb      	bne.n	400fda <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400fe2:	4a13      	ldr	r2, [pc, #76]	; (401030 <Reset_Handler+0xa0>)
  400fe4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  400fe8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400fec:	4911      	ldr	r1, [pc, #68]	; (401034 <Reset_Handler+0xa4>)
  400fee:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  400ff0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  400ff4:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  400ff8:	d203      	bcs.n	401002 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  400ffa:	688a      	ldr	r2, [r1, #8]
  400ffc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401000:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401002:	4b0d      	ldr	r3, [pc, #52]	; (401038 <Reset_Handler+0xa8>)
  401004:	4798      	blx	r3

	/* Branch to main function */
	main();
  401006:	4b0d      	ldr	r3, [pc, #52]	; (40103c <Reset_Handler+0xac>)
  401008:	4798      	blx	r3
  40100a:	e7fe      	b.n	40100a <Reset_Handler+0x7a>
  40100c:	20000000 	.word	0x20000000
  401010:	00407ca4 	.word	0x00407ca4
  401014:	200009b0 	.word	0x200009b0
  401018:	20000ad8 	.word	0x20000ad8
  40101c:	200009b0 	.word	0x200009b0
  401020:	20000004 	.word	0x20000004
  401024:	200009b3 	.word	0x200009b3
  401028:	200009ac 	.word	0x200009ac
  40102c:	20000ad3 	.word	0x20000ad3
  401030:	00400000 	.word	0x00400000
  401034:	e000ed00 	.word	0xe000ed00
  401038:	004022b9 	.word	0x004022b9
  40103c:	004013ad 	.word	0x004013ad

00401040 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401040:	4b39      	ldr	r3, [pc, #228]	; (401128 <SystemCoreClockUpdate+0xe8>)
  401042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401044:	f003 0303 	and.w	r3, r3, #3
  401048:	2b01      	cmp	r3, #1
  40104a:	d00f      	beq.n	40106c <SystemCoreClockUpdate+0x2c>
  40104c:	b113      	cbz	r3, 401054 <SystemCoreClockUpdate+0x14>
  40104e:	2b02      	cmp	r3, #2
  401050:	d029      	beq.n	4010a6 <SystemCoreClockUpdate+0x66>
  401052:	e051      	b.n	4010f8 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401054:	4b35      	ldr	r3, [pc, #212]	; (40112c <SystemCoreClockUpdate+0xec>)
  401056:	695b      	ldr	r3, [r3, #20]
  401058:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40105c:	bf14      	ite	ne
  40105e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401062:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401066:	4b32      	ldr	r3, [pc, #200]	; (401130 <SystemCoreClockUpdate+0xf0>)
  401068:	601a      	str	r2, [r3, #0]
  40106a:	e045      	b.n	4010f8 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40106c:	4b2e      	ldr	r3, [pc, #184]	; (401128 <SystemCoreClockUpdate+0xe8>)
  40106e:	6a1b      	ldr	r3, [r3, #32]
  401070:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401074:	d003      	beq.n	40107e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401076:	4a2f      	ldr	r2, [pc, #188]	; (401134 <SystemCoreClockUpdate+0xf4>)
  401078:	4b2d      	ldr	r3, [pc, #180]	; (401130 <SystemCoreClockUpdate+0xf0>)
  40107a:	601a      	str	r2, [r3, #0]
  40107c:	e03c      	b.n	4010f8 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40107e:	4a2e      	ldr	r2, [pc, #184]	; (401138 <SystemCoreClockUpdate+0xf8>)
  401080:	4b2b      	ldr	r3, [pc, #172]	; (401130 <SystemCoreClockUpdate+0xf0>)
  401082:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401084:	4b28      	ldr	r3, [pc, #160]	; (401128 <SystemCoreClockUpdate+0xe8>)
  401086:	6a1b      	ldr	r3, [r3, #32]
  401088:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40108c:	2b10      	cmp	r3, #16
  40108e:	d002      	beq.n	401096 <SystemCoreClockUpdate+0x56>
  401090:	2b20      	cmp	r3, #32
  401092:	d004      	beq.n	40109e <SystemCoreClockUpdate+0x5e>
  401094:	e030      	b.n	4010f8 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401096:	4a29      	ldr	r2, [pc, #164]	; (40113c <SystemCoreClockUpdate+0xfc>)
  401098:	4b25      	ldr	r3, [pc, #148]	; (401130 <SystemCoreClockUpdate+0xf0>)
  40109a:	601a      	str	r2, [r3, #0]
				break;
  40109c:	e02c      	b.n	4010f8 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40109e:	4a25      	ldr	r2, [pc, #148]	; (401134 <SystemCoreClockUpdate+0xf4>)
  4010a0:	4b23      	ldr	r3, [pc, #140]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010a2:	601a      	str	r2, [r3, #0]
				break;
  4010a4:	e028      	b.n	4010f8 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4010a6:	4b20      	ldr	r3, [pc, #128]	; (401128 <SystemCoreClockUpdate+0xe8>)
  4010a8:	6a1b      	ldr	r3, [r3, #32]
  4010aa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010ae:	d003      	beq.n	4010b8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4010b0:	4a20      	ldr	r2, [pc, #128]	; (401134 <SystemCoreClockUpdate+0xf4>)
  4010b2:	4b1f      	ldr	r3, [pc, #124]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010b4:	601a      	str	r2, [r3, #0]
  4010b6:	e012      	b.n	4010de <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010b8:	4a1f      	ldr	r2, [pc, #124]	; (401138 <SystemCoreClockUpdate+0xf8>)
  4010ba:	4b1d      	ldr	r3, [pc, #116]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010bc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4010be:	4b1a      	ldr	r3, [pc, #104]	; (401128 <SystemCoreClockUpdate+0xe8>)
  4010c0:	6a1b      	ldr	r3, [r3, #32]
  4010c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010c6:	2b10      	cmp	r3, #16
  4010c8:	d002      	beq.n	4010d0 <SystemCoreClockUpdate+0x90>
  4010ca:	2b20      	cmp	r3, #32
  4010cc:	d004      	beq.n	4010d8 <SystemCoreClockUpdate+0x98>
  4010ce:	e006      	b.n	4010de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4010d0:	4a1a      	ldr	r2, [pc, #104]	; (40113c <SystemCoreClockUpdate+0xfc>)
  4010d2:	4b17      	ldr	r3, [pc, #92]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010d4:	601a      	str	r2, [r3, #0]
				break;
  4010d6:	e002      	b.n	4010de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4010d8:	4a16      	ldr	r2, [pc, #88]	; (401134 <SystemCoreClockUpdate+0xf4>)
  4010da:	4b15      	ldr	r3, [pc, #84]	; (401130 <SystemCoreClockUpdate+0xf0>)
  4010dc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4010de:	4b12      	ldr	r3, [pc, #72]	; (401128 <SystemCoreClockUpdate+0xe8>)
  4010e0:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4010e2:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4010e4:	4b12      	ldr	r3, [pc, #72]	; (401130 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4010e6:	f3c0 400a 	ubfx	r0, r0, #16, #11
  4010ea:	681a      	ldr	r2, [r3, #0]
  4010ec:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4010f0:	b2c9      	uxtb	r1, r1
  4010f2:	fbb2 f2f1 	udiv	r2, r2, r1
  4010f6:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4010f8:	4b0b      	ldr	r3, [pc, #44]	; (401128 <SystemCoreClockUpdate+0xe8>)
  4010fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401100:	2b70      	cmp	r3, #112	; 0x70
  401102:	d107      	bne.n	401114 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401104:	4b0a      	ldr	r3, [pc, #40]	; (401130 <SystemCoreClockUpdate+0xf0>)
  401106:	681a      	ldr	r2, [r3, #0]
  401108:	490d      	ldr	r1, [pc, #52]	; (401140 <SystemCoreClockUpdate+0x100>)
  40110a:	fba1 0202 	umull	r0, r2, r1, r2
  40110e:	0852      	lsrs	r2, r2, #1
  401110:	601a      	str	r2, [r3, #0]
  401112:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401114:	4b04      	ldr	r3, [pc, #16]	; (401128 <SystemCoreClockUpdate+0xe8>)
  401116:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401118:	4b05      	ldr	r3, [pc, #20]	; (401130 <SystemCoreClockUpdate+0xf0>)
  40111a:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40111e:	681a      	ldr	r2, [r3, #0]
  401120:	40ca      	lsrs	r2, r1
  401122:	601a      	str	r2, [r3, #0]
  401124:	4770      	bx	lr
  401126:	bf00      	nop
  401128:	400e0400 	.word	0x400e0400
  40112c:	400e1410 	.word	0x400e1410
  401130:	200000e4 	.word	0x200000e4
  401134:	00b71b00 	.word	0x00b71b00
  401138:	003d0900 	.word	0x003d0900
  40113c:	007a1200 	.word	0x007a1200
  401140:	aaaaaaab 	.word	0xaaaaaaab

00401144 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401144:	4b09      	ldr	r3, [pc, #36]	; (40116c <_sbrk+0x28>)
  401146:	681b      	ldr	r3, [r3, #0]
  401148:	b913      	cbnz	r3, 401150 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40114a:	4a09      	ldr	r2, [pc, #36]	; (401170 <_sbrk+0x2c>)
  40114c:	4b07      	ldr	r3, [pc, #28]	; (40116c <_sbrk+0x28>)
  40114e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401150:	4b06      	ldr	r3, [pc, #24]	; (40116c <_sbrk+0x28>)
  401152:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401154:	181a      	adds	r2, r3, r0
  401156:	4907      	ldr	r1, [pc, #28]	; (401174 <_sbrk+0x30>)
  401158:	4291      	cmp	r1, r2
  40115a:	db04      	blt.n	401166 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  40115c:	4610      	mov	r0, r2
  40115e:	4a03      	ldr	r2, [pc, #12]	; (40116c <_sbrk+0x28>)
  401160:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401162:	4618      	mov	r0, r3
  401164:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401166:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40116a:	4770      	bx	lr
  40116c:	20000a54 	.word	0x20000a54
  401170:	200012d8 	.word	0x200012d8
  401174:	20005ffc 	.word	0x20005ffc

00401178 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401178:	f04f 30ff 	mov.w	r0, #4294967295
  40117c:	4770      	bx	lr
  40117e:	bf00      	nop

00401180 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401180:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401184:	604b      	str	r3, [r1, #4]

	return 0;
}
  401186:	2000      	movs	r0, #0
  401188:	4770      	bx	lr
  40118a:	bf00      	nop

0040118c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40118c:	2001      	movs	r0, #1
  40118e:	4770      	bx	lr

00401190 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401190:	2000      	movs	r0, #0
  401192:	4770      	bx	lr

00401194 <pin_riseedge_handler>:
	ul_cur_ticks = g_ul_ms_ticks;
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
}

void pin_riseedge_handler(uint32_t id, uint32_t mask){
	if ( ( ID_PIOA == id ) && (INT_ADXL == mask) ){
  401194:	280b      	cmp	r0, #11
  401196:	d11a      	bne.n	4011ce <pin_riseedge_handler+0x3a>
  401198:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
  40119c:	d10a      	bne.n	4011b4 <pin_riseedge_handler+0x20>
		flag_adxl = 1;
  40119e:	2201      	movs	r2, #1
  4011a0:	4b0b      	ldr	r3, [pc, #44]	; (4011d0 <pin_riseedge_handler+0x3c>)
  4011a2:	701a      	strb	r2, [r3, #0]
		timer_adxl = g_ul_ms_ticks - cont_ticks;
  4011a4:	4b0b      	ldr	r3, [pc, #44]	; (4011d4 <pin_riseedge_handler+0x40>)
  4011a6:	681a      	ldr	r2, [r3, #0]
  4011a8:	4b0b      	ldr	r3, [pc, #44]	; (4011d8 <pin_riseedge_handler+0x44>)
  4011aa:	681b      	ldr	r3, [r3, #0]
  4011ac:	1ad2      	subs	r2, r2, r3
  4011ae:	4b0b      	ldr	r3, [pc, #44]	; (4011dc <pin_riseedge_handler+0x48>)
  4011b0:	601a      	str	r2, [r3, #0]
  4011b2:	4770      	bx	lr
	} else if ( ( ID_PIOA == id ) && (INT_ITG == mask) ){
  4011b4:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
  4011b8:	d109      	bne.n	4011ce <pin_riseedge_handler+0x3a>
		flag_itg = 1;
  4011ba:	2201      	movs	r2, #1
  4011bc:	4b08      	ldr	r3, [pc, #32]	; (4011e0 <pin_riseedge_handler+0x4c>)
  4011be:	701a      	strb	r2, [r3, #0]
		timer_itg = g_ul_ms_ticks - cont_ticks;
  4011c0:	4b04      	ldr	r3, [pc, #16]	; (4011d4 <pin_riseedge_handler+0x40>)
  4011c2:	681a      	ldr	r2, [r3, #0]
  4011c4:	4b04      	ldr	r3, [pc, #16]	; (4011d8 <pin_riseedge_handler+0x44>)
  4011c6:	681b      	ldr	r3, [r3, #0]
  4011c8:	1ad2      	subs	r2, r2, r3
  4011ca:	4b06      	ldr	r3, [pc, #24]	; (4011e4 <pin_riseedge_handler+0x50>)
  4011cc:	601a      	str	r2, [r3, #0]
  4011ce:	4770      	bx	lr
  4011d0:	20000a90 	.word	0x20000a90
  4011d4:	20000a78 	.word	0x20000a78
  4011d8:	20000a74 	.word	0x20000a74
  4011dc:	20000a68 	.word	0x20000a68
  4011e0:	20000a70 	.word	0x20000a70
  4011e4:	20000a7c 	.word	0x20000a7c

004011e8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4011e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4011ea:	b083      	sub	sp, #12
  4011ec:	4605      	mov	r5, r0
  4011ee:	460c      	mov	r4, r1
	uint32_t val = 0;
  4011f0:	2300      	movs	r3, #0
  4011f2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4011f4:	4b18      	ldr	r3, [pc, #96]	; (401258 <usart_serial_getchar+0x70>)
  4011f6:	4298      	cmp	r0, r3
  4011f8:	d107      	bne.n	40120a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4011fa:	461f      	mov	r7, r3
  4011fc:	4e17      	ldr	r6, [pc, #92]	; (40125c <usart_serial_getchar+0x74>)
  4011fe:	4638      	mov	r0, r7
  401200:	4621      	mov	r1, r4
  401202:	47b0      	blx	r6
  401204:	2800      	cmp	r0, #0
  401206:	d1fa      	bne.n	4011fe <usart_serial_getchar+0x16>
  401208:	e017      	b.n	40123a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40120a:	4b15      	ldr	r3, [pc, #84]	; (401260 <usart_serial_getchar+0x78>)
  40120c:	4298      	cmp	r0, r3
  40120e:	d107      	bne.n	401220 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401210:	461e      	mov	r6, r3
  401212:	4d12      	ldr	r5, [pc, #72]	; (40125c <usart_serial_getchar+0x74>)
  401214:	4630      	mov	r0, r6
  401216:	4621      	mov	r1, r4
  401218:	47a8      	blx	r5
  40121a:	2800      	cmp	r0, #0
  40121c:	d1fa      	bne.n	401214 <usart_serial_getchar+0x2c>
  40121e:	e018      	b.n	401252 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401220:	4b10      	ldr	r3, [pc, #64]	; (401264 <usart_serial_getchar+0x7c>)
  401222:	4298      	cmp	r0, r3
  401224:	d109      	bne.n	40123a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  401226:	461e      	mov	r6, r3
  401228:	4d0f      	ldr	r5, [pc, #60]	; (401268 <usart_serial_getchar+0x80>)
  40122a:	4630      	mov	r0, r6
  40122c:	a901      	add	r1, sp, #4
  40122e:	47a8      	blx	r5
  401230:	2800      	cmp	r0, #0
  401232:	d1fa      	bne.n	40122a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401234:	9b01      	ldr	r3, [sp, #4]
  401236:	7023      	strb	r3, [r4, #0]
  401238:	e00b      	b.n	401252 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40123a:	4b0c      	ldr	r3, [pc, #48]	; (40126c <usart_serial_getchar+0x84>)
  40123c:	429d      	cmp	r5, r3
  40123e:	d108      	bne.n	401252 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401240:	461e      	mov	r6, r3
  401242:	4d09      	ldr	r5, [pc, #36]	; (401268 <usart_serial_getchar+0x80>)
  401244:	4630      	mov	r0, r6
  401246:	a901      	add	r1, sp, #4
  401248:	47a8      	blx	r5
  40124a:	2800      	cmp	r0, #0
  40124c:	d1fa      	bne.n	401244 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  40124e:	9b01      	ldr	r3, [sp, #4]
  401250:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401252:	b003      	add	sp, #12
  401254:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401256:	bf00      	nop
  401258:	400e0600 	.word	0x400e0600
  40125c:	004008d1 	.word	0x004008d1
  401260:	400e0800 	.word	0x400e0800
  401264:	40024000 	.word	0x40024000
  401268:	004003c5 	.word	0x004003c5
  40126c:	40028000 	.word	0x40028000

00401270 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401270:	b570      	push	{r4, r5, r6, lr}
  401272:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401274:	4b1a      	ldr	r3, [pc, #104]	; (4012e0 <usart_serial_putchar+0x70>)
  401276:	4298      	cmp	r0, r3
  401278:	d107      	bne.n	40128a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40127a:	461e      	mov	r6, r3
  40127c:	4d19      	ldr	r5, [pc, #100]	; (4012e4 <usart_serial_putchar+0x74>)
  40127e:	4630      	mov	r0, r6
  401280:	4621      	mov	r1, r4
  401282:	47a8      	blx	r5
  401284:	2800      	cmp	r0, #0
  401286:	d1fa      	bne.n	40127e <usart_serial_putchar+0xe>
  401288:	e020      	b.n	4012cc <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40128a:	4b17      	ldr	r3, [pc, #92]	; (4012e8 <usart_serial_putchar+0x78>)
  40128c:	4298      	cmp	r0, r3
  40128e:	d107      	bne.n	4012a0 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  401290:	461e      	mov	r6, r3
  401292:	4d14      	ldr	r5, [pc, #80]	; (4012e4 <usart_serial_putchar+0x74>)
  401294:	4630      	mov	r0, r6
  401296:	4621      	mov	r1, r4
  401298:	47a8      	blx	r5
  40129a:	2800      	cmp	r0, #0
  40129c:	d1fa      	bne.n	401294 <usart_serial_putchar+0x24>
  40129e:	e017      	b.n	4012d0 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4012a0:	4b12      	ldr	r3, [pc, #72]	; (4012ec <usart_serial_putchar+0x7c>)
  4012a2:	4298      	cmp	r0, r3
  4012a4:	d107      	bne.n	4012b6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  4012a6:	461e      	mov	r6, r3
  4012a8:	4d11      	ldr	r5, [pc, #68]	; (4012f0 <usart_serial_putchar+0x80>)
  4012aa:	4630      	mov	r0, r6
  4012ac:	4621      	mov	r1, r4
  4012ae:	47a8      	blx	r5
  4012b0:	2800      	cmp	r0, #0
  4012b2:	d1fa      	bne.n	4012aa <usart_serial_putchar+0x3a>
  4012b4:	e00e      	b.n	4012d4 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4012b6:	4b0f      	ldr	r3, [pc, #60]	; (4012f4 <usart_serial_putchar+0x84>)
  4012b8:	4298      	cmp	r0, r3
  4012ba:	d10d      	bne.n	4012d8 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  4012bc:	461e      	mov	r6, r3
  4012be:	4d0c      	ldr	r5, [pc, #48]	; (4012f0 <usart_serial_putchar+0x80>)
  4012c0:	4630      	mov	r0, r6
  4012c2:	4621      	mov	r1, r4
  4012c4:	47a8      	blx	r5
  4012c6:	2800      	cmp	r0, #0
  4012c8:	d1fa      	bne.n	4012c0 <usart_serial_putchar+0x50>
  4012ca:	e007      	b.n	4012dc <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4012cc:	2001      	movs	r0, #1
  4012ce:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4012d0:	2001      	movs	r0, #1
  4012d2:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4012d4:	2001      	movs	r0, #1
  4012d6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4012d8:	2000      	movs	r0, #0
  4012da:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4012dc:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  4012de:	bd70      	pop	{r4, r5, r6, pc}
  4012e0:	400e0600 	.word	0x400e0600
  4012e4:	004008bd 	.word	0x004008bd
  4012e8:	400e0800 	.word	0x400e0800
  4012ec:	40024000 	.word	0x40024000
  4012f0:	004003ad 	.word	0x004003ad
  4012f4:	40028000 	.word	0x40028000

004012f8 <SysTick_Handler>:
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  4012f8:	4b02      	ldr	r3, [pc, #8]	; (401304 <SysTick_Handler+0xc>)
  4012fa:	681a      	ldr	r2, [r3, #0]
  4012fc:	3201      	adds	r2, #1
  4012fe:	601a      	str	r2, [r3, #0]
  401300:	4770      	bx	lr
  401302:	bf00      	nop
  401304:	20000a78 	.word	0x20000a78

00401308 <SPI_Handler>:

/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  401308:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  40130a:	4b01      	ldr	r3, [pc, #4]	; (401310 <SPI_Handler+0x8>)
  40130c:	4798      	blx	r3
  40130e:	bd08      	pop	{r3, pc}
  401310:	0040086d 	.word	0x0040086d

00401314 <config_interrupt>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

void config_interrupt(void)
{
  401314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401318:	b082      	sub	sp, #8
	pmc_enable_periph_clk(ID_PIOA);
  40131a:	200b      	movs	r0, #11
  40131c:	4b1b      	ldr	r3, [pc, #108]	; (40138c <config_interrupt+0x78>)
  40131e:	4798      	blx	r3
	
	//Configurando Interrupção do ADXL:
	pio_set_input(PIOA, INT_ADXL, PIO_DEFAULT);
  401320:	4c1b      	ldr	r4, [pc, #108]	; (401390 <config_interrupt+0x7c>)
  401322:	4620      	mov	r0, r4
  401324:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401328:	2200      	movs	r2, #0
  40132a:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4013a8 <config_interrupt+0x94>
  40132e:	47c0      	blx	r8
	pio_pull_down(PIOA, (INT_ADXL), ENABLE);
  401330:	4620      	mov	r0, r4
  401332:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401336:	2201      	movs	r2, #1
  401338:	4b16      	ldr	r3, [pc, #88]	; (401394 <config_interrupt+0x80>)
  40133a:	4798      	blx	r3
	pio_handler_set(PIOA, ID_PIOA, INT_ADXL, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  40133c:	4f16      	ldr	r7, [pc, #88]	; (401398 <config_interrupt+0x84>)
  40133e:	9700      	str	r7, [sp, #0]
  401340:	4620      	mov	r0, r4
  401342:	210b      	movs	r1, #11
  401344:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  401348:	2370      	movs	r3, #112	; 0x70
  40134a:	4e14      	ldr	r6, [pc, #80]	; (40139c <config_interrupt+0x88>)
  40134c:	47b0      	blx	r6
	//pio_handler_set(PIOA, ID_PIOA, INT_ADXL, PIO_IT_HIGH_LEVEL, pin_riseedge_handler);
	pio_enable_interrupt(PIOA,INT_ADXL);
  40134e:	4620      	mov	r0, r4
  401350:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401354:	4d12      	ldr	r5, [pc, #72]	; (4013a0 <config_interrupt+0x8c>)
  401356:	47a8      	blx	r5
	//Configurando Interrupção do ITG:
	pio_set_input(PIOA, INT_ITG, PIO_DEFAULT);
  401358:	4620      	mov	r0, r4
  40135a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  40135e:	2200      	movs	r2, #0
  401360:	47c0      	blx	r8
	//pio_pull_down(PIOA, (INT_ITG), ENABLE);
	pio_handler_set(PIOA, ID_PIOA, INT_ITG, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  401362:	9700      	str	r7, [sp, #0]
  401364:	4620      	mov	r0, r4
  401366:	210b      	movs	r1, #11
  401368:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40136c:	2370      	movs	r3, #112	; 0x70
  40136e:	47b0      	blx	r6
	//pio_handler_set(PIOA, ID_PIOA, INT_ITG, PIO_IT_HIGH_LEVEL, pin_riseedge_handler);
	pio_enable_interrupt(PIOA,INT_ITG);
  401370:	4620      	mov	r0, r4
  401372:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  401376:	47a8      	blx	r5
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401378:	4b0a      	ldr	r3, [pc, #40]	; (4013a4 <config_interrupt+0x90>)
  40137a:	2200      	movs	r2, #0
  40137c:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401380:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401384:	601a      	str	r2, [r3, #0]
	
	NVIC_SetPriority(PIOA_IRQn, 0);
	NVIC_EnableIRQ(PIOA_IRQn);
}
  401386:	b002      	add	sp, #8
  401388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40138c:	00400f61 	.word	0x00400f61
  401390:	400e0e00 	.word	0x400e0e00
  401394:	00400b19 	.word	0x00400b19
  401398:	00401195 	.word	0x00401195
  40139c:	00400e01 	.word	0x00400e01
  4013a0:	00400b59 	.word	0x00400b59
  4013a4:	e000e100 	.word	0xe000e100
  4013a8:	00400abd 	.word	0x00400abd

004013ac <main>:

int main (void)
{
  4013ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4013b0:	b0aa      	sub	sp, #168	; 0xa8
	// Insert system clock initialization code here (sysclk_init()).

	sysclk_init();
  4013b2:	4b5f      	ldr	r3, [pc, #380]	; (401530 <main+0x184>)
  4013b4:	4798      	blx	r3
	board_init();
  4013b6:	4b5f      	ldr	r3, [pc, #380]	; (401534 <main+0x188>)
  4013b8:	4798      	blx	r3
  4013ba:	2008      	movs	r0, #8
  4013bc:	4e5e      	ldr	r6, [pc, #376]	; (401538 <main+0x18c>)
  4013be:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4013c0:	4d5e      	ldr	r5, [pc, #376]	; (40153c <main+0x190>)
  4013c2:	4b5f      	ldr	r3, [pc, #380]	; (401540 <main+0x194>)
  4013c4:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4013c6:	4a5f      	ldr	r2, [pc, #380]	; (401544 <main+0x198>)
  4013c8:	4b5f      	ldr	r3, [pc, #380]	; (401548 <main+0x19c>)
  4013ca:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4013cc:	4a5f      	ldr	r2, [pc, #380]	; (40154c <main+0x1a0>)
  4013ce:	4b60      	ldr	r3, [pc, #384]	; (401550 <main+0x1a4>)
  4013d0:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4013d2:	4b60      	ldr	r3, [pc, #384]	; (401554 <main+0x1a8>)
  4013d4:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.ul_baudrate = opt->baudrate;
  4013d6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4013da:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.ul_mode = opt->paritytype;
  4013dc:	2400      	movs	r4, #0
  4013de:	9410      	str	r4, [sp, #64]	; 0x40
  4013e0:	2008      	movs	r0, #8
  4013e2:	47b0      	blx	r6
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4013e4:	4628      	mov	r0, r5
  4013e6:	a90e      	add	r1, sp, #56	; 0x38
  4013e8:	4b5b      	ldr	r3, [pc, #364]	; (401558 <main+0x1ac>)
  4013ea:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4013ec:	4e5b      	ldr	r6, [pc, #364]	; (40155c <main+0x1b0>)
  4013ee:	6833      	ldr	r3, [r6, #0]
  4013f0:	6898      	ldr	r0, [r3, #8]
  4013f2:	4621      	mov	r1, r4
  4013f4:	4d5a      	ldr	r5, [pc, #360]	; (401560 <main+0x1b4>)
  4013f6:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4013f8:	6833      	ldr	r3, [r6, #0]
  4013fa:	6858      	ldr	r0, [r3, #4]
  4013fc:	4621      	mov	r1, r4
  4013fe:	47a8      	blx	r5

	// Insert application code here, after the board has been initialized.
	
	configure_console();
	//config_lcd();			//PRIORIDADE DE INTERRUPÇÃO MODIFICADA DE 0 PARA 1 !!!
	twi_init();
  401400:	4b58      	ldr	r3, [pc, #352]	; (401564 <main+0x1b8>)
  401402:	4798      	blx	r3
	- Data:		PA3 / PB4 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)
	- INT_ITG:	PA18 (Vermelhor)
	- INT_ADXL:	PA17 (Amarelo)*/
	adxl_init();
  401404:	4b58      	ldr	r3, [pc, #352]	; (401568 <main+0x1bc>)
  401406:	4798      	blx	r3
	itg_init();
  401408:	4b58      	ldr	r3, [pc, #352]	; (40156c <main+0x1c0>)
  40140a:	4798      	blx	r3
	
	/*ili9225_set_foreground_color(COLOR_BLACK);
	ili9225_draw_string(10,10, (uint8_t *)"Teste TWI IMU");*/
	
	printf("Start!");
  40140c:	4858      	ldr	r0, [pc, #352]	; (401570 <main+0x1c4>)
  40140e:	4b59      	ldr	r3, [pc, #356]	; (401574 <main+0x1c8>)
  401410:	4798      	blx	r3
	
	char buffer[100];
	
	config_interrupt();
  401412:	4b59      	ldr	r3, [pc, #356]	; (401578 <main+0x1cc>)
  401414:	4798      	blx	r3
	clear_interrupt();
  401416:	4b59      	ldr	r3, [pc, #356]	; (40157c <main+0x1d0>)
  401418:	4798      	blx	r3

	while(1){
		if (flag_adxl){
  40141a:	4d59      	ldr	r5, [pc, #356]	; (401580 <main+0x1d4>)
			get_all_acel_value(&acel_adxl);
  40141c:	4c59      	ldr	r4, [pc, #356]	; (401584 <main+0x1d8>)
			acel_adxl[2] = acel_adxl[2] - 3290.0;
  40141e:	4e5a      	ldr	r6, [pc, #360]	; (401588 <main+0x1dc>)
	
	config_interrupt();
	clear_interrupt();

	while(1){
		if (flag_adxl){
  401420:	782b      	ldrb	r3, [r5, #0]
  401422:	b193      	cbz	r3, 40144a <main+0x9e>
			get_all_acel_value(&acel_adxl);
  401424:	4620      	mov	r0, r4
  401426:	4b59      	ldr	r3, [pc, #356]	; (40158c <main+0x1e0>)
  401428:	4798      	blx	r3
			acel_adxl[2] = acel_adxl[2] - 3290.0;
  40142a:	68a0      	ldr	r0, [r4, #8]
  40142c:	4631      	mov	r1, r6
  40142e:	4b58      	ldr	r3, [pc, #352]	; (401590 <main+0x1e4>)
  401430:	4798      	blx	r3
  401432:	60a0      	str	r0, [r4, #8]
			flag_adxl = 0;
  401434:	2300      	movs	r3, #0
  401436:	702b      	strb	r3, [r5, #0]
			flag |= 0x80;
  401438:	4b56      	ldr	r3, [pc, #344]	; (401594 <main+0x1e8>)
  40143a:	781a      	ldrb	r2, [r3, #0]
  40143c:	f062 027f 	orn	r2, r2, #127	; 0x7f
  401440:	701a      	strb	r2, [r3, #0]
			cont_acel++;
  401442:	4b55      	ldr	r3, [pc, #340]	; (401598 <main+0x1ec>)
  401444:	681a      	ldr	r2, [r3, #0]
  401446:	3201      	adds	r2, #1
  401448:	601a      	str	r2, [r3, #0]
		}
		if (flag_itg){
  40144a:	4b54      	ldr	r3, [pc, #336]	; (40159c <main+0x1f0>)
  40144c:	781b      	ldrb	r3, [r3, #0]
  40144e:	b173      	cbz	r3, 40146e <main+0xc2>
			get_all_gyro_value(&gyro_itg);
  401450:	4853      	ldr	r0, [pc, #332]	; (4015a0 <main+0x1f4>)
  401452:	4b54      	ldr	r3, [pc, #336]	; (4015a4 <main+0x1f8>)
  401454:	4798      	blx	r3
			flag_itg = 0;
  401456:	2200      	movs	r2, #0
  401458:	4b50      	ldr	r3, [pc, #320]	; (40159c <main+0x1f0>)
  40145a:	701a      	strb	r2, [r3, #0]
			flag |= 0x01;
  40145c:	4b4d      	ldr	r3, [pc, #308]	; (401594 <main+0x1e8>)
  40145e:	781a      	ldrb	r2, [r3, #0]
  401460:	f042 0201 	orr.w	r2, r2, #1
  401464:	701a      	strb	r2, [r3, #0]
			cont_gyro++;
  401466:	4b50      	ldr	r3, [pc, #320]	; (4015a8 <main+0x1fc>)
  401468:	681a      	ldr	r2, [r3, #0]
  40146a:	3201      	adds	r2, #1
  40146c:	601a      	str	r2, [r3, #0]
		}
		if ( flag == 0x81)
  40146e:	4b49      	ldr	r3, [pc, #292]	; (401594 <main+0x1e8>)
  401470:	781b      	ldrb	r3, [r3, #0]
  401472:	2b81      	cmp	r3, #129	; 0x81
  401474:	d14a      	bne.n	40150c <main+0x160>
		{
			flag = 0;
  401476:	2200      	movs	r2, #0
  401478:	4b46      	ldr	r3, [pc, #280]	; (401594 <main+0x1e8>)
  40147a:	701a      	strb	r2, [r3, #0]
			if (cont_acel != cont_gyro)
  40147c:	4b46      	ldr	r3, [pc, #280]	; (401598 <main+0x1ec>)
  40147e:	681a      	ldr	r2, [r3, #0]
  401480:	4b49      	ldr	r3, [pc, #292]	; (4015a8 <main+0x1fc>)
  401482:	681b      	ldr	r3, [r3, #0]
  401484:	429a      	cmp	r2, r3
  401486:	d009      	beq.n	40149c <main+0xf0>
			{
				if (primeiro) {
  401488:	4b48      	ldr	r3, [pc, #288]	; (4015ac <main+0x200>)
  40148a:	781b      	ldrb	r3, [r3, #0]
  40148c:	b11b      	cbz	r3, 401496 <main+0xea>
					primeiro = 0;
  40148e:	2200      	movs	r2, #0
  401490:	4b46      	ldr	r3, [pc, #280]	; (4015ac <main+0x200>)
  401492:	701a      	strb	r2, [r3, #0]
  401494:	e002      	b.n	40149c <main+0xf0>
				} else {
					gpio_toggle_pin(LED0_GPIO);	
  401496:	2017      	movs	r0, #23
  401498:	4b45      	ldr	r3, [pc, #276]	; (4015b0 <main+0x204>)
  40149a:	4798      	blx	r3
				}
			}
			cont_acel = 0;
  40149c:	2300      	movs	r3, #0
  40149e:	4a3e      	ldr	r2, [pc, #248]	; (401598 <main+0x1ec>)
  4014a0:	6013      	str	r3, [r2, #0]
			cont_gyro = 0;
  4014a2:	4a41      	ldr	r2, [pc, #260]	; (4015a8 <main+0x1fc>)
  4014a4:	6013      	str	r3, [r2, #0]
			
			
			snprintf(buffer, sizeof(buffer),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(°/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
  4014a6:	f8df 911c 	ldr.w	r9, [pc, #284]	; 4015c4 <main+0x218>
  4014aa:	f8d9 a000 	ldr.w	sl, [r9]
  4014ae:	4f41      	ldr	r7, [pc, #260]	; (4015b4 <main+0x208>)
  4014b0:	6820      	ldr	r0, [r4, #0]
  4014b2:	47b8      	blx	r7
  4014b4:	e9cd 0100 	strd	r0, r1, [sp]
  4014b8:	6860      	ldr	r0, [r4, #4]
  4014ba:	47b8      	blx	r7
  4014bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4014c0:	68a0      	ldr	r0, [r4, #8]
  4014c2:	47b8      	blx	r7
  4014c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks));
  4014c8:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 4015a0 <main+0x1f4>
			}
			cont_acel = 0;
			cont_gyro = 0;
			
			
			snprintf(buffer, sizeof(buffer),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(°/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
  4014cc:	f8d8 0000 	ldr.w	r0, [r8]
  4014d0:	47b8      	blx	r7
  4014d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4014d6:	f8d8 0004 	ldr.w	r0, [r8, #4]
  4014da:	47b8      	blx	r7
  4014dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4014e0:	f8d8 0008 	ldr.w	r0, [r8, #8]
  4014e4:	47b8      	blx	r7
  4014e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4014ea:	4f33      	ldr	r7, [pc, #204]	; (4015b8 <main+0x20c>)
  4014ec:	683b      	ldr	r3, [r7, #0]
  4014ee:	ebc3 030a 	rsb	r3, r3, sl
  4014f2:	930c      	str	r3, [sp, #48]	; 0x30
  4014f4:	a811      	add	r0, sp, #68	; 0x44
  4014f6:	2164      	movs	r1, #100	; 0x64
  4014f8:	4a30      	ldr	r2, [pc, #192]	; (4015bc <main+0x210>)
  4014fa:	4b31      	ldr	r3, [pc, #196]	; (4015c0 <main+0x214>)
  4014fc:	4798      	blx	r3
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks));
			cont_ticks = g_ul_ms_ticks;
  4014fe:	f8d9 3000 	ldr.w	r3, [r9]
  401502:	603b      	str	r3, [r7, #0]
			/*ili9225_set_foreground_color(COLOR_WHITE);
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
			ili9225_set_foreground_color(COLOR_BLACK);
			ili9225_draw_string(10, 30, (uint8_t*) buffer);*/
			printf(buffer);
  401504:	a811      	add	r0, sp, #68	; 0x44
  401506:	4b1b      	ldr	r3, [pc, #108]	; (401574 <main+0x1c8>)
  401508:	4798      	blx	r3
  40150a:	e789      	b.n	401420 <main+0x74>
		} else {
			if ( (g_ul_ms_ticks - cont_ticks) > 40 )
  40150c:	4b2d      	ldr	r3, [pc, #180]	; (4015c4 <main+0x218>)
  40150e:	681a      	ldr	r2, [r3, #0]
  401510:	4b29      	ldr	r3, [pc, #164]	; (4015b8 <main+0x20c>)
  401512:	681b      	ldr	r3, [r3, #0]
  401514:	1ad3      	subs	r3, r2, r3
  401516:	2b28      	cmp	r3, #40	; 0x28
  401518:	d982      	bls.n	401420 <main+0x74>
			{
				clear_interrupt();
  40151a:	4b18      	ldr	r3, [pc, #96]	; (40157c <main+0x1d0>)
  40151c:	4798      	blx	r3
				cont_ticks = g_ul_ms_ticks;
  40151e:	4b29      	ldr	r3, [pc, #164]	; (4015c4 <main+0x218>)
  401520:	681a      	ldr	r2, [r3, #0]
  401522:	4b25      	ldr	r3, [pc, #148]	; (4015b8 <main+0x20c>)
  401524:	601a      	str	r2, [r3, #0]
				gpio_toggle_pin(LED1_GPIO);
  401526:	202e      	movs	r0, #46	; 0x2e
  401528:	4b21      	ldr	r3, [pc, #132]	; (4015b0 <main+0x204>)
  40152a:	4798      	blx	r3
  40152c:	e778      	b.n	401420 <main+0x74>
  40152e:	bf00      	nop
  401530:	004008e5 	.word	0x004008e5
  401534:	00400949 	.word	0x00400949
  401538:	00400f61 	.word	0x00400f61
  40153c:	400e0600 	.word	0x400e0600
  401540:	20000ad0 	.word	0x20000ad0
  401544:	00401271 	.word	0x00401271
  401548:	20000acc 	.word	0x20000acc
  40154c:	004011e9 	.word	0x004011e9
  401550:	20000ac8 	.word	0x20000ac8
  401554:	02dc6c00 	.word	0x02dc6c00
  401558:	00400885 	.word	0x00400885
  40155c:	200000f0 	.word	0x200000f0
  401560:	004023bd 	.word	0x004023bd
  401564:	004003dd 	.word	0x004003dd
  401568:	00400485 	.word	0x00400485
  40156c:	00400529 	.word	0x00400529
  401570:	00407a44 	.word	0x00407a44
  401574:	00402305 	.word	0x00402305
  401578:	00401315 	.word	0x00401315
  40157c:	004007f1 	.word	0x004007f1
  401580:	20000a90 	.word	0x20000a90
  401584:	20000a58 	.word	0x20000a58
  401588:	454da000 	.word	0x454da000
  40158c:	004006b9 	.word	0x004006b9
  401590:	00401e05 	.word	0x00401e05
  401594:	20000a80 	.word	0x20000a80
  401598:	20000a64 	.word	0x20000a64
  40159c:	20000a70 	.word	0x20000a70
  4015a0:	20000a84 	.word	0x20000a84
  4015a4:	004005d9 	.word	0x004005d9
  4015a8:	20000a6c 	.word	0x20000a6c
  4015ac:	200000e8 	.word	0x200000e8
  4015b0:	00400b85 	.word	0x00400b85
  4015b4:	00401891 	.word	0x00401891
  4015b8:	20000a74 	.word	0x20000a74
  4015bc:	00407a4c 	.word	0x00407a4c
  4015c0:	00402511 	.word	0x00402511
  4015c4:	20000a78 	.word	0x20000a78

004015c8 <__aeabi_drsub>:
  4015c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4015cc:	e002      	b.n	4015d4 <__adddf3>
  4015ce:	bf00      	nop

004015d0 <__aeabi_dsub>:
  4015d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004015d4 <__adddf3>:
  4015d4:	b530      	push	{r4, r5, lr}
  4015d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4015da:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4015de:	ea94 0f05 	teq	r4, r5
  4015e2:	bf08      	it	eq
  4015e4:	ea90 0f02 	teqeq	r0, r2
  4015e8:	bf1f      	itttt	ne
  4015ea:	ea54 0c00 	orrsne.w	ip, r4, r0
  4015ee:	ea55 0c02 	orrsne.w	ip, r5, r2
  4015f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4015f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4015fa:	f000 80e2 	beq.w	4017c2 <__adddf3+0x1ee>
  4015fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401602:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401606:	bfb8      	it	lt
  401608:	426d      	neglt	r5, r5
  40160a:	dd0c      	ble.n	401626 <__adddf3+0x52>
  40160c:	442c      	add	r4, r5
  40160e:	ea80 0202 	eor.w	r2, r0, r2
  401612:	ea81 0303 	eor.w	r3, r1, r3
  401616:	ea82 0000 	eor.w	r0, r2, r0
  40161a:	ea83 0101 	eor.w	r1, r3, r1
  40161e:	ea80 0202 	eor.w	r2, r0, r2
  401622:	ea81 0303 	eor.w	r3, r1, r3
  401626:	2d36      	cmp	r5, #54	; 0x36
  401628:	bf88      	it	hi
  40162a:	bd30      	pophi	{r4, r5, pc}
  40162c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401630:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401634:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401638:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40163c:	d002      	beq.n	401644 <__adddf3+0x70>
  40163e:	4240      	negs	r0, r0
  401640:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401644:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401648:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40164c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401650:	d002      	beq.n	401658 <__adddf3+0x84>
  401652:	4252      	negs	r2, r2
  401654:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401658:	ea94 0f05 	teq	r4, r5
  40165c:	f000 80a7 	beq.w	4017ae <__adddf3+0x1da>
  401660:	f1a4 0401 	sub.w	r4, r4, #1
  401664:	f1d5 0e20 	rsbs	lr, r5, #32
  401668:	db0d      	blt.n	401686 <__adddf3+0xb2>
  40166a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40166e:	fa22 f205 	lsr.w	r2, r2, r5
  401672:	1880      	adds	r0, r0, r2
  401674:	f141 0100 	adc.w	r1, r1, #0
  401678:	fa03 f20e 	lsl.w	r2, r3, lr
  40167c:	1880      	adds	r0, r0, r2
  40167e:	fa43 f305 	asr.w	r3, r3, r5
  401682:	4159      	adcs	r1, r3
  401684:	e00e      	b.n	4016a4 <__adddf3+0xd0>
  401686:	f1a5 0520 	sub.w	r5, r5, #32
  40168a:	f10e 0e20 	add.w	lr, lr, #32
  40168e:	2a01      	cmp	r2, #1
  401690:	fa03 fc0e 	lsl.w	ip, r3, lr
  401694:	bf28      	it	cs
  401696:	f04c 0c02 	orrcs.w	ip, ip, #2
  40169a:	fa43 f305 	asr.w	r3, r3, r5
  40169e:	18c0      	adds	r0, r0, r3
  4016a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4016a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4016a8:	d507      	bpl.n	4016ba <__adddf3+0xe6>
  4016aa:	f04f 0e00 	mov.w	lr, #0
  4016ae:	f1dc 0c00 	rsbs	ip, ip, #0
  4016b2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4016b6:	eb6e 0101 	sbc.w	r1, lr, r1
  4016ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4016be:	d31b      	bcc.n	4016f8 <__adddf3+0x124>
  4016c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4016c4:	d30c      	bcc.n	4016e0 <__adddf3+0x10c>
  4016c6:	0849      	lsrs	r1, r1, #1
  4016c8:	ea5f 0030 	movs.w	r0, r0, rrx
  4016cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4016d0:	f104 0401 	add.w	r4, r4, #1
  4016d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4016d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4016dc:	f080 809a 	bcs.w	401814 <__adddf3+0x240>
  4016e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4016e4:	bf08      	it	eq
  4016e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4016ea:	f150 0000 	adcs.w	r0, r0, #0
  4016ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4016f2:	ea41 0105 	orr.w	r1, r1, r5
  4016f6:	bd30      	pop	{r4, r5, pc}
  4016f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4016fc:	4140      	adcs	r0, r0
  4016fe:	eb41 0101 	adc.w	r1, r1, r1
  401702:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401706:	f1a4 0401 	sub.w	r4, r4, #1
  40170a:	d1e9      	bne.n	4016e0 <__adddf3+0x10c>
  40170c:	f091 0f00 	teq	r1, #0
  401710:	bf04      	itt	eq
  401712:	4601      	moveq	r1, r0
  401714:	2000      	moveq	r0, #0
  401716:	fab1 f381 	clz	r3, r1
  40171a:	bf08      	it	eq
  40171c:	3320      	addeq	r3, #32
  40171e:	f1a3 030b 	sub.w	r3, r3, #11
  401722:	f1b3 0220 	subs.w	r2, r3, #32
  401726:	da0c      	bge.n	401742 <__adddf3+0x16e>
  401728:	320c      	adds	r2, #12
  40172a:	dd08      	ble.n	40173e <__adddf3+0x16a>
  40172c:	f102 0c14 	add.w	ip, r2, #20
  401730:	f1c2 020c 	rsb	r2, r2, #12
  401734:	fa01 f00c 	lsl.w	r0, r1, ip
  401738:	fa21 f102 	lsr.w	r1, r1, r2
  40173c:	e00c      	b.n	401758 <__adddf3+0x184>
  40173e:	f102 0214 	add.w	r2, r2, #20
  401742:	bfd8      	it	le
  401744:	f1c2 0c20 	rsble	ip, r2, #32
  401748:	fa01 f102 	lsl.w	r1, r1, r2
  40174c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401750:	bfdc      	itt	le
  401752:	ea41 010c 	orrle.w	r1, r1, ip
  401756:	4090      	lslle	r0, r2
  401758:	1ae4      	subs	r4, r4, r3
  40175a:	bfa2      	ittt	ge
  40175c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401760:	4329      	orrge	r1, r5
  401762:	bd30      	popge	{r4, r5, pc}
  401764:	ea6f 0404 	mvn.w	r4, r4
  401768:	3c1f      	subs	r4, #31
  40176a:	da1c      	bge.n	4017a6 <__adddf3+0x1d2>
  40176c:	340c      	adds	r4, #12
  40176e:	dc0e      	bgt.n	40178e <__adddf3+0x1ba>
  401770:	f104 0414 	add.w	r4, r4, #20
  401774:	f1c4 0220 	rsb	r2, r4, #32
  401778:	fa20 f004 	lsr.w	r0, r0, r4
  40177c:	fa01 f302 	lsl.w	r3, r1, r2
  401780:	ea40 0003 	orr.w	r0, r0, r3
  401784:	fa21 f304 	lsr.w	r3, r1, r4
  401788:	ea45 0103 	orr.w	r1, r5, r3
  40178c:	bd30      	pop	{r4, r5, pc}
  40178e:	f1c4 040c 	rsb	r4, r4, #12
  401792:	f1c4 0220 	rsb	r2, r4, #32
  401796:	fa20 f002 	lsr.w	r0, r0, r2
  40179a:	fa01 f304 	lsl.w	r3, r1, r4
  40179e:	ea40 0003 	orr.w	r0, r0, r3
  4017a2:	4629      	mov	r1, r5
  4017a4:	bd30      	pop	{r4, r5, pc}
  4017a6:	fa21 f004 	lsr.w	r0, r1, r4
  4017aa:	4629      	mov	r1, r5
  4017ac:	bd30      	pop	{r4, r5, pc}
  4017ae:	f094 0f00 	teq	r4, #0
  4017b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4017b6:	bf06      	itte	eq
  4017b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4017bc:	3401      	addeq	r4, #1
  4017be:	3d01      	subne	r5, #1
  4017c0:	e74e      	b.n	401660 <__adddf3+0x8c>
  4017c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4017c6:	bf18      	it	ne
  4017c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4017cc:	d029      	beq.n	401822 <__adddf3+0x24e>
  4017ce:	ea94 0f05 	teq	r4, r5
  4017d2:	bf08      	it	eq
  4017d4:	ea90 0f02 	teqeq	r0, r2
  4017d8:	d005      	beq.n	4017e6 <__adddf3+0x212>
  4017da:	ea54 0c00 	orrs.w	ip, r4, r0
  4017de:	bf04      	itt	eq
  4017e0:	4619      	moveq	r1, r3
  4017e2:	4610      	moveq	r0, r2
  4017e4:	bd30      	pop	{r4, r5, pc}
  4017e6:	ea91 0f03 	teq	r1, r3
  4017ea:	bf1e      	ittt	ne
  4017ec:	2100      	movne	r1, #0
  4017ee:	2000      	movne	r0, #0
  4017f0:	bd30      	popne	{r4, r5, pc}
  4017f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4017f6:	d105      	bne.n	401804 <__adddf3+0x230>
  4017f8:	0040      	lsls	r0, r0, #1
  4017fa:	4149      	adcs	r1, r1
  4017fc:	bf28      	it	cs
  4017fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401802:	bd30      	pop	{r4, r5, pc}
  401804:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401808:	bf3c      	itt	cc
  40180a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40180e:	bd30      	popcc	{r4, r5, pc}
  401810:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401814:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401818:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40181c:	f04f 0000 	mov.w	r0, #0
  401820:	bd30      	pop	{r4, r5, pc}
  401822:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401826:	bf1a      	itte	ne
  401828:	4619      	movne	r1, r3
  40182a:	4610      	movne	r0, r2
  40182c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401830:	bf1c      	itt	ne
  401832:	460b      	movne	r3, r1
  401834:	4602      	movne	r2, r0
  401836:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40183a:	bf06      	itte	eq
  40183c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401840:	ea91 0f03 	teqeq	r1, r3
  401844:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401848:	bd30      	pop	{r4, r5, pc}
  40184a:	bf00      	nop

0040184c <__aeabi_ui2d>:
  40184c:	f090 0f00 	teq	r0, #0
  401850:	bf04      	itt	eq
  401852:	2100      	moveq	r1, #0
  401854:	4770      	bxeq	lr
  401856:	b530      	push	{r4, r5, lr}
  401858:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40185c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401860:	f04f 0500 	mov.w	r5, #0
  401864:	f04f 0100 	mov.w	r1, #0
  401868:	e750      	b.n	40170c <__adddf3+0x138>
  40186a:	bf00      	nop

0040186c <__aeabi_i2d>:
  40186c:	f090 0f00 	teq	r0, #0
  401870:	bf04      	itt	eq
  401872:	2100      	moveq	r1, #0
  401874:	4770      	bxeq	lr
  401876:	b530      	push	{r4, r5, lr}
  401878:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40187c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401880:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401884:	bf48      	it	mi
  401886:	4240      	negmi	r0, r0
  401888:	f04f 0100 	mov.w	r1, #0
  40188c:	e73e      	b.n	40170c <__adddf3+0x138>
  40188e:	bf00      	nop

00401890 <__aeabi_f2d>:
  401890:	0042      	lsls	r2, r0, #1
  401892:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401896:	ea4f 0131 	mov.w	r1, r1, rrx
  40189a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40189e:	bf1f      	itttt	ne
  4018a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4018a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4018a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4018ac:	4770      	bxne	lr
  4018ae:	f092 0f00 	teq	r2, #0
  4018b2:	bf14      	ite	ne
  4018b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4018b8:	4770      	bxeq	lr
  4018ba:	b530      	push	{r4, r5, lr}
  4018bc:	f44f 7460 	mov.w	r4, #896	; 0x380
  4018c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4018c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4018c8:	e720      	b.n	40170c <__adddf3+0x138>
  4018ca:	bf00      	nop

004018cc <__aeabi_ul2d>:
  4018cc:	ea50 0201 	orrs.w	r2, r0, r1
  4018d0:	bf08      	it	eq
  4018d2:	4770      	bxeq	lr
  4018d4:	b530      	push	{r4, r5, lr}
  4018d6:	f04f 0500 	mov.w	r5, #0
  4018da:	e00a      	b.n	4018f2 <__aeabi_l2d+0x16>

004018dc <__aeabi_l2d>:
  4018dc:	ea50 0201 	orrs.w	r2, r0, r1
  4018e0:	bf08      	it	eq
  4018e2:	4770      	bxeq	lr
  4018e4:	b530      	push	{r4, r5, lr}
  4018e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4018ea:	d502      	bpl.n	4018f2 <__aeabi_l2d+0x16>
  4018ec:	4240      	negs	r0, r0
  4018ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4018f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4018f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4018fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4018fe:	f43f aedc 	beq.w	4016ba <__adddf3+0xe6>
  401902:	f04f 0203 	mov.w	r2, #3
  401906:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40190a:	bf18      	it	ne
  40190c:	3203      	addne	r2, #3
  40190e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401912:	bf18      	it	ne
  401914:	3203      	addne	r2, #3
  401916:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40191a:	f1c2 0320 	rsb	r3, r2, #32
  40191e:	fa00 fc03 	lsl.w	ip, r0, r3
  401922:	fa20 f002 	lsr.w	r0, r0, r2
  401926:	fa01 fe03 	lsl.w	lr, r1, r3
  40192a:	ea40 000e 	orr.w	r0, r0, lr
  40192e:	fa21 f102 	lsr.w	r1, r1, r2
  401932:	4414      	add	r4, r2
  401934:	e6c1      	b.n	4016ba <__adddf3+0xe6>
  401936:	bf00      	nop

00401938 <__aeabi_dmul>:
  401938:	b570      	push	{r4, r5, r6, lr}
  40193a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40193e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401942:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401946:	bf1d      	ittte	ne
  401948:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40194c:	ea94 0f0c 	teqne	r4, ip
  401950:	ea95 0f0c 	teqne	r5, ip
  401954:	f000 f8de 	bleq	401b14 <__aeabi_dmul+0x1dc>
  401958:	442c      	add	r4, r5
  40195a:	ea81 0603 	eor.w	r6, r1, r3
  40195e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401962:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401966:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40196a:	bf18      	it	ne
  40196c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401970:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401974:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401978:	d038      	beq.n	4019ec <__aeabi_dmul+0xb4>
  40197a:	fba0 ce02 	umull	ip, lr, r0, r2
  40197e:	f04f 0500 	mov.w	r5, #0
  401982:	fbe1 e502 	umlal	lr, r5, r1, r2
  401986:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40198a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40198e:	f04f 0600 	mov.w	r6, #0
  401992:	fbe1 5603 	umlal	r5, r6, r1, r3
  401996:	f09c 0f00 	teq	ip, #0
  40199a:	bf18      	it	ne
  40199c:	f04e 0e01 	orrne.w	lr, lr, #1
  4019a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4019a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4019a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4019ac:	d204      	bcs.n	4019b8 <__aeabi_dmul+0x80>
  4019ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4019b2:	416d      	adcs	r5, r5
  4019b4:	eb46 0606 	adc.w	r6, r6, r6
  4019b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4019bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4019c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4019c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4019c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4019cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4019d0:	bf88      	it	hi
  4019d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4019d6:	d81e      	bhi.n	401a16 <__aeabi_dmul+0xde>
  4019d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4019dc:	bf08      	it	eq
  4019de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4019e2:	f150 0000 	adcs.w	r0, r0, #0
  4019e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4019ea:	bd70      	pop	{r4, r5, r6, pc}
  4019ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4019f0:	ea46 0101 	orr.w	r1, r6, r1
  4019f4:	ea40 0002 	orr.w	r0, r0, r2
  4019f8:	ea81 0103 	eor.w	r1, r1, r3
  4019fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401a00:	bfc2      	ittt	gt
  401a02:	ebd4 050c 	rsbsgt	r5, r4, ip
  401a06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401a0a:	bd70      	popgt	{r4, r5, r6, pc}
  401a0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401a10:	f04f 0e00 	mov.w	lr, #0
  401a14:	3c01      	subs	r4, #1
  401a16:	f300 80ab 	bgt.w	401b70 <__aeabi_dmul+0x238>
  401a1a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401a1e:	bfde      	ittt	le
  401a20:	2000      	movle	r0, #0
  401a22:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401a26:	bd70      	pople	{r4, r5, r6, pc}
  401a28:	f1c4 0400 	rsb	r4, r4, #0
  401a2c:	3c20      	subs	r4, #32
  401a2e:	da35      	bge.n	401a9c <__aeabi_dmul+0x164>
  401a30:	340c      	adds	r4, #12
  401a32:	dc1b      	bgt.n	401a6c <__aeabi_dmul+0x134>
  401a34:	f104 0414 	add.w	r4, r4, #20
  401a38:	f1c4 0520 	rsb	r5, r4, #32
  401a3c:	fa00 f305 	lsl.w	r3, r0, r5
  401a40:	fa20 f004 	lsr.w	r0, r0, r4
  401a44:	fa01 f205 	lsl.w	r2, r1, r5
  401a48:	ea40 0002 	orr.w	r0, r0, r2
  401a4c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401a50:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401a54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401a58:	fa21 f604 	lsr.w	r6, r1, r4
  401a5c:	eb42 0106 	adc.w	r1, r2, r6
  401a60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401a64:	bf08      	it	eq
  401a66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401a6a:	bd70      	pop	{r4, r5, r6, pc}
  401a6c:	f1c4 040c 	rsb	r4, r4, #12
  401a70:	f1c4 0520 	rsb	r5, r4, #32
  401a74:	fa00 f304 	lsl.w	r3, r0, r4
  401a78:	fa20 f005 	lsr.w	r0, r0, r5
  401a7c:	fa01 f204 	lsl.w	r2, r1, r4
  401a80:	ea40 0002 	orr.w	r0, r0, r2
  401a84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a88:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401a8c:	f141 0100 	adc.w	r1, r1, #0
  401a90:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401a94:	bf08      	it	eq
  401a96:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401a9a:	bd70      	pop	{r4, r5, r6, pc}
  401a9c:	f1c4 0520 	rsb	r5, r4, #32
  401aa0:	fa00 f205 	lsl.w	r2, r0, r5
  401aa4:	ea4e 0e02 	orr.w	lr, lr, r2
  401aa8:	fa20 f304 	lsr.w	r3, r0, r4
  401aac:	fa01 f205 	lsl.w	r2, r1, r5
  401ab0:	ea43 0302 	orr.w	r3, r3, r2
  401ab4:	fa21 f004 	lsr.w	r0, r1, r4
  401ab8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401abc:	fa21 f204 	lsr.w	r2, r1, r4
  401ac0:	ea20 0002 	bic.w	r0, r0, r2
  401ac4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401ac8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401acc:	bf08      	it	eq
  401ace:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401ad2:	bd70      	pop	{r4, r5, r6, pc}
  401ad4:	f094 0f00 	teq	r4, #0
  401ad8:	d10f      	bne.n	401afa <__aeabi_dmul+0x1c2>
  401ada:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401ade:	0040      	lsls	r0, r0, #1
  401ae0:	eb41 0101 	adc.w	r1, r1, r1
  401ae4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401ae8:	bf08      	it	eq
  401aea:	3c01      	subeq	r4, #1
  401aec:	d0f7      	beq.n	401ade <__aeabi_dmul+0x1a6>
  401aee:	ea41 0106 	orr.w	r1, r1, r6
  401af2:	f095 0f00 	teq	r5, #0
  401af6:	bf18      	it	ne
  401af8:	4770      	bxne	lr
  401afa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401afe:	0052      	lsls	r2, r2, #1
  401b00:	eb43 0303 	adc.w	r3, r3, r3
  401b04:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401b08:	bf08      	it	eq
  401b0a:	3d01      	subeq	r5, #1
  401b0c:	d0f7      	beq.n	401afe <__aeabi_dmul+0x1c6>
  401b0e:	ea43 0306 	orr.w	r3, r3, r6
  401b12:	4770      	bx	lr
  401b14:	ea94 0f0c 	teq	r4, ip
  401b18:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401b1c:	bf18      	it	ne
  401b1e:	ea95 0f0c 	teqne	r5, ip
  401b22:	d00c      	beq.n	401b3e <__aeabi_dmul+0x206>
  401b24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401b28:	bf18      	it	ne
  401b2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401b2e:	d1d1      	bne.n	401ad4 <__aeabi_dmul+0x19c>
  401b30:	ea81 0103 	eor.w	r1, r1, r3
  401b34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401b38:	f04f 0000 	mov.w	r0, #0
  401b3c:	bd70      	pop	{r4, r5, r6, pc}
  401b3e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401b42:	bf06      	itte	eq
  401b44:	4610      	moveq	r0, r2
  401b46:	4619      	moveq	r1, r3
  401b48:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401b4c:	d019      	beq.n	401b82 <__aeabi_dmul+0x24a>
  401b4e:	ea94 0f0c 	teq	r4, ip
  401b52:	d102      	bne.n	401b5a <__aeabi_dmul+0x222>
  401b54:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401b58:	d113      	bne.n	401b82 <__aeabi_dmul+0x24a>
  401b5a:	ea95 0f0c 	teq	r5, ip
  401b5e:	d105      	bne.n	401b6c <__aeabi_dmul+0x234>
  401b60:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401b64:	bf1c      	itt	ne
  401b66:	4610      	movne	r0, r2
  401b68:	4619      	movne	r1, r3
  401b6a:	d10a      	bne.n	401b82 <__aeabi_dmul+0x24a>
  401b6c:	ea81 0103 	eor.w	r1, r1, r3
  401b70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401b74:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401b78:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401b7c:	f04f 0000 	mov.w	r0, #0
  401b80:	bd70      	pop	{r4, r5, r6, pc}
  401b82:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401b86:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401b8a:	bd70      	pop	{r4, r5, r6, pc}

00401b8c <__aeabi_ddiv>:
  401b8c:	b570      	push	{r4, r5, r6, lr}
  401b8e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401b92:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401b96:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401b9a:	bf1d      	ittte	ne
  401b9c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401ba0:	ea94 0f0c 	teqne	r4, ip
  401ba4:	ea95 0f0c 	teqne	r5, ip
  401ba8:	f000 f8a7 	bleq	401cfa <__aeabi_ddiv+0x16e>
  401bac:	eba4 0405 	sub.w	r4, r4, r5
  401bb0:	ea81 0e03 	eor.w	lr, r1, r3
  401bb4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401bb8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401bbc:	f000 8088 	beq.w	401cd0 <__aeabi_ddiv+0x144>
  401bc0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401bc4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401bc8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401bcc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401bd0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401bd4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401bd8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401bdc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401be0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401be4:	429d      	cmp	r5, r3
  401be6:	bf08      	it	eq
  401be8:	4296      	cmpeq	r6, r2
  401bea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401bee:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401bf2:	d202      	bcs.n	401bfa <__aeabi_ddiv+0x6e>
  401bf4:	085b      	lsrs	r3, r3, #1
  401bf6:	ea4f 0232 	mov.w	r2, r2, rrx
  401bfa:	1ab6      	subs	r6, r6, r2
  401bfc:	eb65 0503 	sbc.w	r5, r5, r3
  401c00:	085b      	lsrs	r3, r3, #1
  401c02:	ea4f 0232 	mov.w	r2, r2, rrx
  401c06:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401c0a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401c0e:	ebb6 0e02 	subs.w	lr, r6, r2
  401c12:	eb75 0e03 	sbcs.w	lr, r5, r3
  401c16:	bf22      	ittt	cs
  401c18:	1ab6      	subcs	r6, r6, r2
  401c1a:	4675      	movcs	r5, lr
  401c1c:	ea40 000c 	orrcs.w	r0, r0, ip
  401c20:	085b      	lsrs	r3, r3, #1
  401c22:	ea4f 0232 	mov.w	r2, r2, rrx
  401c26:	ebb6 0e02 	subs.w	lr, r6, r2
  401c2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401c2e:	bf22      	ittt	cs
  401c30:	1ab6      	subcs	r6, r6, r2
  401c32:	4675      	movcs	r5, lr
  401c34:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401c38:	085b      	lsrs	r3, r3, #1
  401c3a:	ea4f 0232 	mov.w	r2, r2, rrx
  401c3e:	ebb6 0e02 	subs.w	lr, r6, r2
  401c42:	eb75 0e03 	sbcs.w	lr, r5, r3
  401c46:	bf22      	ittt	cs
  401c48:	1ab6      	subcs	r6, r6, r2
  401c4a:	4675      	movcs	r5, lr
  401c4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401c50:	085b      	lsrs	r3, r3, #1
  401c52:	ea4f 0232 	mov.w	r2, r2, rrx
  401c56:	ebb6 0e02 	subs.w	lr, r6, r2
  401c5a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401c5e:	bf22      	ittt	cs
  401c60:	1ab6      	subcs	r6, r6, r2
  401c62:	4675      	movcs	r5, lr
  401c64:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401c68:	ea55 0e06 	orrs.w	lr, r5, r6
  401c6c:	d018      	beq.n	401ca0 <__aeabi_ddiv+0x114>
  401c6e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401c72:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401c76:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401c7a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401c7e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401c82:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401c86:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401c8a:	d1c0      	bne.n	401c0e <__aeabi_ddiv+0x82>
  401c8c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401c90:	d10b      	bne.n	401caa <__aeabi_ddiv+0x11e>
  401c92:	ea41 0100 	orr.w	r1, r1, r0
  401c96:	f04f 0000 	mov.w	r0, #0
  401c9a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401c9e:	e7b6      	b.n	401c0e <__aeabi_ddiv+0x82>
  401ca0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401ca4:	bf04      	itt	eq
  401ca6:	4301      	orreq	r1, r0
  401ca8:	2000      	moveq	r0, #0
  401caa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401cae:	bf88      	it	hi
  401cb0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401cb4:	f63f aeaf 	bhi.w	401a16 <__aeabi_dmul+0xde>
  401cb8:	ebb5 0c03 	subs.w	ip, r5, r3
  401cbc:	bf04      	itt	eq
  401cbe:	ebb6 0c02 	subseq.w	ip, r6, r2
  401cc2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401cc6:	f150 0000 	adcs.w	r0, r0, #0
  401cca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401cce:	bd70      	pop	{r4, r5, r6, pc}
  401cd0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401cd4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401cd8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401cdc:	bfc2      	ittt	gt
  401cde:	ebd4 050c 	rsbsgt	r5, r4, ip
  401ce2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401ce6:	bd70      	popgt	{r4, r5, r6, pc}
  401ce8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401cec:	f04f 0e00 	mov.w	lr, #0
  401cf0:	3c01      	subs	r4, #1
  401cf2:	e690      	b.n	401a16 <__aeabi_dmul+0xde>
  401cf4:	ea45 0e06 	orr.w	lr, r5, r6
  401cf8:	e68d      	b.n	401a16 <__aeabi_dmul+0xde>
  401cfa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401cfe:	ea94 0f0c 	teq	r4, ip
  401d02:	bf08      	it	eq
  401d04:	ea95 0f0c 	teqeq	r5, ip
  401d08:	f43f af3b 	beq.w	401b82 <__aeabi_dmul+0x24a>
  401d0c:	ea94 0f0c 	teq	r4, ip
  401d10:	d10a      	bne.n	401d28 <__aeabi_ddiv+0x19c>
  401d12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401d16:	f47f af34 	bne.w	401b82 <__aeabi_dmul+0x24a>
  401d1a:	ea95 0f0c 	teq	r5, ip
  401d1e:	f47f af25 	bne.w	401b6c <__aeabi_dmul+0x234>
  401d22:	4610      	mov	r0, r2
  401d24:	4619      	mov	r1, r3
  401d26:	e72c      	b.n	401b82 <__aeabi_dmul+0x24a>
  401d28:	ea95 0f0c 	teq	r5, ip
  401d2c:	d106      	bne.n	401d3c <__aeabi_ddiv+0x1b0>
  401d2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401d32:	f43f aefd 	beq.w	401b30 <__aeabi_dmul+0x1f8>
  401d36:	4610      	mov	r0, r2
  401d38:	4619      	mov	r1, r3
  401d3a:	e722      	b.n	401b82 <__aeabi_dmul+0x24a>
  401d3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401d40:	bf18      	it	ne
  401d42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401d46:	f47f aec5 	bne.w	401ad4 <__aeabi_dmul+0x19c>
  401d4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401d4e:	f47f af0d 	bne.w	401b6c <__aeabi_dmul+0x234>
  401d52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401d56:	f47f aeeb 	bne.w	401b30 <__aeabi_dmul+0x1f8>
  401d5a:	e712      	b.n	401b82 <__aeabi_dmul+0x24a>

00401d5c <__aeabi_d2f>:
  401d5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401d60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  401d64:	bf24      	itt	cs
  401d66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  401d6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  401d6e:	d90d      	bls.n	401d8c <__aeabi_d2f+0x30>
  401d70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401d74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  401d78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  401d7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  401d80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  401d84:	bf08      	it	eq
  401d86:	f020 0001 	biceq.w	r0, r0, #1
  401d8a:	4770      	bx	lr
  401d8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  401d90:	d121      	bne.n	401dd6 <__aeabi_d2f+0x7a>
  401d92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  401d96:	bfbc      	itt	lt
  401d98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  401d9c:	4770      	bxlt	lr
  401d9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401da2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  401da6:	f1c2 0218 	rsb	r2, r2, #24
  401daa:	f1c2 0c20 	rsb	ip, r2, #32
  401dae:	fa10 f30c 	lsls.w	r3, r0, ip
  401db2:	fa20 f002 	lsr.w	r0, r0, r2
  401db6:	bf18      	it	ne
  401db8:	f040 0001 	orrne.w	r0, r0, #1
  401dbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401dc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  401dc4:	fa03 fc0c 	lsl.w	ip, r3, ip
  401dc8:	ea40 000c 	orr.w	r0, r0, ip
  401dcc:	fa23 f302 	lsr.w	r3, r3, r2
  401dd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  401dd4:	e7cc      	b.n	401d70 <__aeabi_d2f+0x14>
  401dd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  401dda:	d107      	bne.n	401dec <__aeabi_d2f+0x90>
  401ddc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  401de0:	bf1e      	ittt	ne
  401de2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  401de6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  401dea:	4770      	bxne	lr
  401dec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  401df0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  401df4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401df8:	4770      	bx	lr
  401dfa:	bf00      	nop

00401dfc <__aeabi_frsub>:
  401dfc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  401e00:	e002      	b.n	401e08 <__addsf3>
  401e02:	bf00      	nop

00401e04 <__aeabi_fsub>:
  401e04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00401e08 <__addsf3>:
  401e08:	0042      	lsls	r2, r0, #1
  401e0a:	bf1f      	itttt	ne
  401e0c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  401e10:	ea92 0f03 	teqne	r2, r3
  401e14:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  401e18:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  401e1c:	d06a      	beq.n	401ef4 <__addsf3+0xec>
  401e1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  401e22:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  401e26:	bfc1      	itttt	gt
  401e28:	18d2      	addgt	r2, r2, r3
  401e2a:	4041      	eorgt	r1, r0
  401e2c:	4048      	eorgt	r0, r1
  401e2e:	4041      	eorgt	r1, r0
  401e30:	bfb8      	it	lt
  401e32:	425b      	neglt	r3, r3
  401e34:	2b19      	cmp	r3, #25
  401e36:	bf88      	it	hi
  401e38:	4770      	bxhi	lr
  401e3a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  401e3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401e42:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  401e46:	bf18      	it	ne
  401e48:	4240      	negne	r0, r0
  401e4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401e4e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  401e52:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  401e56:	bf18      	it	ne
  401e58:	4249      	negne	r1, r1
  401e5a:	ea92 0f03 	teq	r2, r3
  401e5e:	d03f      	beq.n	401ee0 <__addsf3+0xd8>
  401e60:	f1a2 0201 	sub.w	r2, r2, #1
  401e64:	fa41 fc03 	asr.w	ip, r1, r3
  401e68:	eb10 000c 	adds.w	r0, r0, ip
  401e6c:	f1c3 0320 	rsb	r3, r3, #32
  401e70:	fa01 f103 	lsl.w	r1, r1, r3
  401e74:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  401e78:	d502      	bpl.n	401e80 <__addsf3+0x78>
  401e7a:	4249      	negs	r1, r1
  401e7c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  401e80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  401e84:	d313      	bcc.n	401eae <__addsf3+0xa6>
  401e86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  401e8a:	d306      	bcc.n	401e9a <__addsf3+0x92>
  401e8c:	0840      	lsrs	r0, r0, #1
  401e8e:	ea4f 0131 	mov.w	r1, r1, rrx
  401e92:	f102 0201 	add.w	r2, r2, #1
  401e96:	2afe      	cmp	r2, #254	; 0xfe
  401e98:	d251      	bcs.n	401f3e <__addsf3+0x136>
  401e9a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  401e9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  401ea2:	bf08      	it	eq
  401ea4:	f020 0001 	biceq.w	r0, r0, #1
  401ea8:	ea40 0003 	orr.w	r0, r0, r3
  401eac:	4770      	bx	lr
  401eae:	0049      	lsls	r1, r1, #1
  401eb0:	eb40 0000 	adc.w	r0, r0, r0
  401eb4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  401eb8:	f1a2 0201 	sub.w	r2, r2, #1
  401ebc:	d1ed      	bne.n	401e9a <__addsf3+0x92>
  401ebe:	fab0 fc80 	clz	ip, r0
  401ec2:	f1ac 0c08 	sub.w	ip, ip, #8
  401ec6:	ebb2 020c 	subs.w	r2, r2, ip
  401eca:	fa00 f00c 	lsl.w	r0, r0, ip
  401ece:	bfaa      	itet	ge
  401ed0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  401ed4:	4252      	neglt	r2, r2
  401ed6:	4318      	orrge	r0, r3
  401ed8:	bfbc      	itt	lt
  401eda:	40d0      	lsrlt	r0, r2
  401edc:	4318      	orrlt	r0, r3
  401ede:	4770      	bx	lr
  401ee0:	f092 0f00 	teq	r2, #0
  401ee4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  401ee8:	bf06      	itte	eq
  401eea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  401eee:	3201      	addeq	r2, #1
  401ef0:	3b01      	subne	r3, #1
  401ef2:	e7b5      	b.n	401e60 <__addsf3+0x58>
  401ef4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  401ef8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  401efc:	bf18      	it	ne
  401efe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  401f02:	d021      	beq.n	401f48 <__addsf3+0x140>
  401f04:	ea92 0f03 	teq	r2, r3
  401f08:	d004      	beq.n	401f14 <__addsf3+0x10c>
  401f0a:	f092 0f00 	teq	r2, #0
  401f0e:	bf08      	it	eq
  401f10:	4608      	moveq	r0, r1
  401f12:	4770      	bx	lr
  401f14:	ea90 0f01 	teq	r0, r1
  401f18:	bf1c      	itt	ne
  401f1a:	2000      	movne	r0, #0
  401f1c:	4770      	bxne	lr
  401f1e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  401f22:	d104      	bne.n	401f2e <__addsf3+0x126>
  401f24:	0040      	lsls	r0, r0, #1
  401f26:	bf28      	it	cs
  401f28:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  401f2c:	4770      	bx	lr
  401f2e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  401f32:	bf3c      	itt	cc
  401f34:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  401f38:	4770      	bxcc	lr
  401f3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  401f3e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  401f42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401f46:	4770      	bx	lr
  401f48:	ea7f 6222 	mvns.w	r2, r2, asr #24
  401f4c:	bf16      	itet	ne
  401f4e:	4608      	movne	r0, r1
  401f50:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  401f54:	4601      	movne	r1, r0
  401f56:	0242      	lsls	r2, r0, #9
  401f58:	bf06      	itte	eq
  401f5a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  401f5e:	ea90 0f01 	teqeq	r0, r1
  401f62:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  401f66:	4770      	bx	lr

00401f68 <__aeabi_ui2f>:
  401f68:	f04f 0300 	mov.w	r3, #0
  401f6c:	e004      	b.n	401f78 <__aeabi_i2f+0x8>
  401f6e:	bf00      	nop

00401f70 <__aeabi_i2f>:
  401f70:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  401f74:	bf48      	it	mi
  401f76:	4240      	negmi	r0, r0
  401f78:	ea5f 0c00 	movs.w	ip, r0
  401f7c:	bf08      	it	eq
  401f7e:	4770      	bxeq	lr
  401f80:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  401f84:	4601      	mov	r1, r0
  401f86:	f04f 0000 	mov.w	r0, #0
  401f8a:	e01c      	b.n	401fc6 <__aeabi_l2f+0x2a>

00401f8c <__aeabi_ul2f>:
  401f8c:	ea50 0201 	orrs.w	r2, r0, r1
  401f90:	bf08      	it	eq
  401f92:	4770      	bxeq	lr
  401f94:	f04f 0300 	mov.w	r3, #0
  401f98:	e00a      	b.n	401fb0 <__aeabi_l2f+0x14>
  401f9a:	bf00      	nop

00401f9c <__aeabi_l2f>:
  401f9c:	ea50 0201 	orrs.w	r2, r0, r1
  401fa0:	bf08      	it	eq
  401fa2:	4770      	bxeq	lr
  401fa4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  401fa8:	d502      	bpl.n	401fb0 <__aeabi_l2f+0x14>
  401faa:	4240      	negs	r0, r0
  401fac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401fb0:	ea5f 0c01 	movs.w	ip, r1
  401fb4:	bf02      	ittt	eq
  401fb6:	4684      	moveq	ip, r0
  401fb8:	4601      	moveq	r1, r0
  401fba:	2000      	moveq	r0, #0
  401fbc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  401fc0:	bf08      	it	eq
  401fc2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  401fc6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  401fca:	fabc f28c 	clz	r2, ip
  401fce:	3a08      	subs	r2, #8
  401fd0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  401fd4:	db10      	blt.n	401ff8 <__aeabi_l2f+0x5c>
  401fd6:	fa01 fc02 	lsl.w	ip, r1, r2
  401fda:	4463      	add	r3, ip
  401fdc:	fa00 fc02 	lsl.w	ip, r0, r2
  401fe0:	f1c2 0220 	rsb	r2, r2, #32
  401fe4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401fe8:	fa20 f202 	lsr.w	r2, r0, r2
  401fec:	eb43 0002 	adc.w	r0, r3, r2
  401ff0:	bf08      	it	eq
  401ff2:	f020 0001 	biceq.w	r0, r0, #1
  401ff6:	4770      	bx	lr
  401ff8:	f102 0220 	add.w	r2, r2, #32
  401ffc:	fa01 fc02 	lsl.w	ip, r1, r2
  402000:	f1c2 0220 	rsb	r2, r2, #32
  402004:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402008:	fa21 f202 	lsr.w	r2, r1, r2
  40200c:	eb43 0002 	adc.w	r0, r3, r2
  402010:	bf08      	it	eq
  402012:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402016:	4770      	bx	lr

00402018 <__aeabi_fmul>:
  402018:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40201c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402020:	bf1e      	ittt	ne
  402022:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402026:	ea92 0f0c 	teqne	r2, ip
  40202a:	ea93 0f0c 	teqne	r3, ip
  40202e:	d06f      	beq.n	402110 <__aeabi_fmul+0xf8>
  402030:	441a      	add	r2, r3
  402032:	ea80 0c01 	eor.w	ip, r0, r1
  402036:	0240      	lsls	r0, r0, #9
  402038:	bf18      	it	ne
  40203a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40203e:	d01e      	beq.n	40207e <__aeabi_fmul+0x66>
  402040:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402044:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402048:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40204c:	fba0 3101 	umull	r3, r1, r0, r1
  402050:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402054:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402058:	bf3e      	ittt	cc
  40205a:	0049      	lslcc	r1, r1, #1
  40205c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402060:	005b      	lslcc	r3, r3, #1
  402062:	ea40 0001 	orr.w	r0, r0, r1
  402066:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40206a:	2afd      	cmp	r2, #253	; 0xfd
  40206c:	d81d      	bhi.n	4020aa <__aeabi_fmul+0x92>
  40206e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402072:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402076:	bf08      	it	eq
  402078:	f020 0001 	biceq.w	r0, r0, #1
  40207c:	4770      	bx	lr
  40207e:	f090 0f00 	teq	r0, #0
  402082:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402086:	bf08      	it	eq
  402088:	0249      	lsleq	r1, r1, #9
  40208a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40208e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402092:	3a7f      	subs	r2, #127	; 0x7f
  402094:	bfc2      	ittt	gt
  402096:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40209a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40209e:	4770      	bxgt	lr
  4020a0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4020a4:	f04f 0300 	mov.w	r3, #0
  4020a8:	3a01      	subs	r2, #1
  4020aa:	dc5d      	bgt.n	402168 <__aeabi_fmul+0x150>
  4020ac:	f112 0f19 	cmn.w	r2, #25
  4020b0:	bfdc      	itt	le
  4020b2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4020b6:	4770      	bxle	lr
  4020b8:	f1c2 0200 	rsb	r2, r2, #0
  4020bc:	0041      	lsls	r1, r0, #1
  4020be:	fa21 f102 	lsr.w	r1, r1, r2
  4020c2:	f1c2 0220 	rsb	r2, r2, #32
  4020c6:	fa00 fc02 	lsl.w	ip, r0, r2
  4020ca:	ea5f 0031 	movs.w	r0, r1, rrx
  4020ce:	f140 0000 	adc.w	r0, r0, #0
  4020d2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4020d6:	bf08      	it	eq
  4020d8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4020dc:	4770      	bx	lr
  4020de:	f092 0f00 	teq	r2, #0
  4020e2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4020e6:	bf02      	ittt	eq
  4020e8:	0040      	lsleq	r0, r0, #1
  4020ea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4020ee:	3a01      	subeq	r2, #1
  4020f0:	d0f9      	beq.n	4020e6 <__aeabi_fmul+0xce>
  4020f2:	ea40 000c 	orr.w	r0, r0, ip
  4020f6:	f093 0f00 	teq	r3, #0
  4020fa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4020fe:	bf02      	ittt	eq
  402100:	0049      	lsleq	r1, r1, #1
  402102:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402106:	3b01      	subeq	r3, #1
  402108:	d0f9      	beq.n	4020fe <__aeabi_fmul+0xe6>
  40210a:	ea41 010c 	orr.w	r1, r1, ip
  40210e:	e78f      	b.n	402030 <__aeabi_fmul+0x18>
  402110:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402114:	ea92 0f0c 	teq	r2, ip
  402118:	bf18      	it	ne
  40211a:	ea93 0f0c 	teqne	r3, ip
  40211e:	d00a      	beq.n	402136 <__aeabi_fmul+0x11e>
  402120:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402124:	bf18      	it	ne
  402126:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40212a:	d1d8      	bne.n	4020de <__aeabi_fmul+0xc6>
  40212c:	ea80 0001 	eor.w	r0, r0, r1
  402130:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402134:	4770      	bx	lr
  402136:	f090 0f00 	teq	r0, #0
  40213a:	bf17      	itett	ne
  40213c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402140:	4608      	moveq	r0, r1
  402142:	f091 0f00 	teqne	r1, #0
  402146:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40214a:	d014      	beq.n	402176 <__aeabi_fmul+0x15e>
  40214c:	ea92 0f0c 	teq	r2, ip
  402150:	d101      	bne.n	402156 <__aeabi_fmul+0x13e>
  402152:	0242      	lsls	r2, r0, #9
  402154:	d10f      	bne.n	402176 <__aeabi_fmul+0x15e>
  402156:	ea93 0f0c 	teq	r3, ip
  40215a:	d103      	bne.n	402164 <__aeabi_fmul+0x14c>
  40215c:	024b      	lsls	r3, r1, #9
  40215e:	bf18      	it	ne
  402160:	4608      	movne	r0, r1
  402162:	d108      	bne.n	402176 <__aeabi_fmul+0x15e>
  402164:	ea80 0001 	eor.w	r0, r0, r1
  402168:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40216c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402170:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402174:	4770      	bx	lr
  402176:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40217a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40217e:	4770      	bx	lr

00402180 <__aeabi_fdiv>:
  402180:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402184:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402188:	bf1e      	ittt	ne
  40218a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40218e:	ea92 0f0c 	teqne	r2, ip
  402192:	ea93 0f0c 	teqne	r3, ip
  402196:	d069      	beq.n	40226c <__aeabi_fdiv+0xec>
  402198:	eba2 0203 	sub.w	r2, r2, r3
  40219c:	ea80 0c01 	eor.w	ip, r0, r1
  4021a0:	0249      	lsls	r1, r1, #9
  4021a2:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4021a6:	d037      	beq.n	402218 <__aeabi_fdiv+0x98>
  4021a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4021ac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4021b0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4021b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4021b8:	428b      	cmp	r3, r1
  4021ba:	bf38      	it	cc
  4021bc:	005b      	lslcc	r3, r3, #1
  4021be:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4021c2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4021c6:	428b      	cmp	r3, r1
  4021c8:	bf24      	itt	cs
  4021ca:	1a5b      	subcs	r3, r3, r1
  4021cc:	ea40 000c 	orrcs.w	r0, r0, ip
  4021d0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4021d4:	bf24      	itt	cs
  4021d6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4021da:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4021de:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4021e2:	bf24      	itt	cs
  4021e4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4021e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4021ec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4021f0:	bf24      	itt	cs
  4021f2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4021f6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4021fa:	011b      	lsls	r3, r3, #4
  4021fc:	bf18      	it	ne
  4021fe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402202:	d1e0      	bne.n	4021c6 <__aeabi_fdiv+0x46>
  402204:	2afd      	cmp	r2, #253	; 0xfd
  402206:	f63f af50 	bhi.w	4020aa <__aeabi_fmul+0x92>
  40220a:	428b      	cmp	r3, r1
  40220c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402210:	bf08      	it	eq
  402212:	f020 0001 	biceq.w	r0, r0, #1
  402216:	4770      	bx	lr
  402218:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40221c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402220:	327f      	adds	r2, #127	; 0x7f
  402222:	bfc2      	ittt	gt
  402224:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402228:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40222c:	4770      	bxgt	lr
  40222e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402232:	f04f 0300 	mov.w	r3, #0
  402236:	3a01      	subs	r2, #1
  402238:	e737      	b.n	4020aa <__aeabi_fmul+0x92>
  40223a:	f092 0f00 	teq	r2, #0
  40223e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402242:	bf02      	ittt	eq
  402244:	0040      	lsleq	r0, r0, #1
  402246:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40224a:	3a01      	subeq	r2, #1
  40224c:	d0f9      	beq.n	402242 <__aeabi_fdiv+0xc2>
  40224e:	ea40 000c 	orr.w	r0, r0, ip
  402252:	f093 0f00 	teq	r3, #0
  402256:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40225a:	bf02      	ittt	eq
  40225c:	0049      	lsleq	r1, r1, #1
  40225e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402262:	3b01      	subeq	r3, #1
  402264:	d0f9      	beq.n	40225a <__aeabi_fdiv+0xda>
  402266:	ea41 010c 	orr.w	r1, r1, ip
  40226a:	e795      	b.n	402198 <__aeabi_fdiv+0x18>
  40226c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402270:	ea92 0f0c 	teq	r2, ip
  402274:	d108      	bne.n	402288 <__aeabi_fdiv+0x108>
  402276:	0242      	lsls	r2, r0, #9
  402278:	f47f af7d 	bne.w	402176 <__aeabi_fmul+0x15e>
  40227c:	ea93 0f0c 	teq	r3, ip
  402280:	f47f af70 	bne.w	402164 <__aeabi_fmul+0x14c>
  402284:	4608      	mov	r0, r1
  402286:	e776      	b.n	402176 <__aeabi_fmul+0x15e>
  402288:	ea93 0f0c 	teq	r3, ip
  40228c:	d104      	bne.n	402298 <__aeabi_fdiv+0x118>
  40228e:	024b      	lsls	r3, r1, #9
  402290:	f43f af4c 	beq.w	40212c <__aeabi_fmul+0x114>
  402294:	4608      	mov	r0, r1
  402296:	e76e      	b.n	402176 <__aeabi_fmul+0x15e>
  402298:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40229c:	bf18      	it	ne
  40229e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4022a2:	d1ca      	bne.n	40223a <__aeabi_fdiv+0xba>
  4022a4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4022a8:	f47f af5c 	bne.w	402164 <__aeabi_fmul+0x14c>
  4022ac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4022b0:	f47f af3c 	bne.w	40212c <__aeabi_fmul+0x114>
  4022b4:	e75f      	b.n	402176 <__aeabi_fmul+0x15e>
  4022b6:	bf00      	nop

004022b8 <__libc_init_array>:
  4022b8:	b570      	push	{r4, r5, r6, lr}
  4022ba:	4b0e      	ldr	r3, [pc, #56]	; (4022f4 <__libc_init_array+0x3c>)
  4022bc:	4d0e      	ldr	r5, [pc, #56]	; (4022f8 <__libc_init_array+0x40>)
  4022be:	2400      	movs	r4, #0
  4022c0:	1aed      	subs	r5, r5, r3
  4022c2:	10ad      	asrs	r5, r5, #2
  4022c4:	461e      	mov	r6, r3
  4022c6:	42ac      	cmp	r4, r5
  4022c8:	d004      	beq.n	4022d4 <__libc_init_array+0x1c>
  4022ca:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  4022ce:	4790      	blx	r2
  4022d0:	3401      	adds	r4, #1
  4022d2:	e7f8      	b.n	4022c6 <__libc_init_array+0xe>
  4022d4:	f005 fcd0 	bl	407c78 <_init>
  4022d8:	4d08      	ldr	r5, [pc, #32]	; (4022fc <__libc_init_array+0x44>)
  4022da:	4b09      	ldr	r3, [pc, #36]	; (402300 <__libc_init_array+0x48>)
  4022dc:	2400      	movs	r4, #0
  4022de:	1aed      	subs	r5, r5, r3
  4022e0:	10ad      	asrs	r5, r5, #2
  4022e2:	461e      	mov	r6, r3
  4022e4:	42ac      	cmp	r4, r5
  4022e6:	d004      	beq.n	4022f2 <__libc_init_array+0x3a>
  4022e8:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  4022ec:	4790      	blx	r2
  4022ee:	3401      	adds	r4, #1
  4022f0:	e7f8      	b.n	4022e4 <__libc_init_array+0x2c>
  4022f2:	bd70      	pop	{r4, r5, r6, pc}
  4022f4:	00407c84 	.word	0x00407c84
  4022f8:	00407c84 	.word	0x00407c84
  4022fc:	00407c8c 	.word	0x00407c8c
  402300:	00407c84 	.word	0x00407c84

00402304 <iprintf>:
  402304:	b40f      	push	{r0, r1, r2, r3}
  402306:	b507      	push	{r0, r1, r2, lr}
  402308:	4906      	ldr	r1, [pc, #24]	; (402324 <iprintf+0x20>)
  40230a:	ab04      	add	r3, sp, #16
  40230c:	6808      	ldr	r0, [r1, #0]
  40230e:	f853 2b04 	ldr.w	r2, [r3], #4
  402312:	6881      	ldr	r1, [r0, #8]
  402314:	9301      	str	r3, [sp, #4]
  402316:	f001 f900 	bl	40351a <_vfiprintf_r>
  40231a:	b003      	add	sp, #12
  40231c:	f85d eb04 	ldr.w	lr, [sp], #4
  402320:	b004      	add	sp, #16
  402322:	4770      	bx	lr
  402324:	200000f0 	.word	0x200000f0

00402328 <_iprintf_r>:
  402328:	b40e      	push	{r1, r2, r3}
  40232a:	b503      	push	{r0, r1, lr}
  40232c:	ab03      	add	r3, sp, #12
  40232e:	f853 2b04 	ldr.w	r2, [r3], #4
  402332:	6881      	ldr	r1, [r0, #8]
  402334:	9301      	str	r3, [sp, #4]
  402336:	f001 f8f0 	bl	40351a <_vfiprintf_r>
  40233a:	b002      	add	sp, #8
  40233c:	f85d eb04 	ldr.w	lr, [sp], #4
  402340:	b003      	add	sp, #12
  402342:	4770      	bx	lr

00402344 <memset>:
  402344:	4402      	add	r2, r0
  402346:	4603      	mov	r3, r0
  402348:	4293      	cmp	r3, r2
  40234a:	d002      	beq.n	402352 <memset+0xe>
  40234c:	f803 1b01 	strb.w	r1, [r3], #1
  402350:	e7fa      	b.n	402348 <memset+0x4>
  402352:	4770      	bx	lr

00402354 <_puts_r>:
  402354:	b530      	push	{r4, r5, lr}
  402356:	4604      	mov	r4, r0
  402358:	b089      	sub	sp, #36	; 0x24
  40235a:	4608      	mov	r0, r1
  40235c:	460d      	mov	r5, r1
  40235e:	f000 f909 	bl	402574 <strlen>
  402362:	4b11      	ldr	r3, [pc, #68]	; (4023a8 <_puts_r+0x54>)
  402364:	9005      	str	r0, [sp, #20]
  402366:	9306      	str	r3, [sp, #24]
  402368:	2301      	movs	r3, #1
  40236a:	4418      	add	r0, r3
  40236c:	9307      	str	r3, [sp, #28]
  40236e:	68a1      	ldr	r1, [r4, #8]
  402370:	ab04      	add	r3, sp, #16
  402372:	9301      	str	r3, [sp, #4]
  402374:	2302      	movs	r3, #2
  402376:	9302      	str	r3, [sp, #8]
  402378:	898b      	ldrh	r3, [r1, #12]
  40237a:	9504      	str	r5, [sp, #16]
  40237c:	049a      	lsls	r2, r3, #18
  40237e:	9003      	str	r0, [sp, #12]
  402380:	d406      	bmi.n	402390 <_puts_r+0x3c>
  402382:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402386:	818b      	strh	r3, [r1, #12]
  402388:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40238a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40238e:	664b      	str	r3, [r1, #100]	; 0x64
  402390:	4620      	mov	r0, r4
  402392:	aa01      	add	r2, sp, #4
  402394:	f002 fee6 	bl	405164 <__sfvwrite_r>
  402398:	2800      	cmp	r0, #0
  40239a:	bf0c      	ite	eq
  40239c:	200a      	moveq	r0, #10
  40239e:	f04f 30ff 	movne.w	r0, #4294967295
  4023a2:	b009      	add	sp, #36	; 0x24
  4023a4:	bd30      	pop	{r4, r5, pc}
  4023a6:	bf00      	nop
  4023a8:	00407aa2 	.word	0x00407aa2

004023ac <puts>:
  4023ac:	4b02      	ldr	r3, [pc, #8]	; (4023b8 <puts+0xc>)
  4023ae:	4601      	mov	r1, r0
  4023b0:	6818      	ldr	r0, [r3, #0]
  4023b2:	f7ff bfcf 	b.w	402354 <_puts_r>
  4023b6:	bf00      	nop
  4023b8:	200000f0 	.word	0x200000f0

004023bc <setbuf>:
  4023bc:	2900      	cmp	r1, #0
  4023be:	bf0c      	ite	eq
  4023c0:	2202      	moveq	r2, #2
  4023c2:	2200      	movne	r2, #0
  4023c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4023c8:	f000 b800 	b.w	4023cc <setvbuf>

004023cc <setvbuf>:
  4023cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4023d0:	461d      	mov	r5, r3
  4023d2:	4b36      	ldr	r3, [pc, #216]	; (4024ac <setvbuf+0xe0>)
  4023d4:	4604      	mov	r4, r0
  4023d6:	681f      	ldr	r7, [r3, #0]
  4023d8:	460e      	mov	r6, r1
  4023da:	4690      	mov	r8, r2
  4023dc:	b127      	cbz	r7, 4023e8 <setvbuf+0x1c>
  4023de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4023e0:	b913      	cbnz	r3, 4023e8 <setvbuf+0x1c>
  4023e2:	4638      	mov	r0, r7
  4023e4:	f002 fc6c 	bl	404cc0 <__sinit>
  4023e8:	f1b8 0f02 	cmp.w	r8, #2
  4023ec:	d859      	bhi.n	4024a2 <setvbuf+0xd6>
  4023ee:	2d00      	cmp	r5, #0
  4023f0:	db57      	blt.n	4024a2 <setvbuf+0xd6>
  4023f2:	4638      	mov	r0, r7
  4023f4:	4621      	mov	r1, r4
  4023f6:	f002 fc1a 	bl	404c2e <_fflush_r>
  4023fa:	2300      	movs	r3, #0
  4023fc:	6063      	str	r3, [r4, #4]
  4023fe:	61a3      	str	r3, [r4, #24]
  402400:	89a3      	ldrh	r3, [r4, #12]
  402402:	061b      	lsls	r3, r3, #24
  402404:	d503      	bpl.n	40240e <setvbuf+0x42>
  402406:	4638      	mov	r0, r7
  402408:	6921      	ldr	r1, [r4, #16]
  40240a:	f002 fdf3 	bl	404ff4 <_free_r>
  40240e:	89a3      	ldrh	r3, [r4, #12]
  402410:	f1b8 0f02 	cmp.w	r8, #2
  402414:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  402418:	81a3      	strh	r3, [r4, #12]
  40241a:	d012      	beq.n	402442 <setvbuf+0x76>
  40241c:	bb36      	cbnz	r6, 40246c <setvbuf+0xa0>
  40241e:	2d00      	cmp	r5, #0
  402420:	bf08      	it	eq
  402422:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  402426:	4628      	mov	r0, r5
  402428:	f003 f8c8 	bl	4055bc <malloc>
  40242c:	4606      	mov	r6, r0
  40242e:	b9c8      	cbnz	r0, 402464 <setvbuf+0x98>
  402430:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402434:	f003 f8c2 	bl	4055bc <malloc>
  402438:	4606      	mov	r6, r0
  40243a:	b988      	cbnz	r0, 402460 <setvbuf+0x94>
  40243c:	f04f 30ff 	mov.w	r0, #4294967295
  402440:	e000      	b.n	402444 <setvbuf+0x78>
  402442:	2000      	movs	r0, #0
  402444:	89a3      	ldrh	r3, [r4, #12]
  402446:	f043 0302 	orr.w	r3, r3, #2
  40244a:	81a3      	strh	r3, [r4, #12]
  40244c:	2300      	movs	r3, #0
  40244e:	60a3      	str	r3, [r4, #8]
  402450:	f104 0343 	add.w	r3, r4, #67	; 0x43
  402454:	6023      	str	r3, [r4, #0]
  402456:	6123      	str	r3, [r4, #16]
  402458:	2301      	movs	r3, #1
  40245a:	6163      	str	r3, [r4, #20]
  40245c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402460:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402464:	89a3      	ldrh	r3, [r4, #12]
  402466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40246a:	81a3      	strh	r3, [r4, #12]
  40246c:	f1b8 0f01 	cmp.w	r8, #1
  402470:	d105      	bne.n	40247e <setvbuf+0xb2>
  402472:	89a3      	ldrh	r3, [r4, #12]
  402474:	f043 0301 	orr.w	r3, r3, #1
  402478:	81a3      	strh	r3, [r4, #12]
  40247a:	426b      	negs	r3, r5
  40247c:	61a3      	str	r3, [r4, #24]
  40247e:	4b0c      	ldr	r3, [pc, #48]	; (4024b0 <setvbuf+0xe4>)
  402480:	63fb      	str	r3, [r7, #60]	; 0x3c
  402482:	89a3      	ldrh	r3, [r4, #12]
  402484:	6026      	str	r6, [r4, #0]
  402486:	f003 0008 	and.w	r0, r3, #8
  40248a:	b280      	uxth	r0, r0
  40248c:	6126      	str	r6, [r4, #16]
  40248e:	6165      	str	r5, [r4, #20]
  402490:	b148      	cbz	r0, 4024a6 <setvbuf+0xda>
  402492:	f013 0f03 	tst.w	r3, #3
  402496:	bf18      	it	ne
  402498:	2500      	movne	r5, #0
  40249a:	60a5      	str	r5, [r4, #8]
  40249c:	2000      	movs	r0, #0
  40249e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024a2:	f04f 30ff 	mov.w	r0, #4294967295
  4024a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024aa:	bf00      	nop
  4024ac:	200000f0 	.word	0x200000f0
  4024b0:	00404c7d 	.word	0x00404c7d

004024b4 <_snprintf_r>:
  4024b4:	b408      	push	{r3}
  4024b6:	b530      	push	{r4, r5, lr}
  4024b8:	1e14      	subs	r4, r2, #0
  4024ba:	b09c      	sub	sp, #112	; 0x70
  4024bc:	4605      	mov	r5, r0
  4024be:	da04      	bge.n	4024ca <_snprintf_r+0x16>
  4024c0:	238b      	movs	r3, #139	; 0x8b
  4024c2:	6003      	str	r3, [r0, #0]
  4024c4:	f04f 30ff 	mov.w	r0, #4294967295
  4024c8:	e01d      	b.n	402506 <_snprintf_r+0x52>
  4024ca:	f44f 7302 	mov.w	r3, #520	; 0x208
  4024ce:	f8ad 3014 	strh.w	r3, [sp, #20]
  4024d2:	bf14      	ite	ne
  4024d4:	f104 33ff 	addne.w	r3, r4, #4294967295
  4024d8:	4623      	moveq	r3, r4
  4024da:	9304      	str	r3, [sp, #16]
  4024dc:	9307      	str	r3, [sp, #28]
  4024de:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4024e2:	9102      	str	r1, [sp, #8]
  4024e4:	9106      	str	r1, [sp, #24]
  4024e6:	f8ad 3016 	strh.w	r3, [sp, #22]
  4024ea:	a902      	add	r1, sp, #8
  4024ec:	ab20      	add	r3, sp, #128	; 0x80
  4024ee:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4024f0:	9301      	str	r3, [sp, #4]
  4024f2:	f000 f847 	bl	402584 <_svfprintf_r>
  4024f6:	1c43      	adds	r3, r0, #1
  4024f8:	bfbc      	itt	lt
  4024fa:	238b      	movlt	r3, #139	; 0x8b
  4024fc:	602b      	strlt	r3, [r5, #0]
  4024fe:	b114      	cbz	r4, 402506 <_snprintf_r+0x52>
  402500:	9b02      	ldr	r3, [sp, #8]
  402502:	2200      	movs	r2, #0
  402504:	701a      	strb	r2, [r3, #0]
  402506:	b01c      	add	sp, #112	; 0x70
  402508:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40250c:	b001      	add	sp, #4
  40250e:	4770      	bx	lr

00402510 <snprintf>:
  402510:	b40c      	push	{r2, r3}
  402512:	b530      	push	{r4, r5, lr}
  402514:	4b16      	ldr	r3, [pc, #88]	; (402570 <snprintf+0x60>)
  402516:	1e0c      	subs	r4, r1, #0
  402518:	b09d      	sub	sp, #116	; 0x74
  40251a:	681d      	ldr	r5, [r3, #0]
  40251c:	da04      	bge.n	402528 <snprintf+0x18>
  40251e:	238b      	movs	r3, #139	; 0x8b
  402520:	602b      	str	r3, [r5, #0]
  402522:	f04f 30ff 	mov.w	r0, #4294967295
  402526:	e01e      	b.n	402566 <snprintf+0x56>
  402528:	f44f 7302 	mov.w	r3, #520	; 0x208
  40252c:	f8ad 3014 	strh.w	r3, [sp, #20]
  402530:	bf14      	ite	ne
  402532:	f104 33ff 	addne.w	r3, r4, #4294967295
  402536:	4623      	moveq	r3, r4
  402538:	9304      	str	r3, [sp, #16]
  40253a:	9307      	str	r3, [sp, #28]
  40253c:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402540:	9002      	str	r0, [sp, #8]
  402542:	9006      	str	r0, [sp, #24]
  402544:	f8ad 3016 	strh.w	r3, [sp, #22]
  402548:	4628      	mov	r0, r5
  40254a:	ab21      	add	r3, sp, #132	; 0x84
  40254c:	a902      	add	r1, sp, #8
  40254e:	9a20      	ldr	r2, [sp, #128]	; 0x80
  402550:	9301      	str	r3, [sp, #4]
  402552:	f000 f817 	bl	402584 <_svfprintf_r>
  402556:	1c43      	adds	r3, r0, #1
  402558:	bfbc      	itt	lt
  40255a:	238b      	movlt	r3, #139	; 0x8b
  40255c:	602b      	strlt	r3, [r5, #0]
  40255e:	b114      	cbz	r4, 402566 <snprintf+0x56>
  402560:	9b02      	ldr	r3, [sp, #8]
  402562:	2200      	movs	r2, #0
  402564:	701a      	strb	r2, [r3, #0]
  402566:	b01d      	add	sp, #116	; 0x74
  402568:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40256c:	b002      	add	sp, #8
  40256e:	4770      	bx	lr
  402570:	200000f0 	.word	0x200000f0

00402574 <strlen>:
  402574:	4603      	mov	r3, r0
  402576:	f813 2b01 	ldrb.w	r2, [r3], #1
  40257a:	2a00      	cmp	r2, #0
  40257c:	d1fb      	bne.n	402576 <strlen+0x2>
  40257e:	1a18      	subs	r0, r3, r0
  402580:	3801      	subs	r0, #1
  402582:	4770      	bx	lr

00402584 <_svfprintf_r>:
  402584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402588:	b0c3      	sub	sp, #268	; 0x10c
  40258a:	468b      	mov	fp, r1
  40258c:	4698      	mov	r8, r3
  40258e:	920b      	str	r2, [sp, #44]	; 0x2c
  402590:	4682      	mov	sl, r0
  402592:	f002 ff9d 	bl	4054d0 <_localeconv_r>
  402596:	6800      	ldr	r0, [r0, #0]
  402598:	9018      	str	r0, [sp, #96]	; 0x60
  40259a:	f7ff ffeb 	bl	402574 <strlen>
  40259e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4025a2:	9010      	str	r0, [sp, #64]	; 0x40
  4025a4:	0619      	lsls	r1, r3, #24
  4025a6:	d515      	bpl.n	4025d4 <_svfprintf_r+0x50>
  4025a8:	f8db 3010 	ldr.w	r3, [fp, #16]
  4025ac:	b993      	cbnz	r3, 4025d4 <_svfprintf_r+0x50>
  4025ae:	4650      	mov	r0, sl
  4025b0:	2140      	movs	r1, #64	; 0x40
  4025b2:	f003 f813 	bl	4055dc <_malloc_r>
  4025b6:	f8cb 0000 	str.w	r0, [fp]
  4025ba:	f8cb 0010 	str.w	r0, [fp, #16]
  4025be:	b930      	cbnz	r0, 4025ce <_svfprintf_r+0x4a>
  4025c0:	230c      	movs	r3, #12
  4025c2:	f8ca 3000 	str.w	r3, [sl]
  4025c6:	f04f 30ff 	mov.w	r0, #4294967295
  4025ca:	f000 bf6e 	b.w	4034aa <_svfprintf_r+0xf26>
  4025ce:	2340      	movs	r3, #64	; 0x40
  4025d0:	f8cb 3014 	str.w	r3, [fp, #20]
  4025d4:	2400      	movs	r4, #0
  4025d6:	2500      	movs	r5, #0
  4025d8:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  4025dc:	2300      	movs	r3, #0
  4025de:	ae32      	add	r6, sp, #200	; 0xc8
  4025e0:	9625      	str	r6, [sp, #148]	; 0x94
  4025e2:	9327      	str	r3, [sp, #156]	; 0x9c
  4025e4:	9326      	str	r3, [sp, #152]	; 0x98
  4025e6:	9309      	str	r3, [sp, #36]	; 0x24
  4025e8:	931b      	str	r3, [sp, #108]	; 0x6c
  4025ea:	931a      	str	r3, [sp, #104]	; 0x68
  4025ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4025ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4025f0:	461c      	mov	r4, r3
  4025f2:	f813 2b01 	ldrb.w	r2, [r3], #1
  4025f6:	b91a      	cbnz	r2, 402600 <_svfprintf_r+0x7c>
  4025f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4025fa:	1a25      	subs	r5, r4, r0
  4025fc:	d103      	bne.n	402606 <_svfprintf_r+0x82>
  4025fe:	e01b      	b.n	402638 <_svfprintf_r+0xb4>
  402600:	2a25      	cmp	r2, #37	; 0x25
  402602:	d1f5      	bne.n	4025f0 <_svfprintf_r+0x6c>
  402604:	e7f8      	b.n	4025f8 <_svfprintf_r+0x74>
  402606:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402608:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40260a:	442b      	add	r3, r5
  40260c:	9327      	str	r3, [sp, #156]	; 0x9c
  40260e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402610:	e886 0022 	stmia.w	r6, {r1, r5}
  402614:	3301      	adds	r3, #1
  402616:	2b07      	cmp	r3, #7
  402618:	9326      	str	r3, [sp, #152]	; 0x98
  40261a:	dc01      	bgt.n	402620 <_svfprintf_r+0x9c>
  40261c:	3608      	adds	r6, #8
  40261e:	e008      	b.n	402632 <_svfprintf_r+0xae>
  402620:	4650      	mov	r0, sl
  402622:	4659      	mov	r1, fp
  402624:	aa25      	add	r2, sp, #148	; 0x94
  402626:	f004 f82b 	bl	406680 <__ssprint_r>
  40262a:	2800      	cmp	r0, #0
  40262c:	f040 8735 	bne.w	40349a <_svfprintf_r+0xf16>
  402630:	ae32      	add	r6, sp, #200	; 0xc8
  402632:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402634:	442a      	add	r2, r5
  402636:	920f      	str	r2, [sp, #60]	; 0x3c
  402638:	7823      	ldrb	r3, [r4, #0]
  40263a:	2b00      	cmp	r3, #0
  40263c:	f000 8726 	beq.w	40348c <_svfprintf_r+0xf08>
  402640:	2300      	movs	r3, #0
  402642:	3401      	adds	r4, #1
  402644:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402648:	f04f 39ff 	mov.w	r9, #4294967295
  40264c:	930e      	str	r3, [sp, #56]	; 0x38
  40264e:	461f      	mov	r7, r3
  402650:	1c65      	adds	r5, r4, #1
  402652:	7824      	ldrb	r4, [r4, #0]
  402654:	950b      	str	r5, [sp, #44]	; 0x2c
  402656:	9408      	str	r4, [sp, #32]
  402658:	9c08      	ldr	r4, [sp, #32]
  40265a:	f1a4 0220 	sub.w	r2, r4, #32
  40265e:	2a58      	cmp	r2, #88	; 0x58
  402660:	f200 8385 	bhi.w	402d6e <_svfprintf_r+0x7ea>
  402664:	e8df f012 	tbh	[pc, r2, lsl #1]
  402668:	0383006d 	.word	0x0383006d
  40266c:	00710383 	.word	0x00710383
  402670:	03830383 	.word	0x03830383
  402674:	03830383 	.word	0x03830383
  402678:	03830383 	.word	0x03830383
  40267c:	0059005b 	.word	0x0059005b
  402680:	00770383 	.word	0x00770383
  402684:	0383007a 	.word	0x0383007a
  402688:	00a2009f 	.word	0x00a2009f
  40268c:	00a200a2 	.word	0x00a200a2
  402690:	00a200a2 	.word	0x00a200a2
  402694:	00a200a2 	.word	0x00a200a2
  402698:	00a200a2 	.word	0x00a200a2
  40269c:	03830383 	.word	0x03830383
  4026a0:	03830383 	.word	0x03830383
  4026a4:	03830383 	.word	0x03830383
  4026a8:	03830383 	.word	0x03830383
  4026ac:	03830383 	.word	0x03830383
  4026b0:	00fe00d3 	.word	0x00fe00d3
  4026b4:	00fe0383 	.word	0x00fe0383
  4026b8:	03830383 	.word	0x03830383
  4026bc:	03830383 	.word	0x03830383
  4026c0:	038300b6 	.word	0x038300b6
  4026c4:	026b0383 	.word	0x026b0383
  4026c8:	03830383 	.word	0x03830383
  4026cc:	03830383 	.word	0x03830383
  4026d0:	02bb0383 	.word	0x02bb0383
  4026d4:	03830383 	.word	0x03830383
  4026d8:	03830068 	.word	0x03830068
  4026dc:	03830383 	.word	0x03830383
  4026e0:	03830383 	.word	0x03830383
  4026e4:	03830383 	.word	0x03830383
  4026e8:	03830383 	.word	0x03830383
  4026ec:	00c90383 	.word	0x00c90383
  4026f0:	00fe0065 	.word	0x00fe0065
  4026f4:	00fe00fe 	.word	0x00fe00fe
  4026f8:	006500b9 	.word	0x006500b9
  4026fc:	03830383 	.word	0x03830383
  402700:	038300bc 	.word	0x038300bc
  402704:	026d024c 	.word	0x026d024c
  402708:	00c6028c 	.word	0x00c6028c
  40270c:	029e0383 	.word	0x029e0383
  402710:	02bd0383 	.word	0x02bd0383
  402714:	03830383 	.word	0x03830383
  402718:	02d8      	.short	0x02d8
  40271a:	232b      	movs	r3, #43	; 0x2b
  40271c:	e007      	b.n	40272e <_svfprintf_r+0x1aa>
  40271e:	f8d8 5000 	ldr.w	r5, [r8]
  402722:	f108 0204 	add.w	r2, r8, #4
  402726:	2d00      	cmp	r5, #0
  402728:	950e      	str	r5, [sp, #56]	; 0x38
  40272a:	db11      	blt.n	402750 <_svfprintf_r+0x1cc>
  40272c:	4690      	mov	r8, r2
  40272e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402730:	e78e      	b.n	402650 <_svfprintf_r+0xcc>
  402732:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402736:	e06e      	b.n	402816 <_svfprintf_r+0x292>
  402738:	4cab      	ldr	r4, [pc, #684]	; (4029e8 <_svfprintf_r+0x464>)
  40273a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40273e:	941b      	str	r4, [sp, #108]	; 0x6c
  402740:	e26e      	b.n	402c20 <_svfprintf_r+0x69c>
  402742:	2b00      	cmp	r3, #0
  402744:	bf08      	it	eq
  402746:	2320      	moveq	r3, #32
  402748:	e7f1      	b.n	40272e <_svfprintf_r+0x1aa>
  40274a:	f047 0701 	orr.w	r7, r7, #1
  40274e:	e7ee      	b.n	40272e <_svfprintf_r+0x1aa>
  402750:	426d      	negs	r5, r5
  402752:	950e      	str	r5, [sp, #56]	; 0x38
  402754:	4690      	mov	r8, r2
  402756:	f047 0704 	orr.w	r7, r7, #4
  40275a:	e7e8      	b.n	40272e <_svfprintf_r+0x1aa>
  40275c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40275e:	7825      	ldrb	r5, [r4, #0]
  402760:	1c62      	adds	r2, r4, #1
  402762:	2d2a      	cmp	r5, #42	; 0x2a
  402764:	9508      	str	r5, [sp, #32]
  402766:	d002      	beq.n	40276e <_svfprintf_r+0x1ea>
  402768:	f04f 0900 	mov.w	r9, #0
  40276c:	e00b      	b.n	402786 <_svfprintf_r+0x202>
  40276e:	f8d8 9000 	ldr.w	r9, [r8]
  402772:	f108 0104 	add.w	r1, r8, #4
  402776:	f1b9 0f00 	cmp.w	r9, #0
  40277a:	4688      	mov	r8, r1
  40277c:	920b      	str	r2, [sp, #44]	; 0x2c
  40277e:	dad6      	bge.n	40272e <_svfprintf_r+0x1aa>
  402780:	f04f 39ff 	mov.w	r9, #4294967295
  402784:	e7d3      	b.n	40272e <_svfprintf_r+0x1aa>
  402786:	9d08      	ldr	r5, [sp, #32]
  402788:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  40278c:	2909      	cmp	r1, #9
  40278e:	d806      	bhi.n	40279e <_svfprintf_r+0x21a>
  402790:	f812 4b01 	ldrb.w	r4, [r2], #1
  402794:	200a      	movs	r0, #10
  402796:	fb00 1909 	mla	r9, r0, r9, r1
  40279a:	9408      	str	r4, [sp, #32]
  40279c:	e7f3      	b.n	402786 <_svfprintf_r+0x202>
  40279e:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  4027a2:	920b      	str	r2, [sp, #44]	; 0x2c
  4027a4:	e758      	b.n	402658 <_svfprintf_r+0xd4>
  4027a6:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  4027aa:	e7c0      	b.n	40272e <_svfprintf_r+0x1aa>
  4027ac:	2400      	movs	r4, #0
  4027ae:	940e      	str	r4, [sp, #56]	; 0x38
  4027b0:	9d08      	ldr	r5, [sp, #32]
  4027b2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4027b4:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  4027b8:	210a      	movs	r1, #10
  4027ba:	fb01 2404 	mla	r4, r1, r4, r2
  4027be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4027c0:	940e      	str	r4, [sp, #56]	; 0x38
  4027c2:	f812 5b01 	ldrb.w	r5, [r2], #1
  4027c6:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  4027ca:	2909      	cmp	r1, #9
  4027cc:	9508      	str	r5, [sp, #32]
  4027ce:	d8e8      	bhi.n	4027a2 <_svfprintf_r+0x21e>
  4027d0:	920b      	str	r2, [sp, #44]	; 0x2c
  4027d2:	e7ed      	b.n	4027b0 <_svfprintf_r+0x22c>
  4027d4:	f047 0708 	orr.w	r7, r7, #8
  4027d8:	e7a9      	b.n	40272e <_svfprintf_r+0x1aa>
  4027da:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  4027de:	e7a6      	b.n	40272e <_svfprintf_r+0x1aa>
  4027e0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4027e2:	7822      	ldrb	r2, [r4, #0]
  4027e4:	2a6c      	cmp	r2, #108	; 0x6c
  4027e6:	d102      	bne.n	4027ee <_svfprintf_r+0x26a>
  4027e8:	3401      	adds	r4, #1
  4027ea:	940b      	str	r4, [sp, #44]	; 0x2c
  4027ec:	e002      	b.n	4027f4 <_svfprintf_r+0x270>
  4027ee:	f047 0710 	orr.w	r7, r7, #16
  4027f2:	e79c      	b.n	40272e <_svfprintf_r+0x1aa>
  4027f4:	f047 0720 	orr.w	r7, r7, #32
  4027f8:	e799      	b.n	40272e <_svfprintf_r+0x1aa>
  4027fa:	f8d8 3000 	ldr.w	r3, [r8]
  4027fe:	2500      	movs	r5, #0
  402800:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  402804:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402808:	f108 0804 	add.w	r8, r8, #4
  40280c:	e2ba      	b.n	402d84 <_svfprintf_r+0x800>
  40280e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402812:	f047 0710 	orr.w	r7, r7, #16
  402816:	06ba      	lsls	r2, r7, #26
  402818:	d508      	bpl.n	40282c <_svfprintf_r+0x2a8>
  40281a:	f108 0807 	add.w	r8, r8, #7
  40281e:	f028 0307 	bic.w	r3, r8, #7
  402822:	f103 0808 	add.w	r8, r3, #8
  402826:	e9d3 4500 	ldrd	r4, r5, [r3]
  40282a:	e00f      	b.n	40284c <_svfprintf_r+0x2c8>
  40282c:	f017 0f10 	tst.w	r7, #16
  402830:	f108 0304 	add.w	r3, r8, #4
  402834:	d002      	beq.n	40283c <_svfprintf_r+0x2b8>
  402836:	f8d8 4000 	ldr.w	r4, [r8]
  40283a:	e005      	b.n	402848 <_svfprintf_r+0x2c4>
  40283c:	f8d8 4000 	ldr.w	r4, [r8]
  402840:	f017 0f40 	tst.w	r7, #64	; 0x40
  402844:	bf18      	it	ne
  402846:	b224      	sxthne	r4, r4
  402848:	17e5      	asrs	r5, r4, #31
  40284a:	4698      	mov	r8, r3
  40284c:	2c00      	cmp	r4, #0
  40284e:	f175 0100 	sbcs.w	r1, r5, #0
  402852:	f280 8210 	bge.w	402c76 <_svfprintf_r+0x6f2>
  402856:	232d      	movs	r3, #45	; 0x2d
  402858:	4264      	negs	r4, r4
  40285a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40285e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402862:	e208      	b.n	402c76 <_svfprintf_r+0x6f2>
  402864:	9c08      	ldr	r4, [sp, #32]
  402866:	f108 0807 	add.w	r8, r8, #7
  40286a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40286e:	970a      	str	r7, [sp, #40]	; 0x28
  402870:	f028 0307 	bic.w	r3, r8, #7
  402874:	9411      	str	r4, [sp, #68]	; 0x44
  402876:	e9d3 4500 	ldrd	r4, r5, [r3]
  40287a:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40287e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402882:	f103 0808 	add.w	r8, r3, #8
  402886:	f003 fe79 	bl	40657c <__fpclassifyd>
  40288a:	2801      	cmp	r0, #1
  40288c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402890:	d114      	bne.n	4028bc <_svfprintf_r+0x338>
  402892:	2200      	movs	r2, #0
  402894:	2300      	movs	r3, #0
  402896:	f004 fd91 	bl	4073bc <__aeabi_dcmplt>
  40289a:	b110      	cbz	r0, 4028a2 <_svfprintf_r+0x31e>
  40289c:	232d      	movs	r3, #45	; 0x2d
  40289e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4028a2:	9d08      	ldr	r5, [sp, #32]
  4028a4:	4b51      	ldr	r3, [pc, #324]	; (4029ec <_svfprintf_r+0x468>)
  4028a6:	4a52      	ldr	r2, [pc, #328]	; (4029f0 <_svfprintf_r+0x46c>)
  4028a8:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4028ac:	2d47      	cmp	r5, #71	; 0x47
  4028ae:	bfd8      	it	le
  4028b0:	461a      	movle	r2, r3
  4028b2:	9207      	str	r2, [sp, #28]
  4028b4:	f04f 0903 	mov.w	r9, #3
  4028b8:	2500      	movs	r5, #0
  4028ba:	e26a      	b.n	402d92 <_svfprintf_r+0x80e>
  4028bc:	f003 fe5e 	bl	40657c <__fpclassifyd>
  4028c0:	b958      	cbnz	r0, 4028da <_svfprintf_r+0x356>
  4028c2:	4b4c      	ldr	r3, [pc, #304]	; (4029f4 <_svfprintf_r+0x470>)
  4028c4:	4a4c      	ldr	r2, [pc, #304]	; (4029f8 <_svfprintf_r+0x474>)
  4028c6:	9c08      	ldr	r4, [sp, #32]
  4028c8:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4028cc:	2c47      	cmp	r4, #71	; 0x47
  4028ce:	bfd8      	it	le
  4028d0:	461a      	movle	r2, r3
  4028d2:	9207      	str	r2, [sp, #28]
  4028d4:	f04f 0903 	mov.w	r9, #3
  4028d8:	e25a      	b.n	402d90 <_svfprintf_r+0x80c>
  4028da:	f1b9 3fff 	cmp.w	r9, #4294967295
  4028de:	d00a      	beq.n	4028f6 <_svfprintf_r+0x372>
  4028e0:	9d08      	ldr	r5, [sp, #32]
  4028e2:	f025 0320 	bic.w	r3, r5, #32
  4028e6:	2b47      	cmp	r3, #71	; 0x47
  4028e8:	d107      	bne.n	4028fa <_svfprintf_r+0x376>
  4028ea:	f1b9 0f00 	cmp.w	r9, #0
  4028ee:	bf08      	it	eq
  4028f0:	f04f 0901 	moveq.w	r9, #1
  4028f4:	e001      	b.n	4028fa <_svfprintf_r+0x376>
  4028f6:	f04f 0906 	mov.w	r9, #6
  4028fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  4028fe:	2b00      	cmp	r3, #0
  402900:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  402904:	da08      	bge.n	402918 <_svfprintf_r+0x394>
  402906:	990d      	ldr	r1, [sp, #52]	; 0x34
  402908:	980c      	ldr	r0, [sp, #48]	; 0x30
  40290a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40290e:	242d      	movs	r4, #45	; 0x2d
  402910:	9012      	str	r0, [sp, #72]	; 0x48
  402912:	9113      	str	r1, [sp, #76]	; 0x4c
  402914:	9419      	str	r4, [sp, #100]	; 0x64
  402916:	e005      	b.n	402924 <_svfprintf_r+0x3a0>
  402918:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  40291c:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  402920:	2500      	movs	r5, #0
  402922:	9519      	str	r5, [sp, #100]	; 0x64
  402924:	9d08      	ldr	r5, [sp, #32]
  402926:	f025 0420 	bic.w	r4, r5, #32
  40292a:	2c46      	cmp	r4, #70	; 0x46
  40292c:	d004      	beq.n	402938 <_svfprintf_r+0x3b4>
  40292e:	2c45      	cmp	r4, #69	; 0x45
  402930:	d105      	bne.n	40293e <_svfprintf_r+0x3ba>
  402932:	f109 0501 	add.w	r5, r9, #1
  402936:	e003      	b.n	402940 <_svfprintf_r+0x3bc>
  402938:	464d      	mov	r5, r9
  40293a:	2303      	movs	r3, #3
  40293c:	e001      	b.n	402942 <_svfprintf_r+0x3be>
  40293e:	464d      	mov	r5, r9
  402940:	2302      	movs	r3, #2
  402942:	e88d 0028 	stmia.w	sp, {r3, r5}
  402946:	ab1f      	add	r3, sp, #124	; 0x7c
  402948:	9302      	str	r3, [sp, #8]
  40294a:	ab20      	add	r3, sp, #128	; 0x80
  40294c:	9303      	str	r3, [sp, #12]
  40294e:	ab23      	add	r3, sp, #140	; 0x8c
  402950:	9304      	str	r3, [sp, #16]
  402952:	4650      	mov	r0, sl
  402954:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  402958:	f001 fb2d 	bl	403fb6 <_dtoa_r>
  40295c:	2c47      	cmp	r4, #71	; 0x47
  40295e:	9007      	str	r0, [sp, #28]
  402960:	d10a      	bne.n	402978 <_svfprintf_r+0x3f4>
  402962:	980a      	ldr	r0, [sp, #40]	; 0x28
  402964:	07c3      	lsls	r3, r0, #31
  402966:	d407      	bmi.n	402978 <_svfprintf_r+0x3f4>
  402968:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40296a:	9d07      	ldr	r5, [sp, #28]
  40296c:	2c47      	cmp	r4, #71	; 0x47
  40296e:	ebc5 0303 	rsb	r3, r5, r3
  402972:	9309      	str	r3, [sp, #36]	; 0x24
  402974:	d142      	bne.n	4029fc <_svfprintf_r+0x478>
  402976:	e02d      	b.n	4029d4 <_svfprintf_r+0x450>
  402978:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40297c:	2c46      	cmp	r4, #70	; 0x46
  40297e:	44ac      	add	ip, r5
  402980:	d113      	bne.n	4029aa <_svfprintf_r+0x426>
  402982:	9807      	ldr	r0, [sp, #28]
  402984:	7803      	ldrb	r3, [r0, #0]
  402986:	2b30      	cmp	r3, #48	; 0x30
  402988:	d10d      	bne.n	4029a6 <_svfprintf_r+0x422>
  40298a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40298e:	2200      	movs	r2, #0
  402990:	2300      	movs	r3, #0
  402992:	f8cd c018 	str.w	ip, [sp, #24]
  402996:	f004 fd07 	bl	4073a8 <__aeabi_dcmpeq>
  40299a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40299e:	b910      	cbnz	r0, 4029a6 <_svfprintf_r+0x422>
  4029a0:	f1c5 0501 	rsb	r5, r5, #1
  4029a4:	951f      	str	r5, [sp, #124]	; 0x7c
  4029a6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4029a8:	449c      	add	ip, r3
  4029aa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4029ae:	2200      	movs	r2, #0
  4029b0:	2300      	movs	r3, #0
  4029b2:	f8cd c018 	str.w	ip, [sp, #24]
  4029b6:	f004 fcf7 	bl	4073a8 <__aeabi_dcmpeq>
  4029ba:	f8dd c018 	ldr.w	ip, [sp, #24]
  4029be:	b108      	cbz	r0, 4029c4 <_svfprintf_r+0x440>
  4029c0:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  4029c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4029c6:	4563      	cmp	r3, ip
  4029c8:	d2ce      	bcs.n	402968 <_svfprintf_r+0x3e4>
  4029ca:	1c5a      	adds	r2, r3, #1
  4029cc:	9223      	str	r2, [sp, #140]	; 0x8c
  4029ce:	2230      	movs	r2, #48	; 0x30
  4029d0:	701a      	strb	r2, [r3, #0]
  4029d2:	e7f7      	b.n	4029c4 <_svfprintf_r+0x440>
  4029d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4029d6:	1cdc      	adds	r4, r3, #3
  4029d8:	db01      	blt.n	4029de <_svfprintf_r+0x45a>
  4029da:	454b      	cmp	r3, r9
  4029dc:	dd6e      	ble.n	402abc <_svfprintf_r+0x538>
  4029de:	9c08      	ldr	r4, [sp, #32]
  4029e0:	3c02      	subs	r4, #2
  4029e2:	9408      	str	r4, [sp, #32]
  4029e4:	e00d      	b.n	402a02 <_svfprintf_r+0x47e>
  4029e6:	bf00      	nop
  4029e8:	00407ad4 	.word	0x00407ad4
  4029ec:	00407ac4 	.word	0x00407ac4
  4029f0:	00407ac8 	.word	0x00407ac8
  4029f4:	00407acc 	.word	0x00407acc
  4029f8:	00407ad0 	.word	0x00407ad0
  4029fc:	9d08      	ldr	r5, [sp, #32]
  4029fe:	2d65      	cmp	r5, #101	; 0x65
  402a00:	dc43      	bgt.n	402a8a <_svfprintf_r+0x506>
  402a02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a04:	9c08      	ldr	r4, [sp, #32]
  402a06:	3b01      	subs	r3, #1
  402a08:	2b00      	cmp	r3, #0
  402a0a:	931f      	str	r3, [sp, #124]	; 0x7c
  402a0c:	bfba      	itte	lt
  402a0e:	425b      	neglt	r3, r3
  402a10:	222d      	movlt	r2, #45	; 0x2d
  402a12:	222b      	movge	r2, #43	; 0x2b
  402a14:	2b09      	cmp	r3, #9
  402a16:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  402a1a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402a1e:	dd1d      	ble.n	402a5c <_svfprintf_r+0x4d8>
  402a20:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  402a24:	200a      	movs	r0, #10
  402a26:	fb93 f1f0 	sdiv	r1, r3, r0
  402a2a:	fb00 3311 	mls	r3, r0, r1, r3
  402a2e:	2909      	cmp	r1, #9
  402a30:	f103 0330 	add.w	r3, r3, #48	; 0x30
  402a34:	4614      	mov	r4, r2
  402a36:	f802 3901 	strb.w	r3, [r2], #-1
  402a3a:	460b      	mov	r3, r1
  402a3c:	dcf2      	bgt.n	402a24 <_svfprintf_r+0x4a0>
  402a3e:	f101 0330 	add.w	r3, r1, #48	; 0x30
  402a42:	f804 3d01 	strb.w	r3, [r4, #-1]!
  402a46:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402a4a:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  402a4e:	4294      	cmp	r4, r2
  402a50:	d20b      	bcs.n	402a6a <_svfprintf_r+0x4e6>
  402a52:	f814 2b01 	ldrb.w	r2, [r4], #1
  402a56:	f803 2b01 	strb.w	r2, [r3], #1
  402a5a:	e7f6      	b.n	402a4a <_svfprintf_r+0x4c6>
  402a5c:	2230      	movs	r2, #48	; 0x30
  402a5e:	4413      	add	r3, r2
  402a60:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402a64:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402a68:	ab22      	add	r3, sp, #136	; 0x88
  402a6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402a6c:	aa21      	add	r2, sp, #132	; 0x84
  402a6e:	1a9a      	subs	r2, r3, r2
  402a70:	4691      	mov	r9, r2
  402a72:	2d01      	cmp	r5, #1
  402a74:	921a      	str	r2, [sp, #104]	; 0x68
  402a76:	44a9      	add	r9, r5
  402a78:	dc03      	bgt.n	402a82 <_svfprintf_r+0x4fe>
  402a7a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402a7c:	f015 0401 	ands.w	r4, r5, #1
  402a80:	d037      	beq.n	402af2 <_svfprintf_r+0x56e>
  402a82:	f109 0901 	add.w	r9, r9, #1
  402a86:	2400      	movs	r4, #0
  402a88:	e033      	b.n	402af2 <_svfprintf_r+0x56e>
  402a8a:	9c08      	ldr	r4, [sp, #32]
  402a8c:	2c66      	cmp	r4, #102	; 0x66
  402a8e:	d115      	bne.n	402abc <_svfprintf_r+0x538>
  402a90:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a92:	2b00      	cmp	r3, #0
  402a94:	dd09      	ble.n	402aaa <_svfprintf_r+0x526>
  402a96:	f1b9 0f00 	cmp.w	r9, #0
  402a9a:	d102      	bne.n	402aa2 <_svfprintf_r+0x51e>
  402a9c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402a9e:	07e8      	lsls	r0, r5, #31
  402aa0:	d523      	bpl.n	402aea <_svfprintf_r+0x566>
  402aa2:	f109 0901 	add.w	r9, r9, #1
  402aa6:	444b      	add	r3, r9
  402aa8:	e01f      	b.n	402aea <_svfprintf_r+0x566>
  402aaa:	f1b9 0f00 	cmp.w	r9, #0
  402aae:	d102      	bne.n	402ab6 <_svfprintf_r+0x532>
  402ab0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402ab2:	07e1      	lsls	r1, r4, #31
  402ab4:	d515      	bpl.n	402ae2 <_svfprintf_r+0x55e>
  402ab6:	f109 0302 	add.w	r3, r9, #2
  402aba:	e016      	b.n	402aea <_svfprintf_r+0x566>
  402abc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402abe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402ac0:	42ab      	cmp	r3, r5
  402ac2:	db04      	blt.n	402ace <_svfprintf_r+0x54a>
  402ac4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402ac6:	07e2      	lsls	r2, r4, #31
  402ac8:	d50d      	bpl.n	402ae6 <_svfprintf_r+0x562>
  402aca:	3301      	adds	r3, #1
  402acc:	e006      	b.n	402adc <_svfprintf_r+0x558>
  402ace:	2b00      	cmp	r3, #0
  402ad0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402ad2:	bfd4      	ite	le
  402ad4:	f1c3 0302 	rsble	r3, r3, #2
  402ad8:	2301      	movgt	r3, #1
  402ada:	4423      	add	r3, r4
  402adc:	2567      	movs	r5, #103	; 0x67
  402ade:	9511      	str	r5, [sp, #68]	; 0x44
  402ae0:	e003      	b.n	402aea <_svfprintf_r+0x566>
  402ae2:	2301      	movs	r3, #1
  402ae4:	e001      	b.n	402aea <_svfprintf_r+0x566>
  402ae6:	2467      	movs	r4, #103	; 0x67
  402ae8:	9411      	str	r4, [sp, #68]	; 0x44
  402aea:	9d11      	ldr	r5, [sp, #68]	; 0x44
  402aec:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  402aee:	9508      	str	r5, [sp, #32]
  402af0:	4699      	mov	r9, r3
  402af2:	9d19      	ldr	r5, [sp, #100]	; 0x64
  402af4:	b115      	cbz	r5, 402afc <_svfprintf_r+0x578>
  402af6:	232d      	movs	r3, #45	; 0x2d
  402af8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402afc:	2500      	movs	r5, #0
  402afe:	e149      	b.n	402d94 <_svfprintf_r+0x810>
  402b00:	f017 0f20 	tst.w	r7, #32
  402b04:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402b08:	f108 0104 	add.w	r1, r8, #4
  402b0c:	d008      	beq.n	402b20 <_svfprintf_r+0x59c>
  402b0e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402b10:	f8d8 0000 	ldr.w	r0, [r8]
  402b14:	17e5      	asrs	r5, r4, #31
  402b16:	4622      	mov	r2, r4
  402b18:	462b      	mov	r3, r5
  402b1a:	e9c0 2300 	strd	r2, r3, [r0]
  402b1e:	e00c      	b.n	402b3a <_svfprintf_r+0x5b6>
  402b20:	06fb      	lsls	r3, r7, #27
  402b22:	d406      	bmi.n	402b32 <_svfprintf_r+0x5ae>
  402b24:	067d      	lsls	r5, r7, #25
  402b26:	d504      	bpl.n	402b32 <_svfprintf_r+0x5ae>
  402b28:	f8d8 3000 	ldr.w	r3, [r8]
  402b2c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402b2e:	801c      	strh	r4, [r3, #0]
  402b30:	e003      	b.n	402b3a <_svfprintf_r+0x5b6>
  402b32:	f8d8 3000 	ldr.w	r3, [r8]
  402b36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b38:	601d      	str	r5, [r3, #0]
  402b3a:	4688      	mov	r8, r1
  402b3c:	e557      	b.n	4025ee <_svfprintf_r+0x6a>
  402b3e:	f047 0710 	orr.w	r7, r7, #16
  402b42:	f017 0320 	ands.w	r3, r7, #32
  402b46:	d009      	beq.n	402b5c <_svfprintf_r+0x5d8>
  402b48:	f108 0807 	add.w	r8, r8, #7
  402b4c:	f028 0307 	bic.w	r3, r8, #7
  402b50:	f103 0808 	add.w	r8, r3, #8
  402b54:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b58:	2300      	movs	r3, #0
  402b5a:	e088      	b.n	402c6e <_svfprintf_r+0x6ea>
  402b5c:	f017 0110 	ands.w	r1, r7, #16
  402b60:	f108 0204 	add.w	r2, r8, #4
  402b64:	d107      	bne.n	402b76 <_svfprintf_r+0x5f2>
  402b66:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  402b6a:	d004      	beq.n	402b76 <_svfprintf_r+0x5f2>
  402b6c:	f8b8 4000 	ldrh.w	r4, [r8]
  402b70:	2500      	movs	r5, #0
  402b72:	4690      	mov	r8, r2
  402b74:	e7f0      	b.n	402b58 <_svfprintf_r+0x5d4>
  402b76:	f8d8 4000 	ldr.w	r4, [r8]
  402b7a:	2500      	movs	r5, #0
  402b7c:	4690      	mov	r8, r2
  402b7e:	e076      	b.n	402c6e <_svfprintf_r+0x6ea>
  402b80:	48a9      	ldr	r0, [pc, #676]	; (402e28 <_svfprintf_r+0x8a4>)
  402b82:	2330      	movs	r3, #48	; 0x30
  402b84:	2278      	movs	r2, #120	; 0x78
  402b86:	f8d8 4000 	ldr.w	r4, [r8]
  402b8a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402b8e:	2500      	movs	r5, #0
  402b90:	f047 0702 	orr.w	r7, r7, #2
  402b94:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402b98:	f108 0804 	add.w	r8, r8, #4
  402b9c:	901b      	str	r0, [sp, #108]	; 0x6c
  402b9e:	2302      	movs	r3, #2
  402ba0:	9208      	str	r2, [sp, #32]
  402ba2:	e064      	b.n	402c6e <_svfprintf_r+0x6ea>
  402ba4:	4643      	mov	r3, r8
  402ba6:	2500      	movs	r5, #0
  402ba8:	681b      	ldr	r3, [r3, #0]
  402baa:	45a9      	cmp	r9, r5
  402bac:	9307      	str	r3, [sp, #28]
  402bae:	f108 0804 	add.w	r8, r8, #4
  402bb2:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402bb6:	db0d      	blt.n	402bd4 <_svfprintf_r+0x650>
  402bb8:	4618      	mov	r0, r3
  402bba:	4629      	mov	r1, r5
  402bbc:	464a      	mov	r2, r9
  402bbe:	f002 ff15 	bl	4059ec <memchr>
  402bc2:	2800      	cmp	r0, #0
  402bc4:	f000 80e4 	beq.w	402d90 <_svfprintf_r+0x80c>
  402bc8:	9c07      	ldr	r4, [sp, #28]
  402bca:	1b00      	subs	r0, r0, r4
  402bcc:	4548      	cmp	r0, r9
  402bce:	bfb8      	it	lt
  402bd0:	4681      	movlt	r9, r0
  402bd2:	e0de      	b.n	402d92 <_svfprintf_r+0x80e>
  402bd4:	9807      	ldr	r0, [sp, #28]
  402bd6:	f7ff fccd 	bl	402574 <strlen>
  402bda:	4681      	mov	r9, r0
  402bdc:	e0d9      	b.n	402d92 <_svfprintf_r+0x80e>
  402bde:	f047 0710 	orr.w	r7, r7, #16
  402be2:	06bc      	lsls	r4, r7, #26
  402be4:	d508      	bpl.n	402bf8 <_svfprintf_r+0x674>
  402be6:	f108 0807 	add.w	r8, r8, #7
  402bea:	f028 0307 	bic.w	r3, r8, #7
  402bee:	f103 0808 	add.w	r8, r3, #8
  402bf2:	e9d3 4500 	ldrd	r4, r5, [r3]
  402bf6:	e00d      	b.n	402c14 <_svfprintf_r+0x690>
  402bf8:	f017 0f10 	tst.w	r7, #16
  402bfc:	f108 0304 	add.w	r3, r8, #4
  402c00:	d104      	bne.n	402c0c <_svfprintf_r+0x688>
  402c02:	0678      	lsls	r0, r7, #25
  402c04:	d502      	bpl.n	402c0c <_svfprintf_r+0x688>
  402c06:	f8b8 4000 	ldrh.w	r4, [r8]
  402c0a:	e001      	b.n	402c10 <_svfprintf_r+0x68c>
  402c0c:	f8d8 4000 	ldr.w	r4, [r8]
  402c10:	2500      	movs	r5, #0
  402c12:	4698      	mov	r8, r3
  402c14:	2301      	movs	r3, #1
  402c16:	e02a      	b.n	402c6e <_svfprintf_r+0x6ea>
  402c18:	4d83      	ldr	r5, [pc, #524]	; (402e28 <_svfprintf_r+0x8a4>)
  402c1a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402c1e:	951b      	str	r5, [sp, #108]	; 0x6c
  402c20:	06b9      	lsls	r1, r7, #26
  402c22:	d508      	bpl.n	402c36 <_svfprintf_r+0x6b2>
  402c24:	f108 0807 	add.w	r8, r8, #7
  402c28:	f028 0307 	bic.w	r3, r8, #7
  402c2c:	f103 0808 	add.w	r8, r3, #8
  402c30:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c34:	e00d      	b.n	402c52 <_svfprintf_r+0x6ce>
  402c36:	f017 0f10 	tst.w	r7, #16
  402c3a:	f108 0304 	add.w	r3, r8, #4
  402c3e:	d104      	bne.n	402c4a <_svfprintf_r+0x6c6>
  402c40:	067a      	lsls	r2, r7, #25
  402c42:	d502      	bpl.n	402c4a <_svfprintf_r+0x6c6>
  402c44:	f8b8 4000 	ldrh.w	r4, [r8]
  402c48:	e001      	b.n	402c4e <_svfprintf_r+0x6ca>
  402c4a:	f8d8 4000 	ldr.w	r4, [r8]
  402c4e:	2500      	movs	r5, #0
  402c50:	4698      	mov	r8, r3
  402c52:	07fb      	lsls	r3, r7, #31
  402c54:	d50a      	bpl.n	402c6c <_svfprintf_r+0x6e8>
  402c56:	ea54 0005 	orrs.w	r0, r4, r5
  402c5a:	d007      	beq.n	402c6c <_svfprintf_r+0x6e8>
  402c5c:	9908      	ldr	r1, [sp, #32]
  402c5e:	2330      	movs	r3, #48	; 0x30
  402c60:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402c64:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  402c68:	f047 0702 	orr.w	r7, r7, #2
  402c6c:	2302      	movs	r3, #2
  402c6e:	2200      	movs	r2, #0
  402c70:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  402c74:	e000      	b.n	402c78 <_svfprintf_r+0x6f4>
  402c76:	2301      	movs	r3, #1
  402c78:	f1b9 0f00 	cmp.w	r9, #0
  402c7c:	bfa8      	it	ge
  402c7e:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  402c82:	ea54 0205 	orrs.w	r2, r4, r5
  402c86:	d102      	bne.n	402c8e <_svfprintf_r+0x70a>
  402c88:	f1b9 0f00 	cmp.w	r9, #0
  402c8c:	d05a      	beq.n	402d44 <_svfprintf_r+0x7c0>
  402c8e:	2b01      	cmp	r3, #1
  402c90:	d01f      	beq.n	402cd2 <_svfprintf_r+0x74e>
  402c92:	2b02      	cmp	r3, #2
  402c94:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  402c98:	d041      	beq.n	402d1e <_svfprintf_r+0x79a>
  402c9a:	08e1      	lsrs	r1, r4, #3
  402c9c:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  402ca0:	08e9      	lsrs	r1, r5, #3
  402ca2:	f004 0207 	and.w	r2, r4, #7
  402ca6:	9014      	str	r0, [sp, #80]	; 0x50
  402ca8:	9115      	str	r1, [sp, #84]	; 0x54
  402caa:	3230      	adds	r2, #48	; 0x30
  402cac:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  402cb0:	ea54 0005 	orrs.w	r0, r4, r5
  402cb4:	9307      	str	r3, [sp, #28]
  402cb6:	701a      	strb	r2, [r3, #0]
  402cb8:	f103 33ff 	add.w	r3, r3, #4294967295
  402cbc:	d1ed      	bne.n	402c9a <_svfprintf_r+0x716>
  402cbe:	07f8      	lsls	r0, r7, #31
  402cc0:	9907      	ldr	r1, [sp, #28]
  402cc2:	d54c      	bpl.n	402d5e <_svfprintf_r+0x7da>
  402cc4:	2a30      	cmp	r2, #48	; 0x30
  402cc6:	d04a      	beq.n	402d5e <_svfprintf_r+0x7da>
  402cc8:	9307      	str	r3, [sp, #28]
  402cca:	2330      	movs	r3, #48	; 0x30
  402ccc:	f801 3c01 	strb.w	r3, [r1, #-1]
  402cd0:	e045      	b.n	402d5e <_svfprintf_r+0x7da>
  402cd2:	2d00      	cmp	r5, #0
  402cd4:	bf08      	it	eq
  402cd6:	2c0a      	cmpeq	r4, #10
  402cd8:	d205      	bcs.n	402ce6 <_svfprintf_r+0x762>
  402cda:	3430      	adds	r4, #48	; 0x30
  402cdc:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  402ce0:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  402ce4:	e03a      	b.n	402d5c <_svfprintf_r+0x7d8>
  402ce6:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  402cea:	900a      	str	r0, [sp, #40]	; 0x28
  402cec:	990a      	ldr	r1, [sp, #40]	; 0x28
  402cee:	4620      	mov	r0, r4
  402cf0:	9107      	str	r1, [sp, #28]
  402cf2:	220a      	movs	r2, #10
  402cf4:	4629      	mov	r1, r5
  402cf6:	2300      	movs	r3, #0
  402cf8:	f004 fbb0 	bl	40745c <__aeabi_uldivmod>
  402cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cfe:	3230      	adds	r2, #48	; 0x30
  402d00:	f803 2901 	strb.w	r2, [r3], #-1
  402d04:	930a      	str	r3, [sp, #40]	; 0x28
  402d06:	4620      	mov	r0, r4
  402d08:	4629      	mov	r1, r5
  402d0a:	220a      	movs	r2, #10
  402d0c:	2300      	movs	r3, #0
  402d0e:	f004 fba5 	bl	40745c <__aeabi_uldivmod>
  402d12:	4604      	mov	r4, r0
  402d14:	460d      	mov	r5, r1
  402d16:	ea54 0005 	orrs.w	r0, r4, r5
  402d1a:	d1e7      	bne.n	402cec <_svfprintf_r+0x768>
  402d1c:	e01f      	b.n	402d5e <_svfprintf_r+0x7da>
  402d1e:	991b      	ldr	r1, [sp, #108]	; 0x6c
  402d20:	f004 020f 	and.w	r2, r4, #15
  402d24:	5c8a      	ldrb	r2, [r1, r2]
  402d26:	9307      	str	r3, [sp, #28]
  402d28:	f803 2901 	strb.w	r2, [r3], #-1
  402d2c:	0922      	lsrs	r2, r4, #4
  402d2e:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  402d32:	0929      	lsrs	r1, r5, #4
  402d34:	9016      	str	r0, [sp, #88]	; 0x58
  402d36:	9117      	str	r1, [sp, #92]	; 0x5c
  402d38:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  402d3c:	ea54 0205 	orrs.w	r2, r4, r5
  402d40:	d1ed      	bne.n	402d1e <_svfprintf_r+0x79a>
  402d42:	e00c      	b.n	402d5e <_svfprintf_r+0x7da>
  402d44:	b933      	cbnz	r3, 402d54 <_svfprintf_r+0x7d0>
  402d46:	07fb      	lsls	r3, r7, #31
  402d48:	d507      	bpl.n	402d5a <_svfprintf_r+0x7d6>
  402d4a:	ac42      	add	r4, sp, #264	; 0x108
  402d4c:	2330      	movs	r3, #48	; 0x30
  402d4e:	f804 3d41 	strb.w	r3, [r4, #-65]!
  402d52:	e003      	b.n	402d5c <_svfprintf_r+0x7d8>
  402d54:	ad32      	add	r5, sp, #200	; 0xc8
  402d56:	9507      	str	r5, [sp, #28]
  402d58:	e001      	b.n	402d5e <_svfprintf_r+0x7da>
  402d5a:	ac32      	add	r4, sp, #200	; 0xc8
  402d5c:	9407      	str	r4, [sp, #28]
  402d5e:	9c07      	ldr	r4, [sp, #28]
  402d60:	464d      	mov	r5, r9
  402d62:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402d66:	ebc4 0909 	rsb	r9, r4, r9
  402d6a:	2400      	movs	r4, #0
  402d6c:	e012      	b.n	402d94 <_svfprintf_r+0x810>
  402d6e:	9d08      	ldr	r5, [sp, #32]
  402d70:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402d74:	2d00      	cmp	r5, #0
  402d76:	f000 8389 	beq.w	40348c <_svfprintf_r+0xf08>
  402d7a:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  402d7e:	2500      	movs	r5, #0
  402d80:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402d84:	a828      	add	r0, sp, #160	; 0xa0
  402d86:	f04f 0901 	mov.w	r9, #1
  402d8a:	462c      	mov	r4, r5
  402d8c:	9007      	str	r0, [sp, #28]
  402d8e:	e001      	b.n	402d94 <_svfprintf_r+0x810>
  402d90:	4605      	mov	r5, r0
  402d92:	462c      	mov	r4, r5
  402d94:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  402d98:	45a9      	cmp	r9, r5
  402d9a:	bfac      	ite	ge
  402d9c:	4649      	movge	r1, r9
  402d9e:	4629      	movlt	r1, r5
  402da0:	910a      	str	r1, [sp, #40]	; 0x28
  402da2:	b10b      	cbz	r3, 402da8 <_svfprintf_r+0x824>
  402da4:	3101      	adds	r1, #1
  402da6:	910a      	str	r1, [sp, #40]	; 0x28
  402da8:	f017 0302 	ands.w	r3, r7, #2
  402dac:	9311      	str	r3, [sp, #68]	; 0x44
  402dae:	d002      	beq.n	402db6 <_svfprintf_r+0x832>
  402db0:	980a      	ldr	r0, [sp, #40]	; 0x28
  402db2:	3002      	adds	r0, #2
  402db4:	900a      	str	r0, [sp, #40]	; 0x28
  402db6:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  402dba:	9319      	str	r3, [sp, #100]	; 0x64
  402dbc:	d141      	bne.n	402e42 <_svfprintf_r+0x8be>
  402dbe:	980e      	ldr	r0, [sp, #56]	; 0x38
  402dc0:	990a      	ldr	r1, [sp, #40]	; 0x28
  402dc2:	ebc1 0c00 	rsb	ip, r1, r0
  402dc6:	f1bc 0f00 	cmp.w	ip, #0
  402dca:	dd3a      	ble.n	402e42 <_svfprintf_r+0x8be>
  402dcc:	4b17      	ldr	r3, [pc, #92]	; (402e2c <_svfprintf_r+0x8a8>)
  402dce:	f1bc 0f10 	cmp.w	ip, #16
  402dd2:	6033      	str	r3, [r6, #0]
  402dd4:	dd1b      	ble.n	402e0e <_svfprintf_r+0x88a>
  402dd6:	2310      	movs	r3, #16
  402dd8:	6073      	str	r3, [r6, #4]
  402dda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ddc:	3310      	adds	r3, #16
  402dde:	9327      	str	r3, [sp, #156]	; 0x9c
  402de0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402de2:	3301      	adds	r3, #1
  402de4:	2b07      	cmp	r3, #7
  402de6:	9326      	str	r3, [sp, #152]	; 0x98
  402de8:	dc01      	bgt.n	402dee <_svfprintf_r+0x86a>
  402dea:	3608      	adds	r6, #8
  402dec:	e00c      	b.n	402e08 <_svfprintf_r+0x884>
  402dee:	4650      	mov	r0, sl
  402df0:	4659      	mov	r1, fp
  402df2:	aa25      	add	r2, sp, #148	; 0x94
  402df4:	f8cd c018 	str.w	ip, [sp, #24]
  402df8:	f003 fc42 	bl	406680 <__ssprint_r>
  402dfc:	f8dd c018 	ldr.w	ip, [sp, #24]
  402e00:	2800      	cmp	r0, #0
  402e02:	f040 834a 	bne.w	40349a <_svfprintf_r+0xf16>
  402e06:	ae32      	add	r6, sp, #200	; 0xc8
  402e08:	f1ac 0c10 	sub.w	ip, ip, #16
  402e0c:	e7de      	b.n	402dcc <_svfprintf_r+0x848>
  402e0e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e10:	f8c6 c004 	str.w	ip, [r6, #4]
  402e14:	4463      	add	r3, ip
  402e16:	9327      	str	r3, [sp, #156]	; 0x9c
  402e18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e1a:	3301      	adds	r3, #1
  402e1c:	2b07      	cmp	r3, #7
  402e1e:	9326      	str	r3, [sp, #152]	; 0x98
  402e20:	dc06      	bgt.n	402e30 <_svfprintf_r+0x8ac>
  402e22:	3608      	adds	r6, #8
  402e24:	e00d      	b.n	402e42 <_svfprintf_r+0x8be>
  402e26:	bf00      	nop
  402e28:	00407ae5 	.word	0x00407ae5
  402e2c:	00407aa4 	.word	0x00407aa4
  402e30:	4650      	mov	r0, sl
  402e32:	4659      	mov	r1, fp
  402e34:	aa25      	add	r2, sp, #148	; 0x94
  402e36:	f003 fc23 	bl	406680 <__ssprint_r>
  402e3a:	2800      	cmp	r0, #0
  402e3c:	f040 832d 	bne.w	40349a <_svfprintf_r+0xf16>
  402e40:	ae32      	add	r6, sp, #200	; 0xc8
  402e42:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  402e46:	b1bb      	cbz	r3, 402e78 <_svfprintf_r+0x8f4>
  402e48:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  402e4c:	6033      	str	r3, [r6, #0]
  402e4e:	2301      	movs	r3, #1
  402e50:	6073      	str	r3, [r6, #4]
  402e52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e54:	3301      	adds	r3, #1
  402e56:	9327      	str	r3, [sp, #156]	; 0x9c
  402e58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e5a:	3301      	adds	r3, #1
  402e5c:	2b07      	cmp	r3, #7
  402e5e:	9326      	str	r3, [sp, #152]	; 0x98
  402e60:	dc01      	bgt.n	402e66 <_svfprintf_r+0x8e2>
  402e62:	3608      	adds	r6, #8
  402e64:	e008      	b.n	402e78 <_svfprintf_r+0x8f4>
  402e66:	4650      	mov	r0, sl
  402e68:	4659      	mov	r1, fp
  402e6a:	aa25      	add	r2, sp, #148	; 0x94
  402e6c:	f003 fc08 	bl	406680 <__ssprint_r>
  402e70:	2800      	cmp	r0, #0
  402e72:	f040 8312 	bne.w	40349a <_svfprintf_r+0xf16>
  402e76:	ae32      	add	r6, sp, #200	; 0xc8
  402e78:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e7a:	b1b3      	cbz	r3, 402eaa <_svfprintf_r+0x926>
  402e7c:	ab1e      	add	r3, sp, #120	; 0x78
  402e7e:	6033      	str	r3, [r6, #0]
  402e80:	2302      	movs	r3, #2
  402e82:	6073      	str	r3, [r6, #4]
  402e84:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e86:	3302      	adds	r3, #2
  402e88:	9327      	str	r3, [sp, #156]	; 0x9c
  402e8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e8c:	3301      	adds	r3, #1
  402e8e:	2b07      	cmp	r3, #7
  402e90:	9326      	str	r3, [sp, #152]	; 0x98
  402e92:	dc01      	bgt.n	402e98 <_svfprintf_r+0x914>
  402e94:	3608      	adds	r6, #8
  402e96:	e008      	b.n	402eaa <_svfprintf_r+0x926>
  402e98:	4650      	mov	r0, sl
  402e9a:	4659      	mov	r1, fp
  402e9c:	aa25      	add	r2, sp, #148	; 0x94
  402e9e:	f003 fbef 	bl	406680 <__ssprint_r>
  402ea2:	2800      	cmp	r0, #0
  402ea4:	f040 82f9 	bne.w	40349a <_svfprintf_r+0xf16>
  402ea8:	ae32      	add	r6, sp, #200	; 0xc8
  402eaa:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402eac:	2b80      	cmp	r3, #128	; 0x80
  402eae:	d13c      	bne.n	402f2a <_svfprintf_r+0x9a6>
  402eb0:	980e      	ldr	r0, [sp, #56]	; 0x38
  402eb2:	990a      	ldr	r1, [sp, #40]	; 0x28
  402eb4:	ebc1 0c00 	rsb	ip, r1, r0
  402eb8:	f1bc 0f00 	cmp.w	ip, #0
  402ebc:	dd35      	ble.n	402f2a <_svfprintf_r+0x9a6>
  402ebe:	4b9c      	ldr	r3, [pc, #624]	; (403130 <_svfprintf_r+0xbac>)
  402ec0:	f1bc 0f10 	cmp.w	ip, #16
  402ec4:	6033      	str	r3, [r6, #0]
  402ec6:	dd1b      	ble.n	402f00 <_svfprintf_r+0x97c>
  402ec8:	2310      	movs	r3, #16
  402eca:	6073      	str	r3, [r6, #4]
  402ecc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ece:	3310      	adds	r3, #16
  402ed0:	9327      	str	r3, [sp, #156]	; 0x9c
  402ed2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ed4:	3301      	adds	r3, #1
  402ed6:	2b07      	cmp	r3, #7
  402ed8:	9326      	str	r3, [sp, #152]	; 0x98
  402eda:	dc01      	bgt.n	402ee0 <_svfprintf_r+0x95c>
  402edc:	3608      	adds	r6, #8
  402ede:	e00c      	b.n	402efa <_svfprintf_r+0x976>
  402ee0:	4650      	mov	r0, sl
  402ee2:	4659      	mov	r1, fp
  402ee4:	aa25      	add	r2, sp, #148	; 0x94
  402ee6:	f8cd c018 	str.w	ip, [sp, #24]
  402eea:	f003 fbc9 	bl	406680 <__ssprint_r>
  402eee:	f8dd c018 	ldr.w	ip, [sp, #24]
  402ef2:	2800      	cmp	r0, #0
  402ef4:	f040 82d1 	bne.w	40349a <_svfprintf_r+0xf16>
  402ef8:	ae32      	add	r6, sp, #200	; 0xc8
  402efa:	f1ac 0c10 	sub.w	ip, ip, #16
  402efe:	e7de      	b.n	402ebe <_svfprintf_r+0x93a>
  402f00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f02:	f8c6 c004 	str.w	ip, [r6, #4]
  402f06:	4463      	add	r3, ip
  402f08:	9327      	str	r3, [sp, #156]	; 0x9c
  402f0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f0c:	3301      	adds	r3, #1
  402f0e:	2b07      	cmp	r3, #7
  402f10:	9326      	str	r3, [sp, #152]	; 0x98
  402f12:	dc01      	bgt.n	402f18 <_svfprintf_r+0x994>
  402f14:	3608      	adds	r6, #8
  402f16:	e008      	b.n	402f2a <_svfprintf_r+0x9a6>
  402f18:	4650      	mov	r0, sl
  402f1a:	4659      	mov	r1, fp
  402f1c:	aa25      	add	r2, sp, #148	; 0x94
  402f1e:	f003 fbaf 	bl	406680 <__ssprint_r>
  402f22:	2800      	cmp	r0, #0
  402f24:	f040 82b9 	bne.w	40349a <_svfprintf_r+0xf16>
  402f28:	ae32      	add	r6, sp, #200	; 0xc8
  402f2a:	ebc9 0505 	rsb	r5, r9, r5
  402f2e:	2d00      	cmp	r5, #0
  402f30:	dd2e      	ble.n	402f90 <_svfprintf_r+0xa0c>
  402f32:	4b7f      	ldr	r3, [pc, #508]	; (403130 <_svfprintf_r+0xbac>)
  402f34:	2d10      	cmp	r5, #16
  402f36:	6033      	str	r3, [r6, #0]
  402f38:	dd16      	ble.n	402f68 <_svfprintf_r+0x9e4>
  402f3a:	2310      	movs	r3, #16
  402f3c:	6073      	str	r3, [r6, #4]
  402f3e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f40:	3310      	adds	r3, #16
  402f42:	9327      	str	r3, [sp, #156]	; 0x9c
  402f44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f46:	3301      	adds	r3, #1
  402f48:	2b07      	cmp	r3, #7
  402f4a:	9326      	str	r3, [sp, #152]	; 0x98
  402f4c:	dc01      	bgt.n	402f52 <_svfprintf_r+0x9ce>
  402f4e:	3608      	adds	r6, #8
  402f50:	e008      	b.n	402f64 <_svfprintf_r+0x9e0>
  402f52:	4650      	mov	r0, sl
  402f54:	4659      	mov	r1, fp
  402f56:	aa25      	add	r2, sp, #148	; 0x94
  402f58:	f003 fb92 	bl	406680 <__ssprint_r>
  402f5c:	2800      	cmp	r0, #0
  402f5e:	f040 829c 	bne.w	40349a <_svfprintf_r+0xf16>
  402f62:	ae32      	add	r6, sp, #200	; 0xc8
  402f64:	3d10      	subs	r5, #16
  402f66:	e7e4      	b.n	402f32 <_svfprintf_r+0x9ae>
  402f68:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f6a:	6075      	str	r5, [r6, #4]
  402f6c:	441d      	add	r5, r3
  402f6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f70:	9527      	str	r5, [sp, #156]	; 0x9c
  402f72:	3301      	adds	r3, #1
  402f74:	2b07      	cmp	r3, #7
  402f76:	9326      	str	r3, [sp, #152]	; 0x98
  402f78:	dc01      	bgt.n	402f7e <_svfprintf_r+0x9fa>
  402f7a:	3608      	adds	r6, #8
  402f7c:	e008      	b.n	402f90 <_svfprintf_r+0xa0c>
  402f7e:	4650      	mov	r0, sl
  402f80:	4659      	mov	r1, fp
  402f82:	aa25      	add	r2, sp, #148	; 0x94
  402f84:	f003 fb7c 	bl	406680 <__ssprint_r>
  402f88:	2800      	cmp	r0, #0
  402f8a:	f040 8286 	bne.w	40349a <_svfprintf_r+0xf16>
  402f8e:	ae32      	add	r6, sp, #200	; 0xc8
  402f90:	05fd      	lsls	r5, r7, #23
  402f92:	d405      	bmi.n	402fa0 <_svfprintf_r+0xa1c>
  402f94:	9c07      	ldr	r4, [sp, #28]
  402f96:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f98:	e886 0210 	stmia.w	r6, {r4, r9}
  402f9c:	444b      	add	r3, r9
  402f9e:	e0da      	b.n	403156 <_svfprintf_r+0xbd2>
  402fa0:	9d08      	ldr	r5, [sp, #32]
  402fa2:	2d65      	cmp	r5, #101	; 0x65
  402fa4:	f340 81a7 	ble.w	4032f6 <_svfprintf_r+0xd72>
  402fa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402fac:	2200      	movs	r2, #0
  402fae:	2300      	movs	r3, #0
  402fb0:	f004 f9fa 	bl	4073a8 <__aeabi_dcmpeq>
  402fb4:	2800      	cmp	r0, #0
  402fb6:	d059      	beq.n	40306c <_svfprintf_r+0xae8>
  402fb8:	4b5e      	ldr	r3, [pc, #376]	; (403134 <_svfprintf_r+0xbb0>)
  402fba:	6033      	str	r3, [r6, #0]
  402fbc:	2301      	movs	r3, #1
  402fbe:	6073      	str	r3, [r6, #4]
  402fc0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402fc2:	3301      	adds	r3, #1
  402fc4:	9327      	str	r3, [sp, #156]	; 0x9c
  402fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fc8:	3301      	adds	r3, #1
  402fca:	2b07      	cmp	r3, #7
  402fcc:	9326      	str	r3, [sp, #152]	; 0x98
  402fce:	dc01      	bgt.n	402fd4 <_svfprintf_r+0xa50>
  402fd0:	3608      	adds	r6, #8
  402fd2:	e008      	b.n	402fe6 <_svfprintf_r+0xa62>
  402fd4:	4650      	mov	r0, sl
  402fd6:	4659      	mov	r1, fp
  402fd8:	aa25      	add	r2, sp, #148	; 0x94
  402fda:	f003 fb51 	bl	406680 <__ssprint_r>
  402fde:	2800      	cmp	r0, #0
  402fe0:	f040 825b 	bne.w	40349a <_svfprintf_r+0xf16>
  402fe4:	ae32      	add	r6, sp, #200	; 0xc8
  402fe6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402fe8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402fea:	42a3      	cmp	r3, r4
  402fec:	db02      	blt.n	402ff4 <_svfprintf_r+0xa70>
  402fee:	07fc      	lsls	r4, r7, #31
  402ff0:	f140 8202 	bpl.w	4033f8 <_svfprintf_r+0xe74>
  402ff4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402ff6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ff8:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402ffa:	4423      	add	r3, r4
  402ffc:	9327      	str	r3, [sp, #156]	; 0x9c
  402ffe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403000:	6035      	str	r5, [r6, #0]
  403002:	3301      	adds	r3, #1
  403004:	2b07      	cmp	r3, #7
  403006:	6074      	str	r4, [r6, #4]
  403008:	9326      	str	r3, [sp, #152]	; 0x98
  40300a:	dc01      	bgt.n	403010 <_svfprintf_r+0xa8c>
  40300c:	3608      	adds	r6, #8
  40300e:	e008      	b.n	403022 <_svfprintf_r+0xa9e>
  403010:	4650      	mov	r0, sl
  403012:	4659      	mov	r1, fp
  403014:	aa25      	add	r2, sp, #148	; 0x94
  403016:	f003 fb33 	bl	406680 <__ssprint_r>
  40301a:	2800      	cmp	r0, #0
  40301c:	f040 823d 	bne.w	40349a <_svfprintf_r+0xf16>
  403020:	ae32      	add	r6, sp, #200	; 0xc8
  403022:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403024:	1e6c      	subs	r4, r5, #1
  403026:	2c00      	cmp	r4, #0
  403028:	f340 81e6 	ble.w	4033f8 <_svfprintf_r+0xe74>
  40302c:	4b40      	ldr	r3, [pc, #256]	; (403130 <_svfprintf_r+0xbac>)
  40302e:	2c10      	cmp	r4, #16
  403030:	6033      	str	r3, [r6, #0]
  403032:	dd16      	ble.n	403062 <_svfprintf_r+0xade>
  403034:	2310      	movs	r3, #16
  403036:	6073      	str	r3, [r6, #4]
  403038:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40303a:	3310      	adds	r3, #16
  40303c:	9327      	str	r3, [sp, #156]	; 0x9c
  40303e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403040:	3301      	adds	r3, #1
  403042:	2b07      	cmp	r3, #7
  403044:	9326      	str	r3, [sp, #152]	; 0x98
  403046:	dc01      	bgt.n	40304c <_svfprintf_r+0xac8>
  403048:	3608      	adds	r6, #8
  40304a:	e008      	b.n	40305e <_svfprintf_r+0xada>
  40304c:	4650      	mov	r0, sl
  40304e:	4659      	mov	r1, fp
  403050:	aa25      	add	r2, sp, #148	; 0x94
  403052:	f003 fb15 	bl	406680 <__ssprint_r>
  403056:	2800      	cmp	r0, #0
  403058:	f040 821f 	bne.w	40349a <_svfprintf_r+0xf16>
  40305c:	ae32      	add	r6, sp, #200	; 0xc8
  40305e:	3c10      	subs	r4, #16
  403060:	e7e4      	b.n	40302c <_svfprintf_r+0xaa8>
  403062:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403064:	6074      	str	r4, [r6, #4]
  403066:	441c      	add	r4, r3
  403068:	9427      	str	r4, [sp, #156]	; 0x9c
  40306a:	e134      	b.n	4032d6 <_svfprintf_r+0xd52>
  40306c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40306e:	2b00      	cmp	r3, #0
  403070:	dc73      	bgt.n	40315a <_svfprintf_r+0xbd6>
  403072:	4b30      	ldr	r3, [pc, #192]	; (403134 <_svfprintf_r+0xbb0>)
  403074:	6033      	str	r3, [r6, #0]
  403076:	2301      	movs	r3, #1
  403078:	6073      	str	r3, [r6, #4]
  40307a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40307c:	3301      	adds	r3, #1
  40307e:	9327      	str	r3, [sp, #156]	; 0x9c
  403080:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403082:	3301      	adds	r3, #1
  403084:	2b07      	cmp	r3, #7
  403086:	9326      	str	r3, [sp, #152]	; 0x98
  403088:	dc01      	bgt.n	40308e <_svfprintf_r+0xb0a>
  40308a:	3608      	adds	r6, #8
  40308c:	e008      	b.n	4030a0 <_svfprintf_r+0xb1c>
  40308e:	4650      	mov	r0, sl
  403090:	4659      	mov	r1, fp
  403092:	aa25      	add	r2, sp, #148	; 0x94
  403094:	f003 faf4 	bl	406680 <__ssprint_r>
  403098:	2800      	cmp	r0, #0
  40309a:	f040 81fe 	bne.w	40349a <_svfprintf_r+0xf16>
  40309e:	ae32      	add	r6, sp, #200	; 0xc8
  4030a0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4030a2:	b923      	cbnz	r3, 4030ae <_svfprintf_r+0xb2a>
  4030a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4030a6:	b914      	cbnz	r4, 4030ae <_svfprintf_r+0xb2a>
  4030a8:	07f8      	lsls	r0, r7, #31
  4030aa:	f140 81a5 	bpl.w	4033f8 <_svfprintf_r+0xe74>
  4030ae:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4030b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4030b2:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4030b4:	4423      	add	r3, r4
  4030b6:	9327      	str	r3, [sp, #156]	; 0x9c
  4030b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030ba:	6035      	str	r5, [r6, #0]
  4030bc:	3301      	adds	r3, #1
  4030be:	2b07      	cmp	r3, #7
  4030c0:	6074      	str	r4, [r6, #4]
  4030c2:	9326      	str	r3, [sp, #152]	; 0x98
  4030c4:	dc01      	bgt.n	4030ca <_svfprintf_r+0xb46>
  4030c6:	3608      	adds	r6, #8
  4030c8:	e008      	b.n	4030dc <_svfprintf_r+0xb58>
  4030ca:	4650      	mov	r0, sl
  4030cc:	4659      	mov	r1, fp
  4030ce:	aa25      	add	r2, sp, #148	; 0x94
  4030d0:	f003 fad6 	bl	406680 <__ssprint_r>
  4030d4:	2800      	cmp	r0, #0
  4030d6:	f040 81e0 	bne.w	40349a <_svfprintf_r+0xf16>
  4030da:	ae32      	add	r6, sp, #200	; 0xc8
  4030dc:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  4030de:	4264      	negs	r4, r4
  4030e0:	2c00      	cmp	r4, #0
  4030e2:	dd32      	ble.n	40314a <_svfprintf_r+0xbc6>
  4030e4:	4b12      	ldr	r3, [pc, #72]	; (403130 <_svfprintf_r+0xbac>)
  4030e6:	2c10      	cmp	r4, #16
  4030e8:	6033      	str	r3, [r6, #0]
  4030ea:	dd16      	ble.n	40311a <_svfprintf_r+0xb96>
  4030ec:	2310      	movs	r3, #16
  4030ee:	6073      	str	r3, [r6, #4]
  4030f0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4030f2:	3310      	adds	r3, #16
  4030f4:	9327      	str	r3, [sp, #156]	; 0x9c
  4030f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030f8:	3301      	adds	r3, #1
  4030fa:	2b07      	cmp	r3, #7
  4030fc:	9326      	str	r3, [sp, #152]	; 0x98
  4030fe:	dc01      	bgt.n	403104 <_svfprintf_r+0xb80>
  403100:	3608      	adds	r6, #8
  403102:	e008      	b.n	403116 <_svfprintf_r+0xb92>
  403104:	4650      	mov	r0, sl
  403106:	4659      	mov	r1, fp
  403108:	aa25      	add	r2, sp, #148	; 0x94
  40310a:	f003 fab9 	bl	406680 <__ssprint_r>
  40310e:	2800      	cmp	r0, #0
  403110:	f040 81c3 	bne.w	40349a <_svfprintf_r+0xf16>
  403114:	ae32      	add	r6, sp, #200	; 0xc8
  403116:	3c10      	subs	r4, #16
  403118:	e7e4      	b.n	4030e4 <_svfprintf_r+0xb60>
  40311a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40311c:	6074      	str	r4, [r6, #4]
  40311e:	441c      	add	r4, r3
  403120:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403122:	9427      	str	r4, [sp, #156]	; 0x9c
  403124:	3301      	adds	r3, #1
  403126:	2b07      	cmp	r3, #7
  403128:	9326      	str	r3, [sp, #152]	; 0x98
  40312a:	dc05      	bgt.n	403138 <_svfprintf_r+0xbb4>
  40312c:	3608      	adds	r6, #8
  40312e:	e00c      	b.n	40314a <_svfprintf_r+0xbc6>
  403130:	00407ab4 	.word	0x00407ab4
  403134:	00407af6 	.word	0x00407af6
  403138:	4650      	mov	r0, sl
  40313a:	4659      	mov	r1, fp
  40313c:	aa25      	add	r2, sp, #148	; 0x94
  40313e:	f003 fa9f 	bl	406680 <__ssprint_r>
  403142:	2800      	cmp	r0, #0
  403144:	f040 81a9 	bne.w	40349a <_svfprintf_r+0xf16>
  403148:	ae32      	add	r6, sp, #200	; 0xc8
  40314a:	9d07      	ldr	r5, [sp, #28]
  40314c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40314e:	6035      	str	r5, [r6, #0]
  403150:	6074      	str	r4, [r6, #4]
  403152:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403154:	4423      	add	r3, r4
  403156:	9327      	str	r3, [sp, #156]	; 0x9c
  403158:	e0bd      	b.n	4032d6 <_svfprintf_r+0xd52>
  40315a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40315c:	9d07      	ldr	r5, [sp, #28]
  40315e:	4681      	mov	r9, r0
  403160:	45a1      	cmp	r9, r4
  403162:	bfa8      	it	ge
  403164:	46a1      	movge	r9, r4
  403166:	f1b9 0f00 	cmp.w	r9, #0
  40316a:	4405      	add	r5, r0
  40316c:	dd15      	ble.n	40319a <_svfprintf_r+0xc16>
  40316e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403170:	9907      	ldr	r1, [sp, #28]
  403172:	444b      	add	r3, r9
  403174:	9327      	str	r3, [sp, #156]	; 0x9c
  403176:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403178:	e886 0202 	stmia.w	r6, {r1, r9}
  40317c:	3301      	adds	r3, #1
  40317e:	2b07      	cmp	r3, #7
  403180:	9326      	str	r3, [sp, #152]	; 0x98
  403182:	dc01      	bgt.n	403188 <_svfprintf_r+0xc04>
  403184:	3608      	adds	r6, #8
  403186:	e008      	b.n	40319a <_svfprintf_r+0xc16>
  403188:	4650      	mov	r0, sl
  40318a:	4659      	mov	r1, fp
  40318c:	aa25      	add	r2, sp, #148	; 0x94
  40318e:	f003 fa77 	bl	406680 <__ssprint_r>
  403192:	2800      	cmp	r0, #0
  403194:	f040 8181 	bne.w	40349a <_svfprintf_r+0xf16>
  403198:	ae32      	add	r6, sp, #200	; 0xc8
  40319a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  40319e:	ebc9 0904 	rsb	r9, r9, r4
  4031a2:	f1b9 0f00 	cmp.w	r9, #0
  4031a6:	dd31      	ble.n	40320c <_svfprintf_r+0xc88>
  4031a8:	4b9a      	ldr	r3, [pc, #616]	; (403414 <_svfprintf_r+0xe90>)
  4031aa:	f1b9 0f10 	cmp.w	r9, #16
  4031ae:	6033      	str	r3, [r6, #0]
  4031b0:	dd17      	ble.n	4031e2 <_svfprintf_r+0xc5e>
  4031b2:	2310      	movs	r3, #16
  4031b4:	6073      	str	r3, [r6, #4]
  4031b6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4031b8:	3310      	adds	r3, #16
  4031ba:	9327      	str	r3, [sp, #156]	; 0x9c
  4031bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031be:	3301      	adds	r3, #1
  4031c0:	2b07      	cmp	r3, #7
  4031c2:	9326      	str	r3, [sp, #152]	; 0x98
  4031c4:	dc01      	bgt.n	4031ca <_svfprintf_r+0xc46>
  4031c6:	3608      	adds	r6, #8
  4031c8:	e008      	b.n	4031dc <_svfprintf_r+0xc58>
  4031ca:	4650      	mov	r0, sl
  4031cc:	4659      	mov	r1, fp
  4031ce:	aa25      	add	r2, sp, #148	; 0x94
  4031d0:	f003 fa56 	bl	406680 <__ssprint_r>
  4031d4:	2800      	cmp	r0, #0
  4031d6:	f040 8160 	bne.w	40349a <_svfprintf_r+0xf16>
  4031da:	ae32      	add	r6, sp, #200	; 0xc8
  4031dc:	f1a9 0910 	sub.w	r9, r9, #16
  4031e0:	e7e2      	b.n	4031a8 <_svfprintf_r+0xc24>
  4031e2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4031e4:	f8c6 9004 	str.w	r9, [r6, #4]
  4031e8:	444b      	add	r3, r9
  4031ea:	9327      	str	r3, [sp, #156]	; 0x9c
  4031ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031ee:	3301      	adds	r3, #1
  4031f0:	2b07      	cmp	r3, #7
  4031f2:	9326      	str	r3, [sp, #152]	; 0x98
  4031f4:	dc01      	bgt.n	4031fa <_svfprintf_r+0xc76>
  4031f6:	3608      	adds	r6, #8
  4031f8:	e008      	b.n	40320c <_svfprintf_r+0xc88>
  4031fa:	4650      	mov	r0, sl
  4031fc:	4659      	mov	r1, fp
  4031fe:	aa25      	add	r2, sp, #148	; 0x94
  403200:	f003 fa3e 	bl	406680 <__ssprint_r>
  403204:	2800      	cmp	r0, #0
  403206:	f040 8148 	bne.w	40349a <_svfprintf_r+0xf16>
  40320a:	ae32      	add	r6, sp, #200	; 0xc8
  40320c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40320e:	9809      	ldr	r0, [sp, #36]	; 0x24
  403210:	9a07      	ldr	r2, [sp, #28]
  403212:	4283      	cmp	r3, r0
  403214:	4414      	add	r4, r2
  403216:	db01      	blt.n	40321c <_svfprintf_r+0xc98>
  403218:	07f9      	lsls	r1, r7, #31
  40321a:	d516      	bpl.n	40324a <_svfprintf_r+0xcc6>
  40321c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40321e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403220:	9918      	ldr	r1, [sp, #96]	; 0x60
  403222:	4413      	add	r3, r2
  403224:	9327      	str	r3, [sp, #156]	; 0x9c
  403226:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403228:	6031      	str	r1, [r6, #0]
  40322a:	3301      	adds	r3, #1
  40322c:	2b07      	cmp	r3, #7
  40322e:	6072      	str	r2, [r6, #4]
  403230:	9326      	str	r3, [sp, #152]	; 0x98
  403232:	dc01      	bgt.n	403238 <_svfprintf_r+0xcb4>
  403234:	3608      	adds	r6, #8
  403236:	e008      	b.n	40324a <_svfprintf_r+0xcc6>
  403238:	4650      	mov	r0, sl
  40323a:	4659      	mov	r1, fp
  40323c:	aa25      	add	r2, sp, #148	; 0x94
  40323e:	f003 fa1f 	bl	406680 <__ssprint_r>
  403242:	2800      	cmp	r0, #0
  403244:	f040 8129 	bne.w	40349a <_svfprintf_r+0xf16>
  403248:	ae32      	add	r6, sp, #200	; 0xc8
  40324a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40324c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40324e:	1b2d      	subs	r5, r5, r4
  403250:	1ac3      	subs	r3, r0, r3
  403252:	429d      	cmp	r5, r3
  403254:	bfa8      	it	ge
  403256:	461d      	movge	r5, r3
  403258:	2d00      	cmp	r5, #0
  40325a:	dd14      	ble.n	403286 <_svfprintf_r+0xd02>
  40325c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40325e:	e886 0030 	stmia.w	r6, {r4, r5}
  403262:	442b      	add	r3, r5
  403264:	9327      	str	r3, [sp, #156]	; 0x9c
  403266:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403268:	3301      	adds	r3, #1
  40326a:	2b07      	cmp	r3, #7
  40326c:	9326      	str	r3, [sp, #152]	; 0x98
  40326e:	dc01      	bgt.n	403274 <_svfprintf_r+0xcf0>
  403270:	3608      	adds	r6, #8
  403272:	e008      	b.n	403286 <_svfprintf_r+0xd02>
  403274:	4650      	mov	r0, sl
  403276:	4659      	mov	r1, fp
  403278:	aa25      	add	r2, sp, #148	; 0x94
  40327a:	f003 fa01 	bl	406680 <__ssprint_r>
  40327e:	2800      	cmp	r0, #0
  403280:	f040 810b 	bne.w	40349a <_svfprintf_r+0xf16>
  403284:	ae32      	add	r6, sp, #200	; 0xc8
  403286:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403288:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40328a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40328e:	1ae3      	subs	r3, r4, r3
  403290:	1b5d      	subs	r5, r3, r5
  403292:	2d00      	cmp	r5, #0
  403294:	f340 80b0 	ble.w	4033f8 <_svfprintf_r+0xe74>
  403298:	4b5e      	ldr	r3, [pc, #376]	; (403414 <_svfprintf_r+0xe90>)
  40329a:	2d10      	cmp	r5, #16
  40329c:	6033      	str	r3, [r6, #0]
  40329e:	dd16      	ble.n	4032ce <_svfprintf_r+0xd4a>
  4032a0:	2310      	movs	r3, #16
  4032a2:	6073      	str	r3, [r6, #4]
  4032a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4032a6:	3310      	adds	r3, #16
  4032a8:	9327      	str	r3, [sp, #156]	; 0x9c
  4032aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032ac:	3301      	adds	r3, #1
  4032ae:	2b07      	cmp	r3, #7
  4032b0:	9326      	str	r3, [sp, #152]	; 0x98
  4032b2:	dc01      	bgt.n	4032b8 <_svfprintf_r+0xd34>
  4032b4:	3608      	adds	r6, #8
  4032b6:	e008      	b.n	4032ca <_svfprintf_r+0xd46>
  4032b8:	4650      	mov	r0, sl
  4032ba:	4659      	mov	r1, fp
  4032bc:	aa25      	add	r2, sp, #148	; 0x94
  4032be:	f003 f9df 	bl	406680 <__ssprint_r>
  4032c2:	2800      	cmp	r0, #0
  4032c4:	f040 80e9 	bne.w	40349a <_svfprintf_r+0xf16>
  4032c8:	ae32      	add	r6, sp, #200	; 0xc8
  4032ca:	3d10      	subs	r5, #16
  4032cc:	e7e4      	b.n	403298 <_svfprintf_r+0xd14>
  4032ce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4032d0:	6075      	str	r5, [r6, #4]
  4032d2:	441d      	add	r5, r3
  4032d4:	9527      	str	r5, [sp, #156]	; 0x9c
  4032d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032d8:	3301      	adds	r3, #1
  4032da:	2b07      	cmp	r3, #7
  4032dc:	9326      	str	r3, [sp, #152]	; 0x98
  4032de:	f340 808a 	ble.w	4033f6 <_svfprintf_r+0xe72>
  4032e2:	4650      	mov	r0, sl
  4032e4:	4659      	mov	r1, fp
  4032e6:	aa25      	add	r2, sp, #148	; 0x94
  4032e8:	f003 f9ca 	bl	406680 <__ssprint_r>
  4032ec:	2800      	cmp	r0, #0
  4032ee:	f040 80d4 	bne.w	40349a <_svfprintf_r+0xf16>
  4032f2:	ae32      	add	r6, sp, #200	; 0xc8
  4032f4:	e080      	b.n	4033f8 <_svfprintf_r+0xe74>
  4032f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4032f8:	2d01      	cmp	r5, #1
  4032fa:	dc01      	bgt.n	403300 <_svfprintf_r+0xd7c>
  4032fc:	07fa      	lsls	r2, r7, #31
  4032fe:	d56d      	bpl.n	4033dc <_svfprintf_r+0xe58>
  403300:	2301      	movs	r3, #1
  403302:	6073      	str	r3, [r6, #4]
  403304:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403306:	9c07      	ldr	r4, [sp, #28]
  403308:	3301      	adds	r3, #1
  40330a:	9327      	str	r3, [sp, #156]	; 0x9c
  40330c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40330e:	6034      	str	r4, [r6, #0]
  403310:	3301      	adds	r3, #1
  403312:	2b07      	cmp	r3, #7
  403314:	9326      	str	r3, [sp, #152]	; 0x98
  403316:	dc01      	bgt.n	40331c <_svfprintf_r+0xd98>
  403318:	3608      	adds	r6, #8
  40331a:	e008      	b.n	40332e <_svfprintf_r+0xdaa>
  40331c:	4650      	mov	r0, sl
  40331e:	4659      	mov	r1, fp
  403320:	aa25      	add	r2, sp, #148	; 0x94
  403322:	f003 f9ad 	bl	406680 <__ssprint_r>
  403326:	2800      	cmp	r0, #0
  403328:	f040 80b7 	bne.w	40349a <_svfprintf_r+0xf16>
  40332c:	ae32      	add	r6, sp, #200	; 0xc8
  40332e:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403330:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403332:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403334:	4423      	add	r3, r4
  403336:	9327      	str	r3, [sp, #156]	; 0x9c
  403338:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40333a:	6035      	str	r5, [r6, #0]
  40333c:	3301      	adds	r3, #1
  40333e:	2b07      	cmp	r3, #7
  403340:	6074      	str	r4, [r6, #4]
  403342:	9326      	str	r3, [sp, #152]	; 0x98
  403344:	dc01      	bgt.n	40334a <_svfprintf_r+0xdc6>
  403346:	3608      	adds	r6, #8
  403348:	e008      	b.n	40335c <_svfprintf_r+0xdd8>
  40334a:	4650      	mov	r0, sl
  40334c:	4659      	mov	r1, fp
  40334e:	aa25      	add	r2, sp, #148	; 0x94
  403350:	f003 f996 	bl	406680 <__ssprint_r>
  403354:	2800      	cmp	r0, #0
  403356:	f040 80a0 	bne.w	40349a <_svfprintf_r+0xf16>
  40335a:	ae32      	add	r6, sp, #200	; 0xc8
  40335c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403360:	2200      	movs	r2, #0
  403362:	2300      	movs	r3, #0
  403364:	f004 f820 	bl	4073a8 <__aeabi_dcmpeq>
  403368:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40336a:	1e6c      	subs	r4, r5, #1
  40336c:	b940      	cbnz	r0, 403380 <_svfprintf_r+0xdfc>
  40336e:	9d07      	ldr	r5, [sp, #28]
  403370:	1c6b      	adds	r3, r5, #1
  403372:	e886 0018 	stmia.w	r6, {r3, r4}
  403376:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403378:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40337a:	3b01      	subs	r3, #1
  40337c:	4423      	add	r3, r4
  40337e:	e033      	b.n	4033e8 <_svfprintf_r+0xe64>
  403380:	2c00      	cmp	r4, #0
  403382:	dd34      	ble.n	4033ee <_svfprintf_r+0xe6a>
  403384:	4b23      	ldr	r3, [pc, #140]	; (403414 <_svfprintf_r+0xe90>)
  403386:	2c10      	cmp	r4, #16
  403388:	6033      	str	r3, [r6, #0]
  40338a:	dd15      	ble.n	4033b8 <_svfprintf_r+0xe34>
  40338c:	2310      	movs	r3, #16
  40338e:	6073      	str	r3, [r6, #4]
  403390:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403392:	3310      	adds	r3, #16
  403394:	9327      	str	r3, [sp, #156]	; 0x9c
  403396:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403398:	3301      	adds	r3, #1
  40339a:	2b07      	cmp	r3, #7
  40339c:	9326      	str	r3, [sp, #152]	; 0x98
  40339e:	dc01      	bgt.n	4033a4 <_svfprintf_r+0xe20>
  4033a0:	3608      	adds	r6, #8
  4033a2:	e007      	b.n	4033b4 <_svfprintf_r+0xe30>
  4033a4:	4650      	mov	r0, sl
  4033a6:	4659      	mov	r1, fp
  4033a8:	aa25      	add	r2, sp, #148	; 0x94
  4033aa:	f003 f969 	bl	406680 <__ssprint_r>
  4033ae:	2800      	cmp	r0, #0
  4033b0:	d173      	bne.n	40349a <_svfprintf_r+0xf16>
  4033b2:	ae32      	add	r6, sp, #200	; 0xc8
  4033b4:	3c10      	subs	r4, #16
  4033b6:	e7e5      	b.n	403384 <_svfprintf_r+0xe00>
  4033b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4033ba:	6074      	str	r4, [r6, #4]
  4033bc:	441c      	add	r4, r3
  4033be:	9427      	str	r4, [sp, #156]	; 0x9c
  4033c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033c2:	3301      	adds	r3, #1
  4033c4:	2b07      	cmp	r3, #7
  4033c6:	9326      	str	r3, [sp, #152]	; 0x98
  4033c8:	dd10      	ble.n	4033ec <_svfprintf_r+0xe68>
  4033ca:	4650      	mov	r0, sl
  4033cc:	4659      	mov	r1, fp
  4033ce:	aa25      	add	r2, sp, #148	; 0x94
  4033d0:	f003 f956 	bl	406680 <__ssprint_r>
  4033d4:	2800      	cmp	r0, #0
  4033d6:	d160      	bne.n	40349a <_svfprintf_r+0xf16>
  4033d8:	ae32      	add	r6, sp, #200	; 0xc8
  4033da:	e008      	b.n	4033ee <_svfprintf_r+0xe6a>
  4033dc:	2301      	movs	r3, #1
  4033de:	9d07      	ldr	r5, [sp, #28]
  4033e0:	6073      	str	r3, [r6, #4]
  4033e2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4033e4:	6035      	str	r5, [r6, #0]
  4033e6:	3301      	adds	r3, #1
  4033e8:	9327      	str	r3, [sp, #156]	; 0x9c
  4033ea:	e7e9      	b.n	4033c0 <_svfprintf_r+0xe3c>
  4033ec:	3608      	adds	r6, #8
  4033ee:	ab21      	add	r3, sp, #132	; 0x84
  4033f0:	6033      	str	r3, [r6, #0]
  4033f2:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  4033f4:	e6ac      	b.n	403150 <_svfprintf_r+0xbcc>
  4033f6:	3608      	adds	r6, #8
  4033f8:	077b      	lsls	r3, r7, #29
  4033fa:	d40d      	bmi.n	403418 <_svfprintf_r+0xe94>
  4033fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4033fe:	980a      	ldr	r0, [sp, #40]	; 0x28
  403400:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403402:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403404:	42a0      	cmp	r0, r4
  403406:	bfac      	ite	ge
  403408:	182d      	addge	r5, r5, r0
  40340a:	192d      	addlt	r5, r5, r4
  40340c:	950f      	str	r5, [sp, #60]	; 0x3c
  40340e:	2b00      	cmp	r3, #0
  403410:	d037      	beq.n	403482 <_svfprintf_r+0xefe>
  403412:	e030      	b.n	403476 <_svfprintf_r+0xef2>
  403414:	00407ab4 	.word	0x00407ab4
  403418:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40341a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40341c:	1a2c      	subs	r4, r5, r0
  40341e:	2c00      	cmp	r4, #0
  403420:	ddec      	ble.n	4033fc <_svfprintf_r+0xe78>
  403422:	4b23      	ldr	r3, [pc, #140]	; (4034b0 <_svfprintf_r+0xf2c>)
  403424:	2c10      	cmp	r4, #16
  403426:	6033      	str	r3, [r6, #0]
  403428:	dd14      	ble.n	403454 <_svfprintf_r+0xed0>
  40342a:	2310      	movs	r3, #16
  40342c:	6073      	str	r3, [r6, #4]
  40342e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403430:	3310      	adds	r3, #16
  403432:	9327      	str	r3, [sp, #156]	; 0x9c
  403434:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403436:	3301      	adds	r3, #1
  403438:	2b07      	cmp	r3, #7
  40343a:	9326      	str	r3, [sp, #152]	; 0x98
  40343c:	dc01      	bgt.n	403442 <_svfprintf_r+0xebe>
  40343e:	3608      	adds	r6, #8
  403440:	e006      	b.n	403450 <_svfprintf_r+0xecc>
  403442:	4650      	mov	r0, sl
  403444:	4659      	mov	r1, fp
  403446:	aa25      	add	r2, sp, #148	; 0x94
  403448:	f003 f91a 	bl	406680 <__ssprint_r>
  40344c:	bb28      	cbnz	r0, 40349a <_svfprintf_r+0xf16>
  40344e:	ae32      	add	r6, sp, #200	; 0xc8
  403450:	3c10      	subs	r4, #16
  403452:	e7e6      	b.n	403422 <_svfprintf_r+0xe9e>
  403454:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403456:	6074      	str	r4, [r6, #4]
  403458:	441c      	add	r4, r3
  40345a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40345c:	9427      	str	r4, [sp, #156]	; 0x9c
  40345e:	3301      	adds	r3, #1
  403460:	2b07      	cmp	r3, #7
  403462:	9326      	str	r3, [sp, #152]	; 0x98
  403464:	ddca      	ble.n	4033fc <_svfprintf_r+0xe78>
  403466:	4650      	mov	r0, sl
  403468:	4659      	mov	r1, fp
  40346a:	aa25      	add	r2, sp, #148	; 0x94
  40346c:	f003 f908 	bl	406680 <__ssprint_r>
  403470:	2800      	cmp	r0, #0
  403472:	d0c3      	beq.n	4033fc <_svfprintf_r+0xe78>
  403474:	e011      	b.n	40349a <_svfprintf_r+0xf16>
  403476:	4650      	mov	r0, sl
  403478:	4659      	mov	r1, fp
  40347a:	aa25      	add	r2, sp, #148	; 0x94
  40347c:	f003 f900 	bl	406680 <__ssprint_r>
  403480:	b958      	cbnz	r0, 40349a <_svfprintf_r+0xf16>
  403482:	2300      	movs	r3, #0
  403484:	9326      	str	r3, [sp, #152]	; 0x98
  403486:	ae32      	add	r6, sp, #200	; 0xc8
  403488:	f7ff b8b1 	b.w	4025ee <_svfprintf_r+0x6a>
  40348c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40348e:	b123      	cbz	r3, 40349a <_svfprintf_r+0xf16>
  403490:	4650      	mov	r0, sl
  403492:	4659      	mov	r1, fp
  403494:	aa25      	add	r2, sp, #148	; 0x94
  403496:	f003 f8f3 	bl	406680 <__ssprint_r>
  40349a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40349e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4034a0:	f013 0f40 	tst.w	r3, #64	; 0x40
  4034a4:	bf18      	it	ne
  4034a6:	f04f 30ff 	movne.w	r0, #4294967295
  4034aa:	b043      	add	sp, #268	; 0x10c
  4034ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034b0:	00407aa4 	.word	0x00407aa4

004034b4 <__sprint_r>:
  4034b4:	6893      	ldr	r3, [r2, #8]
  4034b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4034ba:	4681      	mov	r9, r0
  4034bc:	460f      	mov	r7, r1
  4034be:	4614      	mov	r4, r2
  4034c0:	b91b      	cbnz	r3, 4034ca <__sprint_r+0x16>
  4034c2:	6053      	str	r3, [r2, #4]
  4034c4:	4618      	mov	r0, r3
  4034c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4034ca:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4034cc:	049d      	lsls	r5, r3, #18
  4034ce:	d51d      	bpl.n	40350c <__sprint_r+0x58>
  4034d0:	6815      	ldr	r5, [r2, #0]
  4034d2:	68a3      	ldr	r3, [r4, #8]
  4034d4:	3508      	adds	r5, #8
  4034d6:	b1bb      	cbz	r3, 403508 <__sprint_r+0x54>
  4034d8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4034dc:	f855 ac08 	ldr.w	sl, [r5, #-8]
  4034e0:	ea4f 0893 	mov.w	r8, r3, lsr #2
  4034e4:	2600      	movs	r6, #0
  4034e6:	4546      	cmp	r6, r8
  4034e8:	da09      	bge.n	4034fe <__sprint_r+0x4a>
  4034ea:	4648      	mov	r0, r9
  4034ec:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  4034f0:	463a      	mov	r2, r7
  4034f2:	f001 fcc5 	bl	404e80 <_fputwc_r>
  4034f6:	1c43      	adds	r3, r0, #1
  4034f8:	d00a      	beq.n	403510 <__sprint_r+0x5c>
  4034fa:	3601      	adds	r6, #1
  4034fc:	e7f3      	b.n	4034e6 <__sprint_r+0x32>
  4034fe:	68a3      	ldr	r3, [r4, #8]
  403500:	eba3 0388 	sub.w	r3, r3, r8, lsl #2
  403504:	60a3      	str	r3, [r4, #8]
  403506:	e7e4      	b.n	4034d2 <__sprint_r+0x1e>
  403508:	4618      	mov	r0, r3
  40350a:	e001      	b.n	403510 <__sprint_r+0x5c>
  40350c:	f001 fe2a 	bl	405164 <__sfvwrite_r>
  403510:	2300      	movs	r3, #0
  403512:	60a3      	str	r3, [r4, #8]
  403514:	6063      	str	r3, [r4, #4]
  403516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040351a <_vfiprintf_r>:
  40351a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40351e:	b0ad      	sub	sp, #180	; 0xb4
  403520:	4688      	mov	r8, r1
  403522:	9202      	str	r2, [sp, #8]
  403524:	461c      	mov	r4, r3
  403526:	461e      	mov	r6, r3
  403528:	4683      	mov	fp, r0
  40352a:	b118      	cbz	r0, 403534 <_vfiprintf_r+0x1a>
  40352c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40352e:	b90b      	cbnz	r3, 403534 <_vfiprintf_r+0x1a>
  403530:	f001 fbc6 	bl	404cc0 <__sinit>
  403534:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403538:	0498      	lsls	r0, r3, #18
  40353a:	d409      	bmi.n	403550 <_vfiprintf_r+0x36>
  40353c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403540:	f8a8 300c 	strh.w	r3, [r8, #12]
  403544:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
  403548:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40354c:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
  403550:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403554:	0719      	lsls	r1, r3, #28
  403556:	d509      	bpl.n	40356c <_vfiprintf_r+0x52>
  403558:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40355c:	b133      	cbz	r3, 40356c <_vfiprintf_r+0x52>
  40355e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403562:	f003 031a 	and.w	r3, r3, #26
  403566:	2b0a      	cmp	r3, #10
  403568:	d114      	bne.n	403594 <_vfiprintf_r+0x7a>
  40356a:	e008      	b.n	40357e <_vfiprintf_r+0x64>
  40356c:	4658      	mov	r0, fp
  40356e:	4641      	mov	r1, r8
  403570:	f000 fc26 	bl	403dc0 <__swsetup_r>
  403574:	2800      	cmp	r0, #0
  403576:	d0f2      	beq.n	40355e <_vfiprintf_r+0x44>
  403578:	f04f 30ff 	mov.w	r0, #4294967295
  40357c:	e3d9      	b.n	403d32 <_vfiprintf_r+0x818>
  40357e:	f9b8 300e 	ldrsh.w	r3, [r8, #14]
  403582:	2b00      	cmp	r3, #0
  403584:	db06      	blt.n	403594 <_vfiprintf_r+0x7a>
  403586:	4658      	mov	r0, fp
  403588:	4641      	mov	r1, r8
  40358a:	9a02      	ldr	r2, [sp, #8]
  40358c:	4623      	mov	r3, r4
  40358e:	f000 fbe1 	bl	403d54 <__sbprintf>
  403592:	e3ce      	b.n	403d32 <_vfiprintf_r+0x818>
  403594:	2300      	movs	r3, #0
  403596:	aa1c      	add	r2, sp, #112	; 0x70
  403598:	920f      	str	r2, [sp, #60]	; 0x3c
  40359a:	9311      	str	r3, [sp, #68]	; 0x44
  40359c:	9310      	str	r3, [sp, #64]	; 0x40
  40359e:	4694      	mov	ip, r2
  4035a0:	930a      	str	r3, [sp, #40]	; 0x28
  4035a2:	9305      	str	r3, [sp, #20]
  4035a4:	9b02      	ldr	r3, [sp, #8]
  4035a6:	461c      	mov	r4, r3
  4035a8:	f813 2b01 	ldrb.w	r2, [r3], #1
  4035ac:	b91a      	cbnz	r2, 4035b6 <_vfiprintf_r+0x9c>
  4035ae:	9802      	ldr	r0, [sp, #8]
  4035b0:	1a25      	subs	r5, r4, r0
  4035b2:	d103      	bne.n	4035bc <_vfiprintf_r+0xa2>
  4035b4:	e01d      	b.n	4035f2 <_vfiprintf_r+0xd8>
  4035b6:	2a25      	cmp	r2, #37	; 0x25
  4035b8:	d1f5      	bne.n	4035a6 <_vfiprintf_r+0x8c>
  4035ba:	e7f8      	b.n	4035ae <_vfiprintf_r+0x94>
  4035bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035be:	9902      	ldr	r1, [sp, #8]
  4035c0:	442b      	add	r3, r5
  4035c2:	9311      	str	r3, [sp, #68]	; 0x44
  4035c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4035c6:	e88c 0022 	stmia.w	ip, {r1, r5}
  4035ca:	3301      	adds	r3, #1
  4035cc:	2b07      	cmp	r3, #7
  4035ce:	9310      	str	r3, [sp, #64]	; 0x40
  4035d0:	dc02      	bgt.n	4035d8 <_vfiprintf_r+0xbe>
  4035d2:	f10c 0c08 	add.w	ip, ip, #8
  4035d6:	e009      	b.n	4035ec <_vfiprintf_r+0xd2>
  4035d8:	4658      	mov	r0, fp
  4035da:	4641      	mov	r1, r8
  4035dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4035de:	f7ff ff69 	bl	4034b4 <__sprint_r>
  4035e2:	2800      	cmp	r0, #0
  4035e4:	f040 839f 	bne.w	403d26 <_vfiprintf_r+0x80c>
  4035e8:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4035ec:	9a05      	ldr	r2, [sp, #20]
  4035ee:	442a      	add	r2, r5
  4035f0:	9205      	str	r2, [sp, #20]
  4035f2:	7823      	ldrb	r3, [r4, #0]
  4035f4:	2b00      	cmp	r3, #0
  4035f6:	f000 838f 	beq.w	403d18 <_vfiprintf_r+0x7fe>
  4035fa:	2200      	movs	r2, #0
  4035fc:	3401      	adds	r4, #1
  4035fe:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403602:	f04f 3aff 	mov.w	sl, #4294967295
  403606:	9204      	str	r2, [sp, #16]
  403608:	4617      	mov	r7, r2
  40360a:	1c65      	adds	r5, r4, #1
  40360c:	7823      	ldrb	r3, [r4, #0]
  40360e:	9502      	str	r5, [sp, #8]
  403610:	2b58      	cmp	r3, #88	; 0x58
  403612:	d064      	beq.n	4036de <_vfiprintf_r+0x1c4>
  403614:	dc2d      	bgt.n	403672 <_vfiprintf_r+0x158>
  403616:	2b2e      	cmp	r3, #46	; 0x2e
  403618:	d076      	beq.n	403708 <_vfiprintf_r+0x1ee>
  40361a:	dc12      	bgt.n	403642 <_vfiprintf_r+0x128>
  40361c:	2b2a      	cmp	r3, #42	; 0x2a
  40361e:	d066      	beq.n	4036ee <_vfiprintf_r+0x1d4>
  403620:	dc08      	bgt.n	403634 <_vfiprintf_r+0x11a>
  403622:	2b20      	cmp	r3, #32
  403624:	d05f      	beq.n	4036e6 <_vfiprintf_r+0x1cc>
  403626:	2b23      	cmp	r3, #35	; 0x23
  403628:	f040 8200 	bne.w	403a2c <_vfiprintf_r+0x512>
  40362c:	f047 0701 	orr.w	r7, r7, #1
  403630:	9c02      	ldr	r4, [sp, #8]
  403632:	e7ea      	b.n	40360a <_vfiprintf_r+0xf0>
  403634:	2b2b      	cmp	r3, #43	; 0x2b
  403636:	d101      	bne.n	40363c <_vfiprintf_r+0x122>
  403638:	461a      	mov	r2, r3
  40363a:	e7f9      	b.n	403630 <_vfiprintf_r+0x116>
  40363c:	2b2d      	cmp	r3, #45	; 0x2d
  40363e:	d060      	beq.n	403702 <_vfiprintf_r+0x1e8>
  403640:	e1f4      	b.n	403a2c <_vfiprintf_r+0x512>
  403642:	2b39      	cmp	r3, #57	; 0x39
  403644:	dc07      	bgt.n	403656 <_vfiprintf_r+0x13c>
  403646:	2b31      	cmp	r3, #49	; 0x31
  403648:	da7f      	bge.n	40374a <_vfiprintf_r+0x230>
  40364a:	2b30      	cmp	r3, #48	; 0x30
  40364c:	f040 81ee 	bne.w	403a2c <_vfiprintf_r+0x512>
  403650:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  403654:	e7ec      	b.n	403630 <_vfiprintf_r+0x116>
  403656:	2b4f      	cmp	r3, #79	; 0x4f
  403658:	f000 80e0 	beq.w	40381c <_vfiprintf_r+0x302>
  40365c:	2b55      	cmp	r3, #85	; 0x55
  40365e:	f000 8120 	beq.w	4038a2 <_vfiprintf_r+0x388>
  403662:	2b44      	cmp	r3, #68	; 0x44
  403664:	f040 81e2 	bne.w	403a2c <_vfiprintf_r+0x512>
  403668:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40366c:	f047 0710 	orr.w	r7, r7, #16
  403670:	e094      	b.n	40379c <_vfiprintf_r+0x282>
  403672:	2b6e      	cmp	r3, #110	; 0x6e
  403674:	f000 80b6 	beq.w	4037e4 <_vfiprintf_r+0x2ca>
  403678:	dc0d      	bgt.n	403696 <_vfiprintf_r+0x17c>
  40367a:	2b68      	cmp	r3, #104	; 0x68
  40367c:	d076      	beq.n	40376c <_vfiprintf_r+0x252>
  40367e:	dc05      	bgt.n	40368c <_vfiprintf_r+0x172>
  403680:	2b63      	cmp	r3, #99	; 0x63
  403682:	f000 8083 	beq.w	40378c <_vfiprintf_r+0x272>
  403686:	2b64      	cmp	r3, #100	; 0x64
  403688:	d026      	beq.n	4036d8 <_vfiprintf_r+0x1be>
  40368a:	e1cf      	b.n	403a2c <_vfiprintf_r+0x512>
  40368c:	2b69      	cmp	r3, #105	; 0x69
  40368e:	d023      	beq.n	4036d8 <_vfiprintf_r+0x1be>
  403690:	2b6c      	cmp	r3, #108	; 0x6c
  403692:	d06e      	beq.n	403772 <_vfiprintf_r+0x258>
  403694:	e1ca      	b.n	403a2c <_vfiprintf_r+0x512>
  403696:	2b71      	cmp	r3, #113	; 0x71
  403698:	d075      	beq.n	403786 <_vfiprintf_r+0x26c>
  40369a:	dc13      	bgt.n	4036c4 <_vfiprintf_r+0x1aa>
  40369c:	2b6f      	cmp	r3, #111	; 0x6f
  40369e:	f000 80bf 	beq.w	403820 <_vfiprintf_r+0x306>
  4036a2:	2b70      	cmp	r3, #112	; 0x70
  4036a4:	f040 81c2 	bne.w	403a2c <_vfiprintf_r+0x512>
  4036a8:	2330      	movs	r3, #48	; 0x30
  4036aa:	48a0      	ldr	r0, [pc, #640]	; (40392c <_vfiprintf_r+0x412>)
  4036ac:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  4036b0:	2378      	movs	r3, #120	; 0x78
  4036b2:	6834      	ldr	r4, [r6, #0]
  4036b4:	2500      	movs	r5, #0
  4036b6:	f047 0702 	orr.w	r7, r7, #2
  4036ba:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4036be:	3604      	adds	r6, #4
  4036c0:	900a      	str	r0, [sp, #40]	; 0x28
  4036c2:	e12e      	b.n	403922 <_vfiprintf_r+0x408>
  4036c4:	2b75      	cmp	r3, #117	; 0x75
  4036c6:	f000 80ee 	beq.w	4038a6 <_vfiprintf_r+0x38c>
  4036ca:	2b78      	cmp	r3, #120	; 0x78
  4036cc:	f000 8103 	beq.w	4038d6 <_vfiprintf_r+0x3bc>
  4036d0:	2b73      	cmp	r3, #115	; 0x73
  4036d2:	f040 81ab 	bne.w	403a2c <_vfiprintf_r+0x512>
  4036d6:	e0bf      	b.n	403858 <_vfiprintf_r+0x33e>
  4036d8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4036dc:	e05e      	b.n	40379c <_vfiprintf_r+0x282>
  4036de:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4036e2:	4c93      	ldr	r4, [pc, #588]	; (403930 <_vfiprintf_r+0x416>)
  4036e4:	e0fa      	b.n	4038dc <_vfiprintf_r+0x3c2>
  4036e6:	2a00      	cmp	r2, #0
  4036e8:	bf08      	it	eq
  4036ea:	2220      	moveq	r2, #32
  4036ec:	e7a0      	b.n	403630 <_vfiprintf_r+0x116>
  4036ee:	1d33      	adds	r3, r6, #4
  4036f0:	6836      	ldr	r6, [r6, #0]
  4036f2:	2e00      	cmp	r6, #0
  4036f4:	9604      	str	r6, [sp, #16]
  4036f6:	db01      	blt.n	4036fc <_vfiprintf_r+0x1e2>
  4036f8:	461e      	mov	r6, r3
  4036fa:	e799      	b.n	403630 <_vfiprintf_r+0x116>
  4036fc:	4275      	negs	r5, r6
  4036fe:	9504      	str	r5, [sp, #16]
  403700:	461e      	mov	r6, r3
  403702:	f047 0704 	orr.w	r7, r7, #4
  403706:	e793      	b.n	403630 <_vfiprintf_r+0x116>
  403708:	9c02      	ldr	r4, [sp, #8]
  40370a:	7823      	ldrb	r3, [r4, #0]
  40370c:	1c61      	adds	r1, r4, #1
  40370e:	2b2a      	cmp	r3, #42	; 0x2a
  403710:	d002      	beq.n	403718 <_vfiprintf_r+0x1fe>
  403712:	f04f 0a00 	mov.w	sl, #0
  403716:	e00a      	b.n	40372e <_vfiprintf_r+0x214>
  403718:	f8d6 a000 	ldr.w	sl, [r6]
  40371c:	1d33      	adds	r3, r6, #4
  40371e:	f1ba 0f00 	cmp.w	sl, #0
  403722:	461e      	mov	r6, r3
  403724:	9102      	str	r1, [sp, #8]
  403726:	da83      	bge.n	403630 <_vfiprintf_r+0x116>
  403728:	f04f 3aff 	mov.w	sl, #4294967295
  40372c:	e780      	b.n	403630 <_vfiprintf_r+0x116>
  40372e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403732:	2809      	cmp	r0, #9
  403734:	d805      	bhi.n	403742 <_vfiprintf_r+0x228>
  403736:	230a      	movs	r3, #10
  403738:	fb03 0a0a 	mla	sl, r3, sl, r0
  40373c:	f811 3b01 	ldrb.w	r3, [r1], #1
  403740:	e7f5      	b.n	40372e <_vfiprintf_r+0x214>
  403742:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  403746:	9102      	str	r1, [sp, #8]
  403748:	e762      	b.n	403610 <_vfiprintf_r+0xf6>
  40374a:	2500      	movs	r5, #0
  40374c:	9504      	str	r5, [sp, #16]
  40374e:	9c04      	ldr	r4, [sp, #16]
  403750:	3b30      	subs	r3, #48	; 0x30
  403752:	210a      	movs	r1, #10
  403754:	fb01 3404 	mla	r4, r1, r4, r3
  403758:	9902      	ldr	r1, [sp, #8]
  40375a:	9404      	str	r4, [sp, #16]
  40375c:	f811 3b01 	ldrb.w	r3, [r1], #1
  403760:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403764:	2809      	cmp	r0, #9
  403766:	d8ee      	bhi.n	403746 <_vfiprintf_r+0x22c>
  403768:	9102      	str	r1, [sp, #8]
  40376a:	e7f0      	b.n	40374e <_vfiprintf_r+0x234>
  40376c:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  403770:	e75e      	b.n	403630 <_vfiprintf_r+0x116>
  403772:	9d02      	ldr	r5, [sp, #8]
  403774:	782b      	ldrb	r3, [r5, #0]
  403776:	2b6c      	cmp	r3, #108	; 0x6c
  403778:	d102      	bne.n	403780 <_vfiprintf_r+0x266>
  40377a:	3501      	adds	r5, #1
  40377c:	9502      	str	r5, [sp, #8]
  40377e:	e002      	b.n	403786 <_vfiprintf_r+0x26c>
  403780:	f047 0710 	orr.w	r7, r7, #16
  403784:	e754      	b.n	403630 <_vfiprintf_r+0x116>
  403786:	f047 0720 	orr.w	r7, r7, #32
  40378a:	e751      	b.n	403630 <_vfiprintf_r+0x116>
  40378c:	6833      	ldr	r3, [r6, #0]
  40378e:	2500      	movs	r5, #0
  403790:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  403794:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403798:	3604      	adds	r6, #4
  40379a:	e151      	b.n	403a40 <_vfiprintf_r+0x526>
  40379c:	06ba      	lsls	r2, r7, #26
  40379e:	d507      	bpl.n	4037b0 <_vfiprintf_r+0x296>
  4037a0:	3607      	adds	r6, #7
  4037a2:	f026 0307 	bic.w	r3, r6, #7
  4037a6:	f103 0608 	add.w	r6, r3, #8
  4037aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4037ae:	e00d      	b.n	4037cc <_vfiprintf_r+0x2b2>
  4037b0:	f017 0f10 	tst.w	r7, #16
  4037b4:	f106 0304 	add.w	r3, r6, #4
  4037b8:	d001      	beq.n	4037be <_vfiprintf_r+0x2a4>
  4037ba:	6834      	ldr	r4, [r6, #0]
  4037bc:	e004      	b.n	4037c8 <_vfiprintf_r+0x2ae>
  4037be:	6834      	ldr	r4, [r6, #0]
  4037c0:	f017 0f40 	tst.w	r7, #64	; 0x40
  4037c4:	bf18      	it	ne
  4037c6:	b224      	sxthne	r4, r4
  4037c8:	17e5      	asrs	r5, r4, #31
  4037ca:	461e      	mov	r6, r3
  4037cc:	2c00      	cmp	r4, #0
  4037ce:	f175 0000 	sbcs.w	r0, r5, #0
  4037d2:	f280 80af 	bge.w	403934 <_vfiprintf_r+0x41a>
  4037d6:	232d      	movs	r3, #45	; 0x2d
  4037d8:	4264      	negs	r4, r4
  4037da:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4037de:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4037e2:	e0a7      	b.n	403934 <_vfiprintf_r+0x41a>
  4037e4:	f017 0f20 	tst.w	r7, #32
  4037e8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4037ec:	f106 0104 	add.w	r1, r6, #4
  4037f0:	d007      	beq.n	403802 <_vfiprintf_r+0x2e8>
  4037f2:	9c05      	ldr	r4, [sp, #20]
  4037f4:	6830      	ldr	r0, [r6, #0]
  4037f6:	17e5      	asrs	r5, r4, #31
  4037f8:	4622      	mov	r2, r4
  4037fa:	462b      	mov	r3, r5
  4037fc:	e9c0 2300 	strd	r2, r3, [r0]
  403800:	e00a      	b.n	403818 <_vfiprintf_r+0x2fe>
  403802:	06fb      	lsls	r3, r7, #27
  403804:	d405      	bmi.n	403812 <_vfiprintf_r+0x2f8>
  403806:	067f      	lsls	r7, r7, #25
  403808:	d503      	bpl.n	403812 <_vfiprintf_r+0x2f8>
  40380a:	6833      	ldr	r3, [r6, #0]
  40380c:	9c05      	ldr	r4, [sp, #20]
  40380e:	801c      	strh	r4, [r3, #0]
  403810:	e002      	b.n	403818 <_vfiprintf_r+0x2fe>
  403812:	6833      	ldr	r3, [r6, #0]
  403814:	9d05      	ldr	r5, [sp, #20]
  403816:	601d      	str	r5, [r3, #0]
  403818:	460e      	mov	r6, r1
  40381a:	e6c3      	b.n	4035a4 <_vfiprintf_r+0x8a>
  40381c:	f047 0710 	orr.w	r7, r7, #16
  403820:	f017 0320 	ands.w	r3, r7, #32
  403824:	d008      	beq.n	403838 <_vfiprintf_r+0x31e>
  403826:	3607      	adds	r6, #7
  403828:	f026 0307 	bic.w	r3, r6, #7
  40382c:	f103 0608 	add.w	r6, r3, #8
  403830:	e9d3 4500 	ldrd	r4, r5, [r3]
  403834:	2300      	movs	r3, #0
  403836:	e075      	b.n	403924 <_vfiprintf_r+0x40a>
  403838:	f017 0110 	ands.w	r1, r7, #16
  40383c:	f106 0204 	add.w	r2, r6, #4
  403840:	d106      	bne.n	403850 <_vfiprintf_r+0x336>
  403842:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  403846:	d003      	beq.n	403850 <_vfiprintf_r+0x336>
  403848:	8834      	ldrh	r4, [r6, #0]
  40384a:	2500      	movs	r5, #0
  40384c:	4616      	mov	r6, r2
  40384e:	e7f1      	b.n	403834 <_vfiprintf_r+0x31a>
  403850:	6834      	ldr	r4, [r6, #0]
  403852:	2500      	movs	r5, #0
  403854:	4616      	mov	r6, r2
  403856:	e065      	b.n	403924 <_vfiprintf_r+0x40a>
  403858:	f8d6 9000 	ldr.w	r9, [r6]
  40385c:	2300      	movs	r3, #0
  40385e:	459a      	cmp	sl, r3
  403860:	f106 0604 	add.w	r6, r6, #4
  403864:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403868:	4648      	mov	r0, r9
  40386a:	db11      	blt.n	403890 <_vfiprintf_r+0x376>
  40386c:	4619      	mov	r1, r3
  40386e:	4652      	mov	r2, sl
  403870:	f8cd c004 	str.w	ip, [sp, #4]
  403874:	f002 f8ba 	bl	4059ec <memchr>
  403878:	f8dd c004 	ldr.w	ip, [sp, #4]
  40387c:	2800      	cmp	r0, #0
  40387e:	f000 80e4 	beq.w	403a4a <_vfiprintf_r+0x530>
  403882:	ebc9 0000 	rsb	r0, r9, r0
  403886:	4550      	cmp	r0, sl
  403888:	bfb8      	it	lt
  40388a:	4682      	movlt	sl, r0
  40388c:	2500      	movs	r5, #0
  40388e:	e0dd      	b.n	403a4c <_vfiprintf_r+0x532>
  403890:	f8cd c004 	str.w	ip, [sp, #4]
  403894:	f7fe fe6e 	bl	402574 <strlen>
  403898:	2500      	movs	r5, #0
  40389a:	4682      	mov	sl, r0
  40389c:	f8dd c004 	ldr.w	ip, [sp, #4]
  4038a0:	e0d4      	b.n	403a4c <_vfiprintf_r+0x532>
  4038a2:	f047 0710 	orr.w	r7, r7, #16
  4038a6:	06bd      	lsls	r5, r7, #26
  4038a8:	d507      	bpl.n	4038ba <_vfiprintf_r+0x3a0>
  4038aa:	3607      	adds	r6, #7
  4038ac:	f026 0307 	bic.w	r3, r6, #7
  4038b0:	f103 0608 	add.w	r6, r3, #8
  4038b4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4038b8:	e00b      	b.n	4038d2 <_vfiprintf_r+0x3b8>
  4038ba:	f017 0f10 	tst.w	r7, #16
  4038be:	f106 0304 	add.w	r3, r6, #4
  4038c2:	d103      	bne.n	4038cc <_vfiprintf_r+0x3b2>
  4038c4:	067c      	lsls	r4, r7, #25
  4038c6:	d501      	bpl.n	4038cc <_vfiprintf_r+0x3b2>
  4038c8:	8834      	ldrh	r4, [r6, #0]
  4038ca:	e000      	b.n	4038ce <_vfiprintf_r+0x3b4>
  4038cc:	6834      	ldr	r4, [r6, #0]
  4038ce:	2500      	movs	r5, #0
  4038d0:	461e      	mov	r6, r3
  4038d2:	2301      	movs	r3, #1
  4038d4:	e026      	b.n	403924 <_vfiprintf_r+0x40a>
  4038d6:	4c15      	ldr	r4, [pc, #84]	; (40392c <_vfiprintf_r+0x412>)
  4038d8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4038dc:	06b8      	lsls	r0, r7, #26
  4038de:	940a      	str	r4, [sp, #40]	; 0x28
  4038e0:	d507      	bpl.n	4038f2 <_vfiprintf_r+0x3d8>
  4038e2:	3607      	adds	r6, #7
  4038e4:	f026 0207 	bic.w	r2, r6, #7
  4038e8:	f102 0608 	add.w	r6, r2, #8
  4038ec:	e9d2 4500 	ldrd	r4, r5, [r2]
  4038f0:	e00b      	b.n	40390a <_vfiprintf_r+0x3f0>
  4038f2:	f017 0f10 	tst.w	r7, #16
  4038f6:	f106 0204 	add.w	r2, r6, #4
  4038fa:	d103      	bne.n	403904 <_vfiprintf_r+0x3ea>
  4038fc:	0679      	lsls	r1, r7, #25
  4038fe:	d501      	bpl.n	403904 <_vfiprintf_r+0x3ea>
  403900:	8834      	ldrh	r4, [r6, #0]
  403902:	e000      	b.n	403906 <_vfiprintf_r+0x3ec>
  403904:	6834      	ldr	r4, [r6, #0]
  403906:	2500      	movs	r5, #0
  403908:	4616      	mov	r6, r2
  40390a:	07fa      	lsls	r2, r7, #31
  40390c:	d509      	bpl.n	403922 <_vfiprintf_r+0x408>
  40390e:	ea54 0005 	orrs.w	r0, r4, r5
  403912:	d006      	beq.n	403922 <_vfiprintf_r+0x408>
  403914:	2230      	movs	r2, #48	; 0x30
  403916:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  40391a:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  40391e:	f047 0702 	orr.w	r7, r7, #2
  403922:	2302      	movs	r3, #2
  403924:	2200      	movs	r2, #0
  403926:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40392a:	e004      	b.n	403936 <_vfiprintf_r+0x41c>
  40392c:	00407ae5 	.word	0x00407ae5
  403930:	00407ad4 	.word	0x00407ad4
  403934:	2301      	movs	r3, #1
  403936:	f1ba 0f00 	cmp.w	sl, #0
  40393a:	bfa8      	it	ge
  40393c:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  403940:	ea54 0105 	orrs.w	r1, r4, r5
  403944:	d102      	bne.n	40394c <_vfiprintf_r+0x432>
  403946:	f1ba 0f00 	cmp.w	sl, #0
  40394a:	d05e      	beq.n	403a0a <_vfiprintf_r+0x4f0>
  40394c:	2b01      	cmp	r3, #1
  40394e:	d01f      	beq.n	403990 <_vfiprintf_r+0x476>
  403950:	2b02      	cmp	r3, #2
  403952:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  403956:	d045      	beq.n	4039e4 <_vfiprintf_r+0x4ca>
  403958:	08e0      	lsrs	r0, r4, #3
  40395a:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  40395e:	08e8      	lsrs	r0, r5, #3
  403960:	f004 0207 	and.w	r2, r4, #7
  403964:	9106      	str	r1, [sp, #24]
  403966:	9007      	str	r0, [sp, #28]
  403968:	3230      	adds	r2, #48	; 0x30
  40396a:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  40396e:	ea54 0105 	orrs.w	r1, r4, r5
  403972:	4699      	mov	r9, r3
  403974:	701a      	strb	r2, [r3, #0]
  403976:	f103 33ff 	add.w	r3, r3, #4294967295
  40397a:	d1ed      	bne.n	403958 <_vfiprintf_r+0x43e>
  40397c:	07f8      	lsls	r0, r7, #31
  40397e:	4649      	mov	r1, r9
  403980:	d54e      	bpl.n	403a20 <_vfiprintf_r+0x506>
  403982:	2a30      	cmp	r2, #48	; 0x30
  403984:	d04c      	beq.n	403a20 <_vfiprintf_r+0x506>
  403986:	4699      	mov	r9, r3
  403988:	2330      	movs	r3, #48	; 0x30
  40398a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40398e:	e047      	b.n	403a20 <_vfiprintf_r+0x506>
  403990:	2d00      	cmp	r5, #0
  403992:	bf08      	it	eq
  403994:	2c0a      	cmpeq	r4, #10
  403996:	d205      	bcs.n	4039a4 <_vfiprintf_r+0x48a>
  403998:	3430      	adds	r4, #48	; 0x30
  40399a:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40399e:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  4039a2:	e03d      	b.n	403a20 <_vfiprintf_r+0x506>
  4039a4:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  4039a8:	9203      	str	r2, [sp, #12]
  4039aa:	4620      	mov	r0, r4
  4039ac:	4629      	mov	r1, r5
  4039ae:	220a      	movs	r2, #10
  4039b0:	2300      	movs	r3, #0
  4039b2:	f8cd c004 	str.w	ip, [sp, #4]
  4039b6:	f003 fd51 	bl	40745c <__aeabi_uldivmod>
  4039ba:	9b03      	ldr	r3, [sp, #12]
  4039bc:	3230      	adds	r2, #48	; 0x30
  4039be:	f803 2901 	strb.w	r2, [r3], #-1
  4039c2:	4620      	mov	r0, r4
  4039c4:	4629      	mov	r1, r5
  4039c6:	f8dd 900c 	ldr.w	r9, [sp, #12]
  4039ca:	220a      	movs	r2, #10
  4039cc:	9303      	str	r3, [sp, #12]
  4039ce:	2300      	movs	r3, #0
  4039d0:	f003 fd44 	bl	40745c <__aeabi_uldivmod>
  4039d4:	4604      	mov	r4, r0
  4039d6:	460d      	mov	r5, r1
  4039d8:	ea54 0005 	orrs.w	r0, r4, r5
  4039dc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4039e0:	d1e3      	bne.n	4039aa <_vfiprintf_r+0x490>
  4039e2:	e01d      	b.n	403a20 <_vfiprintf_r+0x506>
  4039e4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4039e6:	f004 020f 	and.w	r2, r4, #15
  4039ea:	5c8a      	ldrb	r2, [r1, r2]
  4039ec:	4699      	mov	r9, r3
  4039ee:	f803 2901 	strb.w	r2, [r3], #-1
  4039f2:	0922      	lsrs	r2, r4, #4
  4039f4:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4039f8:	0929      	lsrs	r1, r5, #4
  4039fa:	9008      	str	r0, [sp, #32]
  4039fc:	9109      	str	r1, [sp, #36]	; 0x24
  4039fe:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  403a02:	ea54 0205 	orrs.w	r2, r4, r5
  403a06:	d1ed      	bne.n	4039e4 <_vfiprintf_r+0x4ca>
  403a08:	e00a      	b.n	403a20 <_vfiprintf_r+0x506>
  403a0a:	b93b      	cbnz	r3, 403a1c <_vfiprintf_r+0x502>
  403a0c:	07f9      	lsls	r1, r7, #31
  403a0e:	d505      	bpl.n	403a1c <_vfiprintf_r+0x502>
  403a10:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  403a14:	2330      	movs	r3, #48	; 0x30
  403a16:	f809 3d41 	strb.w	r3, [r9, #-65]!
  403a1a:	e001      	b.n	403a20 <_vfiprintf_r+0x506>
  403a1c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403a20:	4655      	mov	r5, sl
  403a22:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  403a26:	ebc9 0a0a 	rsb	sl, r9, sl
  403a2a:	e00f      	b.n	403a4c <_vfiprintf_r+0x532>
  403a2c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403a30:	2b00      	cmp	r3, #0
  403a32:	f000 8171 	beq.w	403d18 <_vfiprintf_r+0x7fe>
  403a36:	2500      	movs	r5, #0
  403a38:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  403a3c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403a40:	f04f 0a01 	mov.w	sl, #1
  403a44:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  403a48:	e000      	b.n	403a4c <_vfiprintf_r+0x532>
  403a4a:	4605      	mov	r5, r0
  403a4c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  403a50:	45aa      	cmp	sl, r5
  403a52:	bfac      	ite	ge
  403a54:	4654      	movge	r4, sl
  403a56:	462c      	movlt	r4, r5
  403a58:	b103      	cbz	r3, 403a5c <_vfiprintf_r+0x542>
  403a5a:	3401      	adds	r4, #1
  403a5c:	f017 0302 	ands.w	r3, r7, #2
  403a60:	9303      	str	r3, [sp, #12]
  403a62:	bf18      	it	ne
  403a64:	3402      	addne	r4, #2
  403a66:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  403a6a:	930b      	str	r3, [sp, #44]	; 0x2c
  403a6c:	d13b      	bne.n	403ae6 <_vfiprintf_r+0x5cc>
  403a6e:	9804      	ldr	r0, [sp, #16]
  403a70:	1b03      	subs	r3, r0, r4
  403a72:	2b00      	cmp	r3, #0
  403a74:	dd37      	ble.n	403ae6 <_vfiprintf_r+0x5cc>
  403a76:	4aa6      	ldr	r2, [pc, #664]	; (403d10 <_vfiprintf_r+0x7f6>)
  403a78:	2b10      	cmp	r3, #16
  403a7a:	f8cc 2000 	str.w	r2, [ip]
  403a7e:	dd1b      	ble.n	403ab8 <_vfiprintf_r+0x59e>
  403a80:	2210      	movs	r2, #16
  403a82:	f8cc 2004 	str.w	r2, [ip, #4]
  403a86:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a88:	3210      	adds	r2, #16
  403a8a:	9211      	str	r2, [sp, #68]	; 0x44
  403a8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403a8e:	3201      	adds	r2, #1
  403a90:	2a07      	cmp	r2, #7
  403a92:	9210      	str	r2, [sp, #64]	; 0x40
  403a94:	dc02      	bgt.n	403a9c <_vfiprintf_r+0x582>
  403a96:	f10c 0c08 	add.w	ip, ip, #8
  403a9a:	e00b      	b.n	403ab4 <_vfiprintf_r+0x59a>
  403a9c:	4658      	mov	r0, fp
  403a9e:	4641      	mov	r1, r8
  403aa0:	aa0f      	add	r2, sp, #60	; 0x3c
  403aa2:	9301      	str	r3, [sp, #4]
  403aa4:	f7ff fd06 	bl	4034b4 <__sprint_r>
  403aa8:	9b01      	ldr	r3, [sp, #4]
  403aaa:	2800      	cmp	r0, #0
  403aac:	f040 813b 	bne.w	403d26 <_vfiprintf_r+0x80c>
  403ab0:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403ab4:	3b10      	subs	r3, #16
  403ab6:	e7de      	b.n	403a76 <_vfiprintf_r+0x55c>
  403ab8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403aba:	f8cc 3004 	str.w	r3, [ip, #4]
  403abe:	4413      	add	r3, r2
  403ac0:	9311      	str	r3, [sp, #68]	; 0x44
  403ac2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403ac4:	3301      	adds	r3, #1
  403ac6:	2b07      	cmp	r3, #7
  403ac8:	9310      	str	r3, [sp, #64]	; 0x40
  403aca:	dc02      	bgt.n	403ad2 <_vfiprintf_r+0x5b8>
  403acc:	f10c 0c08 	add.w	ip, ip, #8
  403ad0:	e009      	b.n	403ae6 <_vfiprintf_r+0x5cc>
  403ad2:	4658      	mov	r0, fp
  403ad4:	4641      	mov	r1, r8
  403ad6:	aa0f      	add	r2, sp, #60	; 0x3c
  403ad8:	f7ff fcec 	bl	4034b4 <__sprint_r>
  403adc:	2800      	cmp	r0, #0
  403ade:	f040 8122 	bne.w	403d26 <_vfiprintf_r+0x80c>
  403ae2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403ae6:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  403aea:	b1db      	cbz	r3, 403b24 <_vfiprintf_r+0x60a>
  403aec:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  403af0:	f8cc 3000 	str.w	r3, [ip]
  403af4:	2301      	movs	r3, #1
  403af6:	f8cc 3004 	str.w	r3, [ip, #4]
  403afa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403afc:	3301      	adds	r3, #1
  403afe:	9311      	str	r3, [sp, #68]	; 0x44
  403b00:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403b02:	3301      	adds	r3, #1
  403b04:	2b07      	cmp	r3, #7
  403b06:	9310      	str	r3, [sp, #64]	; 0x40
  403b08:	dc02      	bgt.n	403b10 <_vfiprintf_r+0x5f6>
  403b0a:	f10c 0c08 	add.w	ip, ip, #8
  403b0e:	e009      	b.n	403b24 <_vfiprintf_r+0x60a>
  403b10:	4658      	mov	r0, fp
  403b12:	4641      	mov	r1, r8
  403b14:	aa0f      	add	r2, sp, #60	; 0x3c
  403b16:	f7ff fccd 	bl	4034b4 <__sprint_r>
  403b1a:	2800      	cmp	r0, #0
  403b1c:	f040 8103 	bne.w	403d26 <_vfiprintf_r+0x80c>
  403b20:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403b24:	9b03      	ldr	r3, [sp, #12]
  403b26:	b1d3      	cbz	r3, 403b5e <_vfiprintf_r+0x644>
  403b28:	ab0e      	add	r3, sp, #56	; 0x38
  403b2a:	f8cc 3000 	str.w	r3, [ip]
  403b2e:	2302      	movs	r3, #2
  403b30:	f8cc 3004 	str.w	r3, [ip, #4]
  403b34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b36:	3302      	adds	r3, #2
  403b38:	9311      	str	r3, [sp, #68]	; 0x44
  403b3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403b3c:	3301      	adds	r3, #1
  403b3e:	2b07      	cmp	r3, #7
  403b40:	9310      	str	r3, [sp, #64]	; 0x40
  403b42:	dc02      	bgt.n	403b4a <_vfiprintf_r+0x630>
  403b44:	f10c 0c08 	add.w	ip, ip, #8
  403b48:	e009      	b.n	403b5e <_vfiprintf_r+0x644>
  403b4a:	4658      	mov	r0, fp
  403b4c:	4641      	mov	r1, r8
  403b4e:	aa0f      	add	r2, sp, #60	; 0x3c
  403b50:	f7ff fcb0 	bl	4034b4 <__sprint_r>
  403b54:	2800      	cmp	r0, #0
  403b56:	f040 80e6 	bne.w	403d26 <_vfiprintf_r+0x80c>
  403b5a:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b60:	2b80      	cmp	r3, #128	; 0x80
  403b62:	d13f      	bne.n	403be4 <_vfiprintf_r+0x6ca>
  403b64:	9b04      	ldr	r3, [sp, #16]
  403b66:	1b1b      	subs	r3, r3, r4
  403b68:	2b00      	cmp	r3, #0
  403b6a:	9303      	str	r3, [sp, #12]
  403b6c:	dd3a      	ble.n	403be4 <_vfiprintf_r+0x6ca>
  403b6e:	9b03      	ldr	r3, [sp, #12]
  403b70:	2b10      	cmp	r3, #16
  403b72:	4b68      	ldr	r3, [pc, #416]	; (403d14 <_vfiprintf_r+0x7fa>)
  403b74:	f8cc 3000 	str.w	r3, [ip]
  403b78:	dd1b      	ble.n	403bb2 <_vfiprintf_r+0x698>
  403b7a:	2310      	movs	r3, #16
  403b7c:	f8cc 3004 	str.w	r3, [ip, #4]
  403b80:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b82:	3310      	adds	r3, #16
  403b84:	9311      	str	r3, [sp, #68]	; 0x44
  403b86:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403b88:	3301      	adds	r3, #1
  403b8a:	2b07      	cmp	r3, #7
  403b8c:	9310      	str	r3, [sp, #64]	; 0x40
  403b8e:	dc02      	bgt.n	403b96 <_vfiprintf_r+0x67c>
  403b90:	f10c 0c08 	add.w	ip, ip, #8
  403b94:	e009      	b.n	403baa <_vfiprintf_r+0x690>
  403b96:	4658      	mov	r0, fp
  403b98:	4641      	mov	r1, r8
  403b9a:	aa0f      	add	r2, sp, #60	; 0x3c
  403b9c:	f7ff fc8a 	bl	4034b4 <__sprint_r>
  403ba0:	2800      	cmp	r0, #0
  403ba2:	f040 80c0 	bne.w	403d26 <_vfiprintf_r+0x80c>
  403ba6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403baa:	9b03      	ldr	r3, [sp, #12]
  403bac:	3b10      	subs	r3, #16
  403bae:	9303      	str	r3, [sp, #12]
  403bb0:	e7dd      	b.n	403b6e <_vfiprintf_r+0x654>
  403bb2:	9b03      	ldr	r3, [sp, #12]
  403bb4:	9803      	ldr	r0, [sp, #12]
  403bb6:	f8cc 3004 	str.w	r3, [ip, #4]
  403bba:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403bbc:	4403      	add	r3, r0
  403bbe:	9311      	str	r3, [sp, #68]	; 0x44
  403bc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403bc2:	3301      	adds	r3, #1
  403bc4:	2b07      	cmp	r3, #7
  403bc6:	9310      	str	r3, [sp, #64]	; 0x40
  403bc8:	dc02      	bgt.n	403bd0 <_vfiprintf_r+0x6b6>
  403bca:	f10c 0c08 	add.w	ip, ip, #8
  403bce:	e009      	b.n	403be4 <_vfiprintf_r+0x6ca>
  403bd0:	4658      	mov	r0, fp
  403bd2:	4641      	mov	r1, r8
  403bd4:	aa0f      	add	r2, sp, #60	; 0x3c
  403bd6:	f7ff fc6d 	bl	4034b4 <__sprint_r>
  403bda:	2800      	cmp	r0, #0
  403bdc:	f040 80a3 	bne.w	403d26 <_vfiprintf_r+0x80c>
  403be0:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403be4:	ebca 0505 	rsb	r5, sl, r5
  403be8:	2d00      	cmp	r5, #0
  403bea:	dd34      	ble.n	403c56 <_vfiprintf_r+0x73c>
  403bec:	4b49      	ldr	r3, [pc, #292]	; (403d14 <_vfiprintf_r+0x7fa>)
  403bee:	2d10      	cmp	r5, #16
  403bf0:	f8cc 3000 	str.w	r3, [ip]
  403bf4:	dd19      	ble.n	403c2a <_vfiprintf_r+0x710>
  403bf6:	2310      	movs	r3, #16
  403bf8:	f8cc 3004 	str.w	r3, [ip, #4]
  403bfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403bfe:	3310      	adds	r3, #16
  403c00:	9311      	str	r3, [sp, #68]	; 0x44
  403c02:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c04:	3301      	adds	r3, #1
  403c06:	2b07      	cmp	r3, #7
  403c08:	9310      	str	r3, [sp, #64]	; 0x40
  403c0a:	dc02      	bgt.n	403c12 <_vfiprintf_r+0x6f8>
  403c0c:	f10c 0c08 	add.w	ip, ip, #8
  403c10:	e009      	b.n	403c26 <_vfiprintf_r+0x70c>
  403c12:	4658      	mov	r0, fp
  403c14:	4641      	mov	r1, r8
  403c16:	aa0f      	add	r2, sp, #60	; 0x3c
  403c18:	f7ff fc4c 	bl	4034b4 <__sprint_r>
  403c1c:	2800      	cmp	r0, #0
  403c1e:	f040 8082 	bne.w	403d26 <_vfiprintf_r+0x80c>
  403c22:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403c26:	3d10      	subs	r5, #16
  403c28:	e7e0      	b.n	403bec <_vfiprintf_r+0x6d2>
  403c2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c2c:	f8cc 5004 	str.w	r5, [ip, #4]
  403c30:	441d      	add	r5, r3
  403c32:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c34:	9511      	str	r5, [sp, #68]	; 0x44
  403c36:	3301      	adds	r3, #1
  403c38:	2b07      	cmp	r3, #7
  403c3a:	9310      	str	r3, [sp, #64]	; 0x40
  403c3c:	dc02      	bgt.n	403c44 <_vfiprintf_r+0x72a>
  403c3e:	f10c 0c08 	add.w	ip, ip, #8
  403c42:	e008      	b.n	403c56 <_vfiprintf_r+0x73c>
  403c44:	4658      	mov	r0, fp
  403c46:	4641      	mov	r1, r8
  403c48:	aa0f      	add	r2, sp, #60	; 0x3c
  403c4a:	f7ff fc33 	bl	4034b4 <__sprint_r>
  403c4e:	2800      	cmp	r0, #0
  403c50:	d169      	bne.n	403d26 <_vfiprintf_r+0x80c>
  403c52:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403c56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c58:	e88c 0600 	stmia.w	ip, {r9, sl}
  403c5c:	4453      	add	r3, sl
  403c5e:	9311      	str	r3, [sp, #68]	; 0x44
  403c60:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c62:	3301      	adds	r3, #1
  403c64:	2b07      	cmp	r3, #7
  403c66:	9310      	str	r3, [sp, #64]	; 0x40
  403c68:	dc02      	bgt.n	403c70 <_vfiprintf_r+0x756>
  403c6a:	f10c 0308 	add.w	r3, ip, #8
  403c6e:	e007      	b.n	403c80 <_vfiprintf_r+0x766>
  403c70:	4658      	mov	r0, fp
  403c72:	4641      	mov	r1, r8
  403c74:	aa0f      	add	r2, sp, #60	; 0x3c
  403c76:	f7ff fc1d 	bl	4034b4 <__sprint_r>
  403c7a:	2800      	cmp	r0, #0
  403c7c:	d153      	bne.n	403d26 <_vfiprintf_r+0x80c>
  403c7e:	ab1c      	add	r3, sp, #112	; 0x70
  403c80:	077a      	lsls	r2, r7, #29
  403c82:	d40a      	bmi.n	403c9a <_vfiprintf_r+0x780>
  403c84:	9d05      	ldr	r5, [sp, #20]
  403c86:	9804      	ldr	r0, [sp, #16]
  403c88:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c8a:	4284      	cmp	r4, r0
  403c8c:	bfac      	ite	ge
  403c8e:	192d      	addge	r5, r5, r4
  403c90:	182d      	addlt	r5, r5, r0
  403c92:	9505      	str	r5, [sp, #20]
  403c94:	2b00      	cmp	r3, #0
  403c96:	d035      	beq.n	403d04 <_vfiprintf_r+0x7ea>
  403c98:	e02e      	b.n	403cf8 <_vfiprintf_r+0x7de>
  403c9a:	9904      	ldr	r1, [sp, #16]
  403c9c:	1b0d      	subs	r5, r1, r4
  403c9e:	2d00      	cmp	r5, #0
  403ca0:	ddf0      	ble.n	403c84 <_vfiprintf_r+0x76a>
  403ca2:	4a1b      	ldr	r2, [pc, #108]	; (403d10 <_vfiprintf_r+0x7f6>)
  403ca4:	2d10      	cmp	r5, #16
  403ca6:	601a      	str	r2, [r3, #0]
  403ca8:	dd15      	ble.n	403cd6 <_vfiprintf_r+0x7bc>
  403caa:	2210      	movs	r2, #16
  403cac:	605a      	str	r2, [r3, #4]
  403cae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cb0:	3210      	adds	r2, #16
  403cb2:	9211      	str	r2, [sp, #68]	; 0x44
  403cb4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403cb6:	3201      	adds	r2, #1
  403cb8:	2a07      	cmp	r2, #7
  403cba:	9210      	str	r2, [sp, #64]	; 0x40
  403cbc:	dc01      	bgt.n	403cc2 <_vfiprintf_r+0x7a8>
  403cbe:	3308      	adds	r3, #8
  403cc0:	e007      	b.n	403cd2 <_vfiprintf_r+0x7b8>
  403cc2:	4658      	mov	r0, fp
  403cc4:	4641      	mov	r1, r8
  403cc6:	aa0f      	add	r2, sp, #60	; 0x3c
  403cc8:	f7ff fbf4 	bl	4034b4 <__sprint_r>
  403ccc:	2800      	cmp	r0, #0
  403cce:	d12a      	bne.n	403d26 <_vfiprintf_r+0x80c>
  403cd0:	ab1c      	add	r3, sp, #112	; 0x70
  403cd2:	3d10      	subs	r5, #16
  403cd4:	e7e5      	b.n	403ca2 <_vfiprintf_r+0x788>
  403cd6:	605d      	str	r5, [r3, #4]
  403cd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403cda:	441d      	add	r5, r3
  403cdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403cde:	9511      	str	r5, [sp, #68]	; 0x44
  403ce0:	3301      	adds	r3, #1
  403ce2:	2b07      	cmp	r3, #7
  403ce4:	9310      	str	r3, [sp, #64]	; 0x40
  403ce6:	ddcd      	ble.n	403c84 <_vfiprintf_r+0x76a>
  403ce8:	4658      	mov	r0, fp
  403cea:	4641      	mov	r1, r8
  403cec:	aa0f      	add	r2, sp, #60	; 0x3c
  403cee:	f7ff fbe1 	bl	4034b4 <__sprint_r>
  403cf2:	2800      	cmp	r0, #0
  403cf4:	d0c6      	beq.n	403c84 <_vfiprintf_r+0x76a>
  403cf6:	e016      	b.n	403d26 <_vfiprintf_r+0x80c>
  403cf8:	4658      	mov	r0, fp
  403cfa:	4641      	mov	r1, r8
  403cfc:	aa0f      	add	r2, sp, #60	; 0x3c
  403cfe:	f7ff fbd9 	bl	4034b4 <__sprint_r>
  403d02:	b980      	cbnz	r0, 403d26 <_vfiprintf_r+0x80c>
  403d04:	2300      	movs	r3, #0
  403d06:	9310      	str	r3, [sp, #64]	; 0x40
  403d08:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403d0c:	e44a      	b.n	4035a4 <_vfiprintf_r+0x8a>
  403d0e:	bf00      	nop
  403d10:	00407af8 	.word	0x00407af8
  403d14:	00407b08 	.word	0x00407b08
  403d18:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d1a:	b123      	cbz	r3, 403d26 <_vfiprintf_r+0x80c>
  403d1c:	4658      	mov	r0, fp
  403d1e:	4641      	mov	r1, r8
  403d20:	aa0f      	add	r2, sp, #60	; 0x3c
  403d22:	f7ff fbc7 	bl	4034b4 <__sprint_r>
  403d26:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403d2a:	065b      	lsls	r3, r3, #25
  403d2c:	f53f ac24 	bmi.w	403578 <_vfiprintf_r+0x5e>
  403d30:	9805      	ldr	r0, [sp, #20]
  403d32:	b02d      	add	sp, #180	; 0xb4
  403d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403d38 <vfiprintf>:
  403d38:	b530      	push	{r4, r5, lr}
  403d3a:	4613      	mov	r3, r2
  403d3c:	4a04      	ldr	r2, [pc, #16]	; (403d50 <vfiprintf+0x18>)
  403d3e:	4605      	mov	r5, r0
  403d40:	460c      	mov	r4, r1
  403d42:	6810      	ldr	r0, [r2, #0]
  403d44:	4629      	mov	r1, r5
  403d46:	4622      	mov	r2, r4
  403d48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  403d4c:	f7ff bbe5 	b.w	40351a <_vfiprintf_r>
  403d50:	200000f0 	.word	0x200000f0

00403d54 <__sbprintf>:
  403d54:	b570      	push	{r4, r5, r6, lr}
  403d56:	460c      	mov	r4, r1
  403d58:	8989      	ldrh	r1, [r1, #12]
  403d5a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403d5e:	f021 0102 	bic.w	r1, r1, #2
  403d62:	f8ad 100c 	strh.w	r1, [sp, #12]
  403d66:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403d68:	4606      	mov	r6, r0
  403d6a:	9119      	str	r1, [sp, #100]	; 0x64
  403d6c:	89e1      	ldrh	r1, [r4, #14]
  403d6e:	f8ad 100e 	strh.w	r1, [sp, #14]
  403d72:	69e1      	ldr	r1, [r4, #28]
  403d74:	9107      	str	r1, [sp, #28]
  403d76:	6a61      	ldr	r1, [r4, #36]	; 0x24
  403d78:	9109      	str	r1, [sp, #36]	; 0x24
  403d7a:	a91a      	add	r1, sp, #104	; 0x68
  403d7c:	9100      	str	r1, [sp, #0]
  403d7e:	9104      	str	r1, [sp, #16]
  403d80:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403d84:	9102      	str	r1, [sp, #8]
  403d86:	9105      	str	r1, [sp, #20]
  403d88:	2100      	movs	r1, #0
  403d8a:	9106      	str	r1, [sp, #24]
  403d8c:	4669      	mov	r1, sp
  403d8e:	f7ff fbc4 	bl	40351a <_vfiprintf_r>
  403d92:	1e05      	subs	r5, r0, #0
  403d94:	db07      	blt.n	403da6 <__sbprintf+0x52>
  403d96:	4630      	mov	r0, r6
  403d98:	4669      	mov	r1, sp
  403d9a:	f000 ff48 	bl	404c2e <_fflush_r>
  403d9e:	2800      	cmp	r0, #0
  403da0:	bf18      	it	ne
  403da2:	f04f 35ff 	movne.w	r5, #4294967295
  403da6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403daa:	065b      	lsls	r3, r3, #25
  403dac:	d503      	bpl.n	403db6 <__sbprintf+0x62>
  403dae:	89a3      	ldrh	r3, [r4, #12]
  403db0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403db4:	81a3      	strh	r3, [r4, #12]
  403db6:	4628      	mov	r0, r5
  403db8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403dbc:	bd70      	pop	{r4, r5, r6, pc}
  403dbe:	bf00      	nop

00403dc0 <__swsetup_r>:
  403dc0:	b538      	push	{r3, r4, r5, lr}
  403dc2:	4b2b      	ldr	r3, [pc, #172]	; (403e70 <__swsetup_r+0xb0>)
  403dc4:	4605      	mov	r5, r0
  403dc6:	6818      	ldr	r0, [r3, #0]
  403dc8:	460c      	mov	r4, r1
  403dca:	b118      	cbz	r0, 403dd4 <__swsetup_r+0x14>
  403dcc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403dce:	b90b      	cbnz	r3, 403dd4 <__swsetup_r+0x14>
  403dd0:	f000 ff76 	bl	404cc0 <__sinit>
  403dd4:	89a2      	ldrh	r2, [r4, #12]
  403dd6:	b293      	uxth	r3, r2
  403dd8:	0718      	lsls	r0, r3, #28
  403dda:	d420      	bmi.n	403e1e <__swsetup_r+0x5e>
  403ddc:	06d9      	lsls	r1, r3, #27
  403dde:	d405      	bmi.n	403dec <__swsetup_r+0x2c>
  403de0:	2309      	movs	r3, #9
  403de2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403de6:	602b      	str	r3, [r5, #0]
  403de8:	81a2      	strh	r2, [r4, #12]
  403dea:	e03b      	b.n	403e64 <__swsetup_r+0xa4>
  403dec:	0758      	lsls	r0, r3, #29
  403dee:	d512      	bpl.n	403e16 <__swsetup_r+0x56>
  403df0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403df2:	b141      	cbz	r1, 403e06 <__swsetup_r+0x46>
  403df4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403df8:	4299      	cmp	r1, r3
  403dfa:	d002      	beq.n	403e02 <__swsetup_r+0x42>
  403dfc:	4628      	mov	r0, r5
  403dfe:	f001 f8f9 	bl	404ff4 <_free_r>
  403e02:	2300      	movs	r3, #0
  403e04:	6323      	str	r3, [r4, #48]	; 0x30
  403e06:	89a3      	ldrh	r3, [r4, #12]
  403e08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  403e0c:	81a3      	strh	r3, [r4, #12]
  403e0e:	2300      	movs	r3, #0
  403e10:	6063      	str	r3, [r4, #4]
  403e12:	6923      	ldr	r3, [r4, #16]
  403e14:	6023      	str	r3, [r4, #0]
  403e16:	89a3      	ldrh	r3, [r4, #12]
  403e18:	f043 0308 	orr.w	r3, r3, #8
  403e1c:	81a3      	strh	r3, [r4, #12]
  403e1e:	6923      	ldr	r3, [r4, #16]
  403e20:	b94b      	cbnz	r3, 403e36 <__swsetup_r+0x76>
  403e22:	89a3      	ldrh	r3, [r4, #12]
  403e24:	f403 7320 	and.w	r3, r3, #640	; 0x280
  403e28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403e2c:	d003      	beq.n	403e36 <__swsetup_r+0x76>
  403e2e:	4628      	mov	r0, r5
  403e30:	4621      	mov	r1, r4
  403e32:	f001 fb5f 	bl	4054f4 <__smakebuf_r>
  403e36:	89a3      	ldrh	r3, [r4, #12]
  403e38:	f013 0201 	ands.w	r2, r3, #1
  403e3c:	d005      	beq.n	403e4a <__swsetup_r+0x8a>
  403e3e:	2200      	movs	r2, #0
  403e40:	60a2      	str	r2, [r4, #8]
  403e42:	6962      	ldr	r2, [r4, #20]
  403e44:	4252      	negs	r2, r2
  403e46:	61a2      	str	r2, [r4, #24]
  403e48:	e003      	b.n	403e52 <__swsetup_r+0x92>
  403e4a:	0799      	lsls	r1, r3, #30
  403e4c:	bf58      	it	pl
  403e4e:	6962      	ldrpl	r2, [r4, #20]
  403e50:	60a2      	str	r2, [r4, #8]
  403e52:	6922      	ldr	r2, [r4, #16]
  403e54:	b94a      	cbnz	r2, 403e6a <__swsetup_r+0xaa>
  403e56:	f003 0080 	and.w	r0, r3, #128	; 0x80
  403e5a:	b280      	uxth	r0, r0
  403e5c:	b130      	cbz	r0, 403e6c <__swsetup_r+0xac>
  403e5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e62:	81a3      	strh	r3, [r4, #12]
  403e64:	f04f 30ff 	mov.w	r0, #4294967295
  403e68:	bd38      	pop	{r3, r4, r5, pc}
  403e6a:	2000      	movs	r0, #0
  403e6c:	bd38      	pop	{r3, r4, r5, pc}
  403e6e:	bf00      	nop
  403e70:	200000f0 	.word	0x200000f0

00403e74 <register_fini>:
  403e74:	4b02      	ldr	r3, [pc, #8]	; (403e80 <register_fini+0xc>)
  403e76:	b113      	cbz	r3, 403e7e <register_fini+0xa>
  403e78:	4802      	ldr	r0, [pc, #8]	; (403e84 <register_fini+0x10>)
  403e7a:	f000 b805 	b.w	403e88 <atexit>
  403e7e:	4770      	bx	lr
  403e80:	00000000 	.word	0x00000000
  403e84:	00404e55 	.word	0x00404e55

00403e88 <atexit>:
  403e88:	4601      	mov	r1, r0
  403e8a:	2000      	movs	r0, #0
  403e8c:	4602      	mov	r2, r0
  403e8e:	4603      	mov	r3, r0
  403e90:	f003 b91e 	b.w	4070d0 <__register_exitproc>
  403e94:	0000      	movs	r0, r0
	...

00403e98 <quorem>:
  403e98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e9c:	6903      	ldr	r3, [r0, #16]
  403e9e:	690c      	ldr	r4, [r1, #16]
  403ea0:	4680      	mov	r8, r0
  403ea2:	42a3      	cmp	r3, r4
  403ea4:	f2c0 8083 	blt.w	403fae <quorem+0x116>
  403ea8:	3c01      	subs	r4, #1
  403eaa:	00a2      	lsls	r2, r4, #2
  403eac:	f101 0714 	add.w	r7, r1, #20
  403eb0:	f100 0514 	add.w	r5, r0, #20
  403eb4:	4691      	mov	r9, r2
  403eb6:	9200      	str	r2, [sp, #0]
  403eb8:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  403ebc:	442a      	add	r2, r5
  403ebe:	9201      	str	r2, [sp, #4]
  403ec0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  403ec4:	3601      	adds	r6, #1
  403ec6:	fbb2 f6f6 	udiv	r6, r2, r6
  403eca:	44b9      	add	r9, r7
  403ecc:	2e00      	cmp	r6, #0
  403ece:	d03b      	beq.n	403f48 <quorem+0xb0>
  403ed0:	f04f 0e00 	mov.w	lr, #0
  403ed4:	463a      	mov	r2, r7
  403ed6:	4628      	mov	r0, r5
  403ed8:	46f3      	mov	fp, lr
  403eda:	f852 cb04 	ldr.w	ip, [r2], #4
  403ede:	6803      	ldr	r3, [r0, #0]
  403ee0:	fa1f fa8c 	uxth.w	sl, ip
  403ee4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  403ee8:	fb0a ea06 	mla	sl, sl, r6, lr
  403eec:	fb0c fc06 	mul.w	ip, ip, r6
  403ef0:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  403ef4:	fa1f fa8a 	uxth.w	sl, sl
  403ef8:	ebca 0b0b 	rsb	fp, sl, fp
  403efc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  403f00:	fa1f fa83 	uxth.w	sl, r3
  403f04:	fa1f fc8c 	uxth.w	ip, ip
  403f08:	44da      	add	sl, fp
  403f0a:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  403f0e:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  403f12:	fa1f fa8a 	uxth.w	sl, sl
  403f16:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  403f1a:	454a      	cmp	r2, r9
  403f1c:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  403f20:	f840 ab04 	str.w	sl, [r0], #4
  403f24:	d9d9      	bls.n	403eda <quorem+0x42>
  403f26:	9a00      	ldr	r2, [sp, #0]
  403f28:	58ab      	ldr	r3, [r5, r2]
  403f2a:	b96b      	cbnz	r3, 403f48 <quorem+0xb0>
  403f2c:	9a01      	ldr	r2, [sp, #4]
  403f2e:	1f13      	subs	r3, r2, #4
  403f30:	42ab      	cmp	r3, r5
  403f32:	461a      	mov	r2, r3
  403f34:	d802      	bhi.n	403f3c <quorem+0xa4>
  403f36:	f8c8 4010 	str.w	r4, [r8, #16]
  403f3a:	e005      	b.n	403f48 <quorem+0xb0>
  403f3c:	6812      	ldr	r2, [r2, #0]
  403f3e:	3b04      	subs	r3, #4
  403f40:	2a00      	cmp	r2, #0
  403f42:	d1f8      	bne.n	403f36 <quorem+0x9e>
  403f44:	3c01      	subs	r4, #1
  403f46:	e7f3      	b.n	403f30 <quorem+0x98>
  403f48:	4640      	mov	r0, r8
  403f4a:	f001 ffae 	bl	405eaa <__mcmp>
  403f4e:	2800      	cmp	r0, #0
  403f50:	db2b      	blt.n	403faa <quorem+0x112>
  403f52:	3601      	adds	r6, #1
  403f54:	462b      	mov	r3, r5
  403f56:	2000      	movs	r0, #0
  403f58:	f857 cb04 	ldr.w	ip, [r7], #4
  403f5c:	681a      	ldr	r2, [r3, #0]
  403f5e:	fa1f f18c 	uxth.w	r1, ip
  403f62:	1a41      	subs	r1, r0, r1
  403f64:	fa1f fa82 	uxth.w	sl, r2
  403f68:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  403f6c:	4451      	add	r1, sl
  403f6e:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  403f72:	eb02 4221 	add.w	r2, r2, r1, asr #16
  403f76:	b289      	uxth	r1, r1
  403f78:	1410      	asrs	r0, r2, #16
  403f7a:	454f      	cmp	r7, r9
  403f7c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  403f80:	f843 2b04 	str.w	r2, [r3], #4
  403f84:	d9e8      	bls.n	403f58 <quorem+0xc0>
  403f86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  403f8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  403f8e:	b962      	cbnz	r2, 403faa <quorem+0x112>
  403f90:	3b04      	subs	r3, #4
  403f92:	42ab      	cmp	r3, r5
  403f94:	461a      	mov	r2, r3
  403f96:	d802      	bhi.n	403f9e <quorem+0x106>
  403f98:	f8c8 4010 	str.w	r4, [r8, #16]
  403f9c:	e005      	b.n	403faa <quorem+0x112>
  403f9e:	6812      	ldr	r2, [r2, #0]
  403fa0:	3b04      	subs	r3, #4
  403fa2:	2a00      	cmp	r2, #0
  403fa4:	d1f8      	bne.n	403f98 <quorem+0x100>
  403fa6:	3c01      	subs	r4, #1
  403fa8:	e7f3      	b.n	403f92 <quorem+0xfa>
  403faa:	4630      	mov	r0, r6
  403fac:	e000      	b.n	403fb0 <quorem+0x118>
  403fae:	2000      	movs	r0, #0
  403fb0:	b003      	add	sp, #12
  403fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403fb6 <_dtoa_r>:
  403fb6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403fba:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403fbc:	b09b      	sub	sp, #108	; 0x6c
  403fbe:	4682      	mov	sl, r0
  403fc0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403fc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  403fc6:	b151      	cbz	r1, 403fde <_dtoa_r+0x28>
  403fc8:	6c43      	ldr	r3, [r0, #68]	; 0x44
  403fca:	2201      	movs	r2, #1
  403fcc:	604b      	str	r3, [r1, #4]
  403fce:	fa02 f303 	lsl.w	r3, r2, r3
  403fd2:	608b      	str	r3, [r1, #8]
  403fd4:	f001 fd64 	bl	405aa0 <_Bfree>
  403fd8:	2300      	movs	r3, #0
  403fda:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  403fde:	9805      	ldr	r0, [sp, #20]
  403fe0:	2800      	cmp	r0, #0
  403fe2:	da05      	bge.n	403ff0 <_dtoa_r+0x3a>
  403fe4:	2301      	movs	r3, #1
  403fe6:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  403fea:	6023      	str	r3, [r4, #0]
  403fec:	9105      	str	r1, [sp, #20]
  403fee:	e001      	b.n	403ff4 <_dtoa_r+0x3e>
  403ff0:	2300      	movs	r3, #0
  403ff2:	6023      	str	r3, [r4, #0]
  403ff4:	9f05      	ldr	r7, [sp, #20]
  403ff6:	4a9c      	ldr	r2, [pc, #624]	; (404268 <_dtoa_r+0x2b2>)
  403ff8:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  403ffc:	0d1b      	lsrs	r3, r3, #20
  403ffe:	051b      	lsls	r3, r3, #20
  404000:	4293      	cmp	r3, r2
  404002:	d11d      	bne.n	404040 <_dtoa_r+0x8a>
  404004:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404006:	f242 730f 	movw	r3, #9999	; 0x270f
  40400a:	6013      	str	r3, [r2, #0]
  40400c:	9b04      	ldr	r3, [sp, #16]
  40400e:	b943      	cbnz	r3, 404022 <_dtoa_r+0x6c>
  404010:	4b96      	ldr	r3, [pc, #600]	; (40426c <_dtoa_r+0x2b6>)
  404012:	4a97      	ldr	r2, [pc, #604]	; (404270 <_dtoa_r+0x2ba>)
  404014:	f3c7 0013 	ubfx	r0, r7, #0, #20
  404018:	2800      	cmp	r0, #0
  40401a:	bf0c      	ite	eq
  40401c:	4610      	moveq	r0, r2
  40401e:	4618      	movne	r0, r3
  404020:	e000      	b.n	404024 <_dtoa_r+0x6e>
  404022:	4892      	ldr	r0, [pc, #584]	; (40426c <_dtoa_r+0x2b6>)
  404024:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404026:	2f00      	cmp	r7, #0
  404028:	f000 856f 	beq.w	404b0a <_dtoa_r+0xb54>
  40402c:	78c3      	ldrb	r3, [r0, #3]
  40402e:	b113      	cbz	r3, 404036 <_dtoa_r+0x80>
  404030:	f100 0308 	add.w	r3, r0, #8
  404034:	e000      	b.n	404038 <_dtoa_r+0x82>
  404036:	1cc3      	adds	r3, r0, #3
  404038:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  40403a:	603b      	str	r3, [r7, #0]
  40403c:	f000 bd65 	b.w	404b0a <_dtoa_r+0xb54>
  404040:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404044:	2200      	movs	r2, #0
  404046:	4620      	mov	r0, r4
  404048:	4629      	mov	r1, r5
  40404a:	2300      	movs	r3, #0
  40404c:	f003 f9ac 	bl	4073a8 <__aeabi_dcmpeq>
  404050:	4680      	mov	r8, r0
  404052:	b158      	cbz	r0, 40406c <_dtoa_r+0xb6>
  404054:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404056:	2301      	movs	r3, #1
  404058:	603b      	str	r3, [r7, #0]
  40405a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  40405c:	2f00      	cmp	r7, #0
  40405e:	f000 8551 	beq.w	404b04 <_dtoa_r+0xb4e>
  404062:	4884      	ldr	r0, [pc, #528]	; (404274 <_dtoa_r+0x2be>)
  404064:	6038      	str	r0, [r7, #0]
  404066:	3801      	subs	r0, #1
  404068:	f000 bd4f 	b.w	404b0a <_dtoa_r+0xb54>
  40406c:	ab19      	add	r3, sp, #100	; 0x64
  40406e:	9300      	str	r3, [sp, #0]
  404070:	ab18      	add	r3, sp, #96	; 0x60
  404072:	9301      	str	r3, [sp, #4]
  404074:	4650      	mov	r0, sl
  404076:	4622      	mov	r2, r4
  404078:	462b      	mov	r3, r5
  40407a:	f002 f806 	bl	40608a <__d2b>
  40407e:	f3c7 560a 	ubfx	r6, r7, #20, #11
  404082:	4683      	mov	fp, r0
  404084:	b15e      	cbz	r6, 40409e <_dtoa_r+0xe8>
  404086:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40408a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40408e:	4620      	mov	r0, r4
  404090:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404094:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  404098:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  40409c:	e01c      	b.n	4040d8 <_dtoa_r+0x122>
  40409e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4040a0:	9e18      	ldr	r6, [sp, #96]	; 0x60
  4040a2:	441e      	add	r6, r3
  4040a4:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4040a8:	429e      	cmp	r6, r3
  4040aa:	db09      	blt.n	4040c0 <_dtoa_r+0x10a>
  4040ac:	9904      	ldr	r1, [sp, #16]
  4040ae:	331f      	adds	r3, #31
  4040b0:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4040b4:	1b9b      	subs	r3, r3, r6
  4040b6:	fa21 f000 	lsr.w	r0, r1, r0
  4040ba:	409f      	lsls	r7, r3
  4040bc:	4338      	orrs	r0, r7
  4040be:	e004      	b.n	4040ca <_dtoa_r+0x114>
  4040c0:	486d      	ldr	r0, [pc, #436]	; (404278 <_dtoa_r+0x2c2>)
  4040c2:	9a04      	ldr	r2, [sp, #16]
  4040c4:	1b80      	subs	r0, r0, r6
  4040c6:	fa02 f000 	lsl.w	r0, r2, r0
  4040ca:	f7fd fbbf 	bl	40184c <__aeabi_ui2d>
  4040ce:	2701      	movs	r7, #1
  4040d0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4040d4:	3e01      	subs	r6, #1
  4040d6:	9715      	str	r7, [sp, #84]	; 0x54
  4040d8:	2200      	movs	r2, #0
  4040da:	4b68      	ldr	r3, [pc, #416]	; (40427c <_dtoa_r+0x2c6>)
  4040dc:	f7fd fa78 	bl	4015d0 <__aeabi_dsub>
  4040e0:	a35b      	add	r3, pc, #364	; (adr r3, 404250 <_dtoa_r+0x29a>)
  4040e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040e6:	f7fd fc27 	bl	401938 <__aeabi_dmul>
  4040ea:	a35b      	add	r3, pc, #364	; (adr r3, 404258 <_dtoa_r+0x2a2>)
  4040ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040f0:	f7fd fa70 	bl	4015d4 <__adddf3>
  4040f4:	4604      	mov	r4, r0
  4040f6:	4630      	mov	r0, r6
  4040f8:	460d      	mov	r5, r1
  4040fa:	f7fd fbb7 	bl	40186c <__aeabi_i2d>
  4040fe:	a358      	add	r3, pc, #352	; (adr r3, 404260 <_dtoa_r+0x2aa>)
  404100:	e9d3 2300 	ldrd	r2, r3, [r3]
  404104:	f7fd fc18 	bl	401938 <__aeabi_dmul>
  404108:	4602      	mov	r2, r0
  40410a:	460b      	mov	r3, r1
  40410c:	4620      	mov	r0, r4
  40410e:	4629      	mov	r1, r5
  404110:	f7fd fa60 	bl	4015d4 <__adddf3>
  404114:	4604      	mov	r4, r0
  404116:	460d      	mov	r5, r1
  404118:	f003 f978 	bl	40740c <__aeabi_d2iz>
  40411c:	4629      	mov	r1, r5
  40411e:	4681      	mov	r9, r0
  404120:	2200      	movs	r2, #0
  404122:	4620      	mov	r0, r4
  404124:	2300      	movs	r3, #0
  404126:	f003 f949 	bl	4073bc <__aeabi_dcmplt>
  40412a:	b158      	cbz	r0, 404144 <_dtoa_r+0x18e>
  40412c:	4648      	mov	r0, r9
  40412e:	f7fd fb9d 	bl	40186c <__aeabi_i2d>
  404132:	4602      	mov	r2, r0
  404134:	460b      	mov	r3, r1
  404136:	4620      	mov	r0, r4
  404138:	4629      	mov	r1, r5
  40413a:	f003 f935 	bl	4073a8 <__aeabi_dcmpeq>
  40413e:	b908      	cbnz	r0, 404144 <_dtoa_r+0x18e>
  404140:	f109 39ff 	add.w	r9, r9, #4294967295
  404144:	f1b9 0f16 	cmp.w	r9, #22
  404148:	d80d      	bhi.n	404166 <_dtoa_r+0x1b0>
  40414a:	4b4d      	ldr	r3, [pc, #308]	; (404280 <_dtoa_r+0x2ca>)
  40414c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404150:	e9d3 0100 	ldrd	r0, r1, [r3]
  404154:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404158:	f003 f94e 	bl	4073f8 <__aeabi_dcmpgt>
  40415c:	b130      	cbz	r0, 40416c <_dtoa_r+0x1b6>
  40415e:	f109 39ff 	add.w	r9, r9, #4294967295
  404162:	2700      	movs	r7, #0
  404164:	e000      	b.n	404168 <_dtoa_r+0x1b2>
  404166:	2701      	movs	r7, #1
  404168:	9714      	str	r7, [sp, #80]	; 0x50
  40416a:	e000      	b.n	40416e <_dtoa_r+0x1b8>
  40416c:	9014      	str	r0, [sp, #80]	; 0x50
  40416e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404170:	1b9e      	subs	r6, r3, r6
  404172:	3e01      	subs	r6, #1
  404174:	960a      	str	r6, [sp, #40]	; 0x28
  404176:	d504      	bpl.n	404182 <_dtoa_r+0x1cc>
  404178:	4277      	negs	r7, r6
  40417a:	9708      	str	r7, [sp, #32]
  40417c:	2700      	movs	r7, #0
  40417e:	970a      	str	r7, [sp, #40]	; 0x28
  404180:	e001      	b.n	404186 <_dtoa_r+0x1d0>
  404182:	2700      	movs	r7, #0
  404184:	9708      	str	r7, [sp, #32]
  404186:	f1b9 0f00 	cmp.w	r9, #0
  40418a:	db07      	blt.n	40419c <_dtoa_r+0x1e6>
  40418c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40418e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  404192:	444f      	add	r7, r9
  404194:	970a      	str	r7, [sp, #40]	; 0x28
  404196:	2700      	movs	r7, #0
  404198:	970e      	str	r7, [sp, #56]	; 0x38
  40419a:	e008      	b.n	4041ae <_dtoa_r+0x1f8>
  40419c:	9f08      	ldr	r7, [sp, #32]
  40419e:	ebc9 0707 	rsb	r7, r9, r7
  4041a2:	9708      	str	r7, [sp, #32]
  4041a4:	f1c9 0700 	rsb	r7, r9, #0
  4041a8:	970e      	str	r7, [sp, #56]	; 0x38
  4041aa:	2700      	movs	r7, #0
  4041ac:	9711      	str	r7, [sp, #68]	; 0x44
  4041ae:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4041b0:	2f09      	cmp	r7, #9
  4041b2:	d829      	bhi.n	404208 <_dtoa_r+0x252>
  4041b4:	2f05      	cmp	r7, #5
  4041b6:	bfc4      	itt	gt
  4041b8:	3f04      	subgt	r7, #4
  4041ba:	9724      	strgt	r7, [sp, #144]	; 0x90
  4041bc:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4041be:	bfc8      	it	gt
  4041c0:	2400      	movgt	r4, #0
  4041c2:	f1a7 0302 	sub.w	r3, r7, #2
  4041c6:	bfd8      	it	le
  4041c8:	2401      	movle	r4, #1
  4041ca:	2b03      	cmp	r3, #3
  4041cc:	d821      	bhi.n	404212 <_dtoa_r+0x25c>
  4041ce:	e8df f003 	tbb	[pc, r3]
  4041d2:	0f06      	.short	0x0f06
  4041d4:	0402      	.short	0x0402
  4041d6:	2701      	movs	r7, #1
  4041d8:	e002      	b.n	4041e0 <_dtoa_r+0x22a>
  4041da:	2701      	movs	r7, #1
  4041dc:	e009      	b.n	4041f2 <_dtoa_r+0x23c>
  4041de:	2700      	movs	r7, #0
  4041e0:	970f      	str	r7, [sp, #60]	; 0x3c
  4041e2:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4041e4:	2f00      	cmp	r7, #0
  4041e6:	dd1e      	ble.n	404226 <_dtoa_r+0x270>
  4041e8:	970b      	str	r7, [sp, #44]	; 0x2c
  4041ea:	9707      	str	r7, [sp, #28]
  4041ec:	463b      	mov	r3, r7
  4041ee:	e01f      	b.n	404230 <_dtoa_r+0x27a>
  4041f0:	2700      	movs	r7, #0
  4041f2:	970f      	str	r7, [sp, #60]	; 0x3c
  4041f4:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4041f6:	444f      	add	r7, r9
  4041f8:	970b      	str	r7, [sp, #44]	; 0x2c
  4041fa:	3701      	adds	r7, #1
  4041fc:	463b      	mov	r3, r7
  4041fe:	9707      	str	r7, [sp, #28]
  404200:	2b01      	cmp	r3, #1
  404202:	bfb8      	it	lt
  404204:	2301      	movlt	r3, #1
  404206:	e013      	b.n	404230 <_dtoa_r+0x27a>
  404208:	2401      	movs	r4, #1
  40420a:	2700      	movs	r7, #0
  40420c:	9724      	str	r7, [sp, #144]	; 0x90
  40420e:	940f      	str	r4, [sp, #60]	; 0x3c
  404210:	e001      	b.n	404216 <_dtoa_r+0x260>
  404212:	2701      	movs	r7, #1
  404214:	970f      	str	r7, [sp, #60]	; 0x3c
  404216:	f04f 37ff 	mov.w	r7, #4294967295
  40421a:	970b      	str	r7, [sp, #44]	; 0x2c
  40421c:	9707      	str	r7, [sp, #28]
  40421e:	2700      	movs	r7, #0
  404220:	2312      	movs	r3, #18
  404222:	9725      	str	r7, [sp, #148]	; 0x94
  404224:	e004      	b.n	404230 <_dtoa_r+0x27a>
  404226:	2701      	movs	r7, #1
  404228:	970b      	str	r7, [sp, #44]	; 0x2c
  40422a:	9707      	str	r7, [sp, #28]
  40422c:	463b      	mov	r3, r7
  40422e:	9725      	str	r7, [sp, #148]	; 0x94
  404230:	2200      	movs	r2, #0
  404232:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  404236:	2204      	movs	r2, #4
  404238:	f102 0114 	add.w	r1, r2, #20
  40423c:	4299      	cmp	r1, r3
  40423e:	d821      	bhi.n	404284 <_dtoa_r+0x2ce>
  404240:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404244:	0052      	lsls	r2, r2, #1
  404246:	3101      	adds	r1, #1
  404248:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  40424c:	e7f4      	b.n	404238 <_dtoa_r+0x282>
  40424e:	bf00      	nop
  404250:	636f4361 	.word	0x636f4361
  404254:	3fd287a7 	.word	0x3fd287a7
  404258:	8b60c8b3 	.word	0x8b60c8b3
  40425c:	3fc68a28 	.word	0x3fc68a28
  404260:	509f79fb 	.word	0x509f79fb
  404264:	3fd34413 	.word	0x3fd34413
  404268:	7ff00000 	.word	0x7ff00000
  40426c:	00407b21 	.word	0x00407b21
  404270:	00407b18 	.word	0x00407b18
  404274:	00407af7 	.word	0x00407af7
  404278:	fffffbee 	.word	0xfffffbee
  40427c:	3ff80000 	.word	0x3ff80000
  404280:	00407b40 	.word	0x00407b40
  404284:	4650      	mov	r0, sl
  404286:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  40428a:	f001 fbe3 	bl	405a54 <_Balloc>
  40428e:	9f07      	ldr	r7, [sp, #28]
  404290:	9009      	str	r0, [sp, #36]	; 0x24
  404292:	2f0e      	cmp	r7, #14
  404294:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  404298:	f200 816a 	bhi.w	404570 <_dtoa_r+0x5ba>
  40429c:	2c00      	cmp	r4, #0
  40429e:	f000 8167 	beq.w	404570 <_dtoa_r+0x5ba>
  4042a2:	f1b9 0f00 	cmp.w	r9, #0
  4042a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4042aa:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4042ae:	dd31      	ble.n	404314 <_dtoa_r+0x35e>
  4042b0:	4a80      	ldr	r2, [pc, #512]	; (4044b4 <_dtoa_r+0x4fe>)
  4042b2:	f009 030f 	and.w	r3, r9, #15
  4042b6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4042ba:	ea4f 1429 	mov.w	r4, r9, asr #4
  4042be:	e9d3 0100 	ldrd	r0, r1, [r3]
  4042c2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4042c6:	06e0      	lsls	r0, r4, #27
  4042c8:	d50c      	bpl.n	4042e4 <_dtoa_r+0x32e>
  4042ca:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4042ce:	4b7a      	ldr	r3, [pc, #488]	; (4044b8 <_dtoa_r+0x502>)
  4042d0:	f004 040f 	and.w	r4, r4, #15
  4042d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4042d8:	f7fd fc58 	bl	401b8c <__aeabi_ddiv>
  4042dc:	2703      	movs	r7, #3
  4042de:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4042e2:	e000      	b.n	4042e6 <_dtoa_r+0x330>
  4042e4:	2702      	movs	r7, #2
  4042e6:	4d74      	ldr	r5, [pc, #464]	; (4044b8 <_dtoa_r+0x502>)
  4042e8:	b16c      	cbz	r4, 404306 <_dtoa_r+0x350>
  4042ea:	07e1      	lsls	r1, r4, #31
  4042ec:	d508      	bpl.n	404300 <_dtoa_r+0x34a>
  4042ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4042f2:	e9d5 2300 	ldrd	r2, r3, [r5]
  4042f6:	f7fd fb1f 	bl	401938 <__aeabi_dmul>
  4042fa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4042fe:	3701      	adds	r7, #1
  404300:	1064      	asrs	r4, r4, #1
  404302:	3508      	adds	r5, #8
  404304:	e7f0      	b.n	4042e8 <_dtoa_r+0x332>
  404306:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40430a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40430e:	f7fd fc3d 	bl	401b8c <__aeabi_ddiv>
  404312:	e01b      	b.n	40434c <_dtoa_r+0x396>
  404314:	f1c9 0400 	rsb	r4, r9, #0
  404318:	b1dc      	cbz	r4, 404352 <_dtoa_r+0x39c>
  40431a:	4b66      	ldr	r3, [pc, #408]	; (4044b4 <_dtoa_r+0x4fe>)
  40431c:	f004 020f 	and.w	r2, r4, #15
  404320:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404324:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404328:	e9d3 2300 	ldrd	r2, r3, [r3]
  40432c:	f7fd fb04 	bl	401938 <__aeabi_dmul>
  404330:	4d61      	ldr	r5, [pc, #388]	; (4044b8 <_dtoa_r+0x502>)
  404332:	1124      	asrs	r4, r4, #4
  404334:	2702      	movs	r7, #2
  404336:	b14c      	cbz	r4, 40434c <_dtoa_r+0x396>
  404338:	07e2      	lsls	r2, r4, #31
  40433a:	d504      	bpl.n	404346 <_dtoa_r+0x390>
  40433c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404340:	3701      	adds	r7, #1
  404342:	f7fd faf9 	bl	401938 <__aeabi_dmul>
  404346:	1064      	asrs	r4, r4, #1
  404348:	3508      	adds	r5, #8
  40434a:	e7f4      	b.n	404336 <_dtoa_r+0x380>
  40434c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404350:	e000      	b.n	404354 <_dtoa_r+0x39e>
  404352:	2702      	movs	r7, #2
  404354:	9914      	ldr	r1, [sp, #80]	; 0x50
  404356:	b1e9      	cbz	r1, 404394 <_dtoa_r+0x3de>
  404358:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  40435c:	2200      	movs	r2, #0
  40435e:	4620      	mov	r0, r4
  404360:	4629      	mov	r1, r5
  404362:	4b56      	ldr	r3, [pc, #344]	; (4044bc <_dtoa_r+0x506>)
  404364:	f003 f82a 	bl	4073bc <__aeabi_dcmplt>
  404368:	b1c8      	cbz	r0, 40439e <_dtoa_r+0x3e8>
  40436a:	9a07      	ldr	r2, [sp, #28]
  40436c:	b1e2      	cbz	r2, 4043a8 <_dtoa_r+0x3f2>
  40436e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404370:	2b00      	cmp	r3, #0
  404372:	f340 80f9 	ble.w	404568 <_dtoa_r+0x5b2>
  404376:	f109 30ff 	add.w	r0, r9, #4294967295
  40437a:	9010      	str	r0, [sp, #64]	; 0x40
  40437c:	4629      	mov	r1, r5
  40437e:	4620      	mov	r0, r4
  404380:	2200      	movs	r2, #0
  404382:	4b4f      	ldr	r3, [pc, #316]	; (4044c0 <_dtoa_r+0x50a>)
  404384:	f7fd fad8 	bl	401938 <__aeabi_dmul>
  404388:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40438c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40438e:	3701      	adds	r7, #1
  404390:	910c      	str	r1, [sp, #48]	; 0x30
  404392:	e00d      	b.n	4043b0 <_dtoa_r+0x3fa>
  404394:	9a07      	ldr	r2, [sp, #28]
  404396:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  40439a:	920c      	str	r2, [sp, #48]	; 0x30
  40439c:	e008      	b.n	4043b0 <_dtoa_r+0x3fa>
  40439e:	9b07      	ldr	r3, [sp, #28]
  4043a0:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4043a4:	930c      	str	r3, [sp, #48]	; 0x30
  4043a6:	e003      	b.n	4043b0 <_dtoa_r+0x3fa>
  4043a8:	9807      	ldr	r0, [sp, #28]
  4043aa:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4043ae:	900c      	str	r0, [sp, #48]	; 0x30
  4043b0:	4638      	mov	r0, r7
  4043b2:	f7fd fa5b 	bl	40186c <__aeabi_i2d>
  4043b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4043ba:	f7fd fabd 	bl	401938 <__aeabi_dmul>
  4043be:	2200      	movs	r2, #0
  4043c0:	4b40      	ldr	r3, [pc, #256]	; (4044c4 <_dtoa_r+0x50e>)
  4043c2:	f7fd f907 	bl	4015d4 <__adddf3>
  4043c6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4043c8:	4604      	mov	r4, r0
  4043ca:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4043ce:	b9cf      	cbnz	r7, 404404 <_dtoa_r+0x44e>
  4043d0:	2200      	movs	r2, #0
  4043d2:	4b3d      	ldr	r3, [pc, #244]	; (4044c8 <_dtoa_r+0x512>)
  4043d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4043d8:	f7fd f8fa 	bl	4015d0 <__aeabi_dsub>
  4043dc:	4622      	mov	r2, r4
  4043de:	462b      	mov	r3, r5
  4043e0:	4606      	mov	r6, r0
  4043e2:	460f      	mov	r7, r1
  4043e4:	f003 f808 	bl	4073f8 <__aeabi_dcmpgt>
  4043e8:	2800      	cmp	r0, #0
  4043ea:	f040 8252 	bne.w	404892 <_dtoa_r+0x8dc>
  4043ee:	4622      	mov	r2, r4
  4043f0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4043f4:	4630      	mov	r0, r6
  4043f6:	4639      	mov	r1, r7
  4043f8:	f002 ffe0 	bl	4073bc <__aeabi_dcmplt>
  4043fc:	2800      	cmp	r0, #0
  4043fe:	f040 823e 	bne.w	40487e <_dtoa_r+0x8c8>
  404402:	e0b1      	b.n	404568 <_dtoa_r+0x5b2>
  404404:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404406:	4b2b      	ldr	r3, [pc, #172]	; (4044b4 <_dtoa_r+0x4fe>)
  404408:	1e7a      	subs	r2, r7, #1
  40440a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  40440c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404410:	2f00      	cmp	r7, #0
  404412:	d05d      	beq.n	4044d0 <_dtoa_r+0x51a>
  404414:	e9d3 2300 	ldrd	r2, r3, [r3]
  404418:	2000      	movs	r0, #0
  40441a:	492c      	ldr	r1, [pc, #176]	; (4044cc <_dtoa_r+0x516>)
  40441c:	f7fd fbb6 	bl	401b8c <__aeabi_ddiv>
  404420:	4622      	mov	r2, r4
  404422:	462b      	mov	r3, r5
  404424:	f7fd f8d4 	bl	4015d0 <__aeabi_dsub>
  404428:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40442c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404430:	4604      	mov	r4, r0
  404432:	460d      	mov	r5, r1
  404434:	4639      	mov	r1, r7
  404436:	4630      	mov	r0, r6
  404438:	f002 ffe8 	bl	40740c <__aeabi_d2iz>
  40443c:	9002      	str	r0, [sp, #8]
  40443e:	f7fd fa15 	bl	40186c <__aeabi_i2d>
  404442:	4602      	mov	r2, r0
  404444:	460b      	mov	r3, r1
  404446:	4630      	mov	r0, r6
  404448:	4639      	mov	r1, r7
  40444a:	f7fd f8c1 	bl	4015d0 <__aeabi_dsub>
  40444e:	f8dd c008 	ldr.w	ip, [sp, #8]
  404452:	4622      	mov	r2, r4
  404454:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  404458:	f808 3b01 	strb.w	r3, [r8], #1
  40445c:	462b      	mov	r3, r5
  40445e:	4606      	mov	r6, r0
  404460:	460f      	mov	r7, r1
  404462:	f002 ffab 	bl	4073bc <__aeabi_dcmplt>
  404466:	2800      	cmp	r0, #0
  404468:	f040 833a 	bne.w	404ae0 <_dtoa_r+0xb2a>
  40446c:	4632      	mov	r2, r6
  40446e:	463b      	mov	r3, r7
  404470:	2000      	movs	r0, #0
  404472:	4912      	ldr	r1, [pc, #72]	; (4044bc <_dtoa_r+0x506>)
  404474:	f7fd f8ac 	bl	4015d0 <__aeabi_dsub>
  404478:	4622      	mov	r2, r4
  40447a:	462b      	mov	r3, r5
  40447c:	f002 ff9e 	bl	4073bc <__aeabi_dcmplt>
  404480:	2800      	cmp	r0, #0
  404482:	f040 80d4 	bne.w	40462e <_dtoa_r+0x678>
  404486:	9809      	ldr	r0, [sp, #36]	; 0x24
  404488:	990c      	ldr	r1, [sp, #48]	; 0x30
  40448a:	ebc0 0308 	rsb	r3, r0, r8
  40448e:	428b      	cmp	r3, r1
  404490:	da6a      	bge.n	404568 <_dtoa_r+0x5b2>
  404492:	4620      	mov	r0, r4
  404494:	4629      	mov	r1, r5
  404496:	2200      	movs	r2, #0
  404498:	4b09      	ldr	r3, [pc, #36]	; (4044c0 <_dtoa_r+0x50a>)
  40449a:	f7fd fa4d 	bl	401938 <__aeabi_dmul>
  40449e:	2200      	movs	r2, #0
  4044a0:	4604      	mov	r4, r0
  4044a2:	460d      	mov	r5, r1
  4044a4:	4630      	mov	r0, r6
  4044a6:	4639      	mov	r1, r7
  4044a8:	4b05      	ldr	r3, [pc, #20]	; (4044c0 <_dtoa_r+0x50a>)
  4044aa:	f7fd fa45 	bl	401938 <__aeabi_dmul>
  4044ae:	4606      	mov	r6, r0
  4044b0:	460f      	mov	r7, r1
  4044b2:	e7bf      	b.n	404434 <_dtoa_r+0x47e>
  4044b4:	00407b40 	.word	0x00407b40
  4044b8:	00407c30 	.word	0x00407c30
  4044bc:	3ff00000 	.word	0x3ff00000
  4044c0:	40240000 	.word	0x40240000
  4044c4:	401c0000 	.word	0x401c0000
  4044c8:	40140000 	.word	0x40140000
  4044cc:	3fe00000 	.word	0x3fe00000
  4044d0:	4622      	mov	r2, r4
  4044d2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4044d6:	462b      	mov	r3, r5
  4044d8:	f7fd fa2e 	bl	401938 <__aeabi_dmul>
  4044dc:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  4044e0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4044e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4044e6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4044ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4044ec:	4490      	add	r8, r2
  4044ee:	4639      	mov	r1, r7
  4044f0:	4630      	mov	r0, r6
  4044f2:	f002 ff8b 	bl	40740c <__aeabi_d2iz>
  4044f6:	4605      	mov	r5, r0
  4044f8:	f7fd f9b8 	bl	40186c <__aeabi_i2d>
  4044fc:	4602      	mov	r2, r0
  4044fe:	460b      	mov	r3, r1
  404500:	4630      	mov	r0, r6
  404502:	4639      	mov	r1, r7
  404504:	f7fd f864 	bl	4015d0 <__aeabi_dsub>
  404508:	3530      	adds	r5, #48	; 0x30
  40450a:	f804 5b01 	strb.w	r5, [r4], #1
  40450e:	4544      	cmp	r4, r8
  404510:	4606      	mov	r6, r0
  404512:	460f      	mov	r7, r1
  404514:	d121      	bne.n	40455a <_dtoa_r+0x5a4>
  404516:	2200      	movs	r2, #0
  404518:	4b87      	ldr	r3, [pc, #540]	; (404738 <_dtoa_r+0x782>)
  40451a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40451e:	f7fd f859 	bl	4015d4 <__adddf3>
  404522:	4602      	mov	r2, r0
  404524:	460b      	mov	r3, r1
  404526:	4630      	mov	r0, r6
  404528:	4639      	mov	r1, r7
  40452a:	f002 ff65 	bl	4073f8 <__aeabi_dcmpgt>
  40452e:	2800      	cmp	r0, #0
  404530:	d17d      	bne.n	40462e <_dtoa_r+0x678>
  404532:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404536:	2000      	movs	r0, #0
  404538:	497f      	ldr	r1, [pc, #508]	; (404738 <_dtoa_r+0x782>)
  40453a:	f7fd f849 	bl	4015d0 <__aeabi_dsub>
  40453e:	4602      	mov	r2, r0
  404540:	460b      	mov	r3, r1
  404542:	4630      	mov	r0, r6
  404544:	4639      	mov	r1, r7
  404546:	f002 ff39 	bl	4073bc <__aeabi_dcmplt>
  40454a:	b168      	cbz	r0, 404568 <_dtoa_r+0x5b2>
  40454c:	46a0      	mov	r8, r4
  40454e:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  404552:	3c01      	subs	r4, #1
  404554:	2b30      	cmp	r3, #48	; 0x30
  404556:	d0f9      	beq.n	40454c <_dtoa_r+0x596>
  404558:	e2c2      	b.n	404ae0 <_dtoa_r+0xb2a>
  40455a:	2200      	movs	r2, #0
  40455c:	4b77      	ldr	r3, [pc, #476]	; (40473c <_dtoa_r+0x786>)
  40455e:	f7fd f9eb 	bl	401938 <__aeabi_dmul>
  404562:	4606      	mov	r6, r0
  404564:	460f      	mov	r7, r1
  404566:	e7c2      	b.n	4044ee <_dtoa_r+0x538>
  404568:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40456c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404570:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404572:	2b00      	cmp	r3, #0
  404574:	db7c      	blt.n	404670 <_dtoa_r+0x6ba>
  404576:	f1b9 0f0e 	cmp.w	r9, #14
  40457a:	dc79      	bgt.n	404670 <_dtoa_r+0x6ba>
  40457c:	4b70      	ldr	r3, [pc, #448]	; (404740 <_dtoa_r+0x78a>)
  40457e:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404580:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404584:	2f00      	cmp	r7, #0
  404586:	e9d3 4500 	ldrd	r4, r5, [r3]
  40458a:	da14      	bge.n	4045b6 <_dtoa_r+0x600>
  40458c:	9f07      	ldr	r7, [sp, #28]
  40458e:	2f00      	cmp	r7, #0
  404590:	dc11      	bgt.n	4045b6 <_dtoa_r+0x600>
  404592:	f040 8176 	bne.w	404882 <_dtoa_r+0x8cc>
  404596:	4620      	mov	r0, r4
  404598:	4629      	mov	r1, r5
  40459a:	2200      	movs	r2, #0
  40459c:	4b69      	ldr	r3, [pc, #420]	; (404744 <_dtoa_r+0x78e>)
  40459e:	f7fd f9cb 	bl	401938 <__aeabi_dmul>
  4045a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4045a6:	f002 ff1d 	bl	4073e4 <__aeabi_dcmpge>
  4045aa:	9d07      	ldr	r5, [sp, #28]
  4045ac:	462c      	mov	r4, r5
  4045ae:	2800      	cmp	r0, #0
  4045b0:	f040 8169 	bne.w	404886 <_dtoa_r+0x8d0>
  4045b4:	e171      	b.n	40489a <_dtoa_r+0x8e4>
  4045b6:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4045ba:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  4045be:	4622      	mov	r2, r4
  4045c0:	462b      	mov	r3, r5
  4045c2:	4630      	mov	r0, r6
  4045c4:	4639      	mov	r1, r7
  4045c6:	f7fd fae1 	bl	401b8c <__aeabi_ddiv>
  4045ca:	f002 ff1f 	bl	40740c <__aeabi_d2iz>
  4045ce:	9004      	str	r0, [sp, #16]
  4045d0:	f7fd f94c 	bl	40186c <__aeabi_i2d>
  4045d4:	4622      	mov	r2, r4
  4045d6:	462b      	mov	r3, r5
  4045d8:	f7fd f9ae 	bl	401938 <__aeabi_dmul>
  4045dc:	4602      	mov	r2, r0
  4045de:	460b      	mov	r3, r1
  4045e0:	4630      	mov	r0, r6
  4045e2:	4639      	mov	r1, r7
  4045e4:	f7fc fff4 	bl	4015d0 <__aeabi_dsub>
  4045e8:	9f04      	ldr	r7, [sp, #16]
  4045ea:	4602      	mov	r2, r0
  4045ec:	f107 0630 	add.w	r6, r7, #48	; 0x30
  4045f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4045f2:	f808 6b01 	strb.w	r6, [r8], #1
  4045f6:	ebc7 0608 	rsb	r6, r7, r8
  4045fa:	9f07      	ldr	r7, [sp, #28]
  4045fc:	460b      	mov	r3, r1
  4045fe:	42be      	cmp	r6, r7
  404600:	d129      	bne.n	404656 <_dtoa_r+0x6a0>
  404602:	f7fc ffe7 	bl	4015d4 <__adddf3>
  404606:	4622      	mov	r2, r4
  404608:	462b      	mov	r3, r5
  40460a:	4606      	mov	r6, r0
  40460c:	460f      	mov	r7, r1
  40460e:	f002 fef3 	bl	4073f8 <__aeabi_dcmpgt>
  404612:	b970      	cbnz	r0, 404632 <_dtoa_r+0x67c>
  404614:	4630      	mov	r0, r6
  404616:	4639      	mov	r1, r7
  404618:	4622      	mov	r2, r4
  40461a:	462b      	mov	r3, r5
  40461c:	f002 fec4 	bl	4073a8 <__aeabi_dcmpeq>
  404620:	2800      	cmp	r0, #0
  404622:	f000 825f 	beq.w	404ae4 <_dtoa_r+0xb2e>
  404626:	9f04      	ldr	r7, [sp, #16]
  404628:	07fb      	lsls	r3, r7, #31
  40462a:	d402      	bmi.n	404632 <_dtoa_r+0x67c>
  40462c:	e25a      	b.n	404ae4 <_dtoa_r+0xb2e>
  40462e:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  404632:	4643      	mov	r3, r8
  404634:	4698      	mov	r8, r3
  404636:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  40463a:	3b01      	subs	r3, #1
  40463c:	2a39      	cmp	r2, #57	; 0x39
  40463e:	d106      	bne.n	40464e <_dtoa_r+0x698>
  404640:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404642:	429f      	cmp	r7, r3
  404644:	d1f6      	bne.n	404634 <_dtoa_r+0x67e>
  404646:	2230      	movs	r2, #48	; 0x30
  404648:	f109 0901 	add.w	r9, r9, #1
  40464c:	703a      	strb	r2, [r7, #0]
  40464e:	781a      	ldrb	r2, [r3, #0]
  404650:	3201      	adds	r2, #1
  404652:	701a      	strb	r2, [r3, #0]
  404654:	e246      	b.n	404ae4 <_dtoa_r+0xb2e>
  404656:	2200      	movs	r2, #0
  404658:	4b38      	ldr	r3, [pc, #224]	; (40473c <_dtoa_r+0x786>)
  40465a:	f7fd f96d 	bl	401938 <__aeabi_dmul>
  40465e:	2200      	movs	r2, #0
  404660:	2300      	movs	r3, #0
  404662:	4606      	mov	r6, r0
  404664:	460f      	mov	r7, r1
  404666:	f002 fe9f 	bl	4073a8 <__aeabi_dcmpeq>
  40466a:	2800      	cmp	r0, #0
  40466c:	d0a7      	beq.n	4045be <_dtoa_r+0x608>
  40466e:	e239      	b.n	404ae4 <_dtoa_r+0xb2e>
  404670:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404672:	2f00      	cmp	r7, #0
  404674:	d030      	beq.n	4046d8 <_dtoa_r+0x722>
  404676:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404678:	2f01      	cmp	r7, #1
  40467a:	dc0a      	bgt.n	404692 <_dtoa_r+0x6dc>
  40467c:	9f15      	ldr	r7, [sp, #84]	; 0x54
  40467e:	b117      	cbz	r7, 404686 <_dtoa_r+0x6d0>
  404680:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404684:	e002      	b.n	40468c <_dtoa_r+0x6d6>
  404686:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404688:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40468c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40468e:	9e08      	ldr	r6, [sp, #32]
  404690:	e016      	b.n	4046c0 <_dtoa_r+0x70a>
  404692:	9f07      	ldr	r7, [sp, #28]
  404694:	1e7d      	subs	r5, r7, #1
  404696:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404698:	42af      	cmp	r7, r5
  40469a:	db01      	blt.n	4046a0 <_dtoa_r+0x6ea>
  40469c:	1b7d      	subs	r5, r7, r5
  40469e:	e006      	b.n	4046ae <_dtoa_r+0x6f8>
  4046a0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4046a2:	950e      	str	r5, [sp, #56]	; 0x38
  4046a4:	1beb      	subs	r3, r5, r7
  4046a6:	9f11      	ldr	r7, [sp, #68]	; 0x44
  4046a8:	2500      	movs	r5, #0
  4046aa:	441f      	add	r7, r3
  4046ac:	9711      	str	r7, [sp, #68]	; 0x44
  4046ae:	9f07      	ldr	r7, [sp, #28]
  4046b0:	2f00      	cmp	r7, #0
  4046b2:	da03      	bge.n	4046bc <_dtoa_r+0x706>
  4046b4:	9808      	ldr	r0, [sp, #32]
  4046b6:	2300      	movs	r3, #0
  4046b8:	1bc6      	subs	r6, r0, r7
  4046ba:	e001      	b.n	4046c0 <_dtoa_r+0x70a>
  4046bc:	9e08      	ldr	r6, [sp, #32]
  4046be:	9b07      	ldr	r3, [sp, #28]
  4046c0:	9f08      	ldr	r7, [sp, #32]
  4046c2:	4650      	mov	r0, sl
  4046c4:	441f      	add	r7, r3
  4046c6:	9708      	str	r7, [sp, #32]
  4046c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4046ca:	2101      	movs	r1, #1
  4046cc:	441f      	add	r7, r3
  4046ce:	970a      	str	r7, [sp, #40]	; 0x28
  4046d0:	f001 fab8 	bl	405c44 <__i2b>
  4046d4:	4604      	mov	r4, r0
  4046d6:	e002      	b.n	4046de <_dtoa_r+0x728>
  4046d8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4046da:	9e08      	ldr	r6, [sp, #32]
  4046dc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4046de:	b16e      	cbz	r6, 4046fc <_dtoa_r+0x746>
  4046e0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4046e2:	2f00      	cmp	r7, #0
  4046e4:	dd0a      	ble.n	4046fc <_dtoa_r+0x746>
  4046e6:	463b      	mov	r3, r7
  4046e8:	9f08      	ldr	r7, [sp, #32]
  4046ea:	42b3      	cmp	r3, r6
  4046ec:	bfa8      	it	ge
  4046ee:	4633      	movge	r3, r6
  4046f0:	1aff      	subs	r7, r7, r3
  4046f2:	9708      	str	r7, [sp, #32]
  4046f4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4046f6:	1af6      	subs	r6, r6, r3
  4046f8:	1aff      	subs	r7, r7, r3
  4046fa:	970a      	str	r7, [sp, #40]	; 0x28
  4046fc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4046fe:	2f00      	cmp	r7, #0
  404700:	dd28      	ble.n	404754 <_dtoa_r+0x79e>
  404702:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404704:	b307      	cbz	r7, 404748 <_dtoa_r+0x792>
  404706:	2d00      	cmp	r5, #0
  404708:	dd10      	ble.n	40472c <_dtoa_r+0x776>
  40470a:	4621      	mov	r1, r4
  40470c:	462a      	mov	r2, r5
  40470e:	4650      	mov	r0, sl
  404710:	f001 fb39 	bl	405d86 <__pow5mult>
  404714:	4604      	mov	r4, r0
  404716:	465a      	mov	r2, fp
  404718:	4621      	mov	r1, r4
  40471a:	4650      	mov	r0, sl
  40471c:	f001 fa9b 	bl	405c56 <__multiply>
  404720:	4659      	mov	r1, fp
  404722:	4607      	mov	r7, r0
  404724:	4650      	mov	r0, sl
  404726:	f001 f9bb 	bl	405aa0 <_Bfree>
  40472a:	46bb      	mov	fp, r7
  40472c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40472e:	1b7a      	subs	r2, r7, r5
  404730:	d010      	beq.n	404754 <_dtoa_r+0x79e>
  404732:	4650      	mov	r0, sl
  404734:	4659      	mov	r1, fp
  404736:	e00a      	b.n	40474e <_dtoa_r+0x798>
  404738:	3fe00000 	.word	0x3fe00000
  40473c:	40240000 	.word	0x40240000
  404740:	00407b40 	.word	0x00407b40
  404744:	40140000 	.word	0x40140000
  404748:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40474a:	4650      	mov	r0, sl
  40474c:	4659      	mov	r1, fp
  40474e:	f001 fb1a 	bl	405d86 <__pow5mult>
  404752:	4683      	mov	fp, r0
  404754:	4650      	mov	r0, sl
  404756:	2101      	movs	r1, #1
  404758:	f001 fa74 	bl	405c44 <__i2b>
  40475c:	9f11      	ldr	r7, [sp, #68]	; 0x44
  40475e:	4605      	mov	r5, r0
  404760:	2f00      	cmp	r7, #0
  404762:	dd05      	ble.n	404770 <_dtoa_r+0x7ba>
  404764:	4629      	mov	r1, r5
  404766:	4650      	mov	r0, sl
  404768:	463a      	mov	r2, r7
  40476a:	f001 fb0c 	bl	405d86 <__pow5mult>
  40476e:	4605      	mov	r5, r0
  404770:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404772:	2f01      	cmp	r7, #1
  404774:	dc12      	bgt.n	40479c <_dtoa_r+0x7e6>
  404776:	9804      	ldr	r0, [sp, #16]
  404778:	b980      	cbnz	r0, 40479c <_dtoa_r+0x7e6>
  40477a:	9905      	ldr	r1, [sp, #20]
  40477c:	f3c1 0313 	ubfx	r3, r1, #0, #20
  404780:	b973      	cbnz	r3, 4047a0 <_dtoa_r+0x7ea>
  404782:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  404786:	0d3f      	lsrs	r7, r7, #20
  404788:	053f      	lsls	r7, r7, #20
  40478a:	b157      	cbz	r7, 4047a2 <_dtoa_r+0x7ec>
  40478c:	9f08      	ldr	r7, [sp, #32]
  40478e:	3701      	adds	r7, #1
  404790:	9708      	str	r7, [sp, #32]
  404792:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404794:	3701      	adds	r7, #1
  404796:	970a      	str	r7, [sp, #40]	; 0x28
  404798:	2701      	movs	r7, #1
  40479a:	e002      	b.n	4047a2 <_dtoa_r+0x7ec>
  40479c:	2700      	movs	r7, #0
  40479e:	e000      	b.n	4047a2 <_dtoa_r+0x7ec>
  4047a0:	9f04      	ldr	r7, [sp, #16]
  4047a2:	9811      	ldr	r0, [sp, #68]	; 0x44
  4047a4:	b140      	cbz	r0, 4047b8 <_dtoa_r+0x802>
  4047a6:	692b      	ldr	r3, [r5, #16]
  4047a8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4047ac:	6918      	ldr	r0, [r3, #16]
  4047ae:	f001 f9fc 	bl	405baa <__hi0bits>
  4047b2:	f1c0 0020 	rsb	r0, r0, #32
  4047b6:	e000      	b.n	4047ba <_dtoa_r+0x804>
  4047b8:	2001      	movs	r0, #1
  4047ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4047bc:	4403      	add	r3, r0
  4047be:	f013 031f 	ands.w	r3, r3, #31
  4047c2:	d00f      	beq.n	4047e4 <_dtoa_r+0x82e>
  4047c4:	f1c3 0220 	rsb	r2, r3, #32
  4047c8:	2a04      	cmp	r2, #4
  4047ca:	dd09      	ble.n	4047e0 <_dtoa_r+0x82a>
  4047cc:	9908      	ldr	r1, [sp, #32]
  4047ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4047d0:	f1c3 031c 	rsb	r3, r3, #28
  4047d4:	4419      	add	r1, r3
  4047d6:	441a      	add	r2, r3
  4047d8:	9108      	str	r1, [sp, #32]
  4047da:	441e      	add	r6, r3
  4047dc:	920a      	str	r2, [sp, #40]	; 0x28
  4047de:	e009      	b.n	4047f4 <_dtoa_r+0x83e>
  4047e0:	d008      	beq.n	4047f4 <_dtoa_r+0x83e>
  4047e2:	4613      	mov	r3, r2
  4047e4:	9808      	ldr	r0, [sp, #32]
  4047e6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4047e8:	331c      	adds	r3, #28
  4047ea:	4418      	add	r0, r3
  4047ec:	4419      	add	r1, r3
  4047ee:	9008      	str	r0, [sp, #32]
  4047f0:	441e      	add	r6, r3
  4047f2:	910a      	str	r1, [sp, #40]	; 0x28
  4047f4:	9a08      	ldr	r2, [sp, #32]
  4047f6:	2a00      	cmp	r2, #0
  4047f8:	dd04      	ble.n	404804 <_dtoa_r+0x84e>
  4047fa:	4659      	mov	r1, fp
  4047fc:	4650      	mov	r0, sl
  4047fe:	f001 fb01 	bl	405e04 <__lshift>
  404802:	4683      	mov	fp, r0
  404804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404806:	2b00      	cmp	r3, #0
  404808:	dd05      	ble.n	404816 <_dtoa_r+0x860>
  40480a:	4629      	mov	r1, r5
  40480c:	4650      	mov	r0, sl
  40480e:	461a      	mov	r2, r3
  404810:	f001 faf8 	bl	405e04 <__lshift>
  404814:	4605      	mov	r5, r0
  404816:	9814      	ldr	r0, [sp, #80]	; 0x50
  404818:	b1e0      	cbz	r0, 404854 <_dtoa_r+0x89e>
  40481a:	4658      	mov	r0, fp
  40481c:	4629      	mov	r1, r5
  40481e:	f001 fb44 	bl	405eaa <__mcmp>
  404822:	2800      	cmp	r0, #0
  404824:	da16      	bge.n	404854 <_dtoa_r+0x89e>
  404826:	4659      	mov	r1, fp
  404828:	4650      	mov	r0, sl
  40482a:	220a      	movs	r2, #10
  40482c:	2300      	movs	r3, #0
  40482e:	f001 f940 	bl	405ab2 <__multadd>
  404832:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404834:	f109 39ff 	add.w	r9, r9, #4294967295
  404838:	4683      	mov	fp, r0
  40483a:	b149      	cbz	r1, 404850 <_dtoa_r+0x89a>
  40483c:	4621      	mov	r1, r4
  40483e:	220a      	movs	r2, #10
  404840:	4650      	mov	r0, sl
  404842:	2300      	movs	r3, #0
  404844:	f001 f935 	bl	405ab2 <__multadd>
  404848:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40484a:	4604      	mov	r4, r0
  40484c:	9207      	str	r2, [sp, #28]
  40484e:	e001      	b.n	404854 <_dtoa_r+0x89e>
  404850:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404852:	9307      	str	r3, [sp, #28]
  404854:	9807      	ldr	r0, [sp, #28]
  404856:	2800      	cmp	r0, #0
  404858:	dc29      	bgt.n	4048ae <_dtoa_r+0x8f8>
  40485a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40485c:	2902      	cmp	r1, #2
  40485e:	dd26      	ble.n	4048ae <_dtoa_r+0x8f8>
  404860:	b988      	cbnz	r0, 404886 <_dtoa_r+0x8d0>
  404862:	4629      	mov	r1, r5
  404864:	2205      	movs	r2, #5
  404866:	9b07      	ldr	r3, [sp, #28]
  404868:	4650      	mov	r0, sl
  40486a:	f001 f922 	bl	405ab2 <__multadd>
  40486e:	4605      	mov	r5, r0
  404870:	4629      	mov	r1, r5
  404872:	4658      	mov	r0, fp
  404874:	f001 fb19 	bl	405eaa <__mcmp>
  404878:	2800      	cmp	r0, #0
  40487a:	dc0e      	bgt.n	40489a <_dtoa_r+0x8e4>
  40487c:	e003      	b.n	404886 <_dtoa_r+0x8d0>
  40487e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404880:	e000      	b.n	404884 <_dtoa_r+0x8ce>
  404882:	2500      	movs	r5, #0
  404884:	462c      	mov	r4, r5
  404886:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404888:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40488c:	ea6f 0907 	mvn.w	r9, r7
  404890:	e00a      	b.n	4048a8 <_dtoa_r+0x8f2>
  404892:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404894:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  404898:	462c      	mov	r4, r5
  40489a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40489c:	2331      	movs	r3, #49	; 0x31
  40489e:	f107 0801 	add.w	r8, r7, #1
  4048a2:	703b      	strb	r3, [r7, #0]
  4048a4:	f109 0901 	add.w	r9, r9, #1
  4048a8:	4627      	mov	r7, r4
  4048aa:	2400      	movs	r4, #0
  4048ac:	e107      	b.n	404abe <_dtoa_r+0xb08>
  4048ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4048b0:	2800      	cmp	r0, #0
  4048b2:	f000 80bb 	beq.w	404a2c <_dtoa_r+0xa76>
  4048b6:	2e00      	cmp	r6, #0
  4048b8:	dd05      	ble.n	4048c6 <_dtoa_r+0x910>
  4048ba:	4621      	mov	r1, r4
  4048bc:	4650      	mov	r0, sl
  4048be:	4632      	mov	r2, r6
  4048c0:	f001 faa0 	bl	405e04 <__lshift>
  4048c4:	4604      	mov	r4, r0
  4048c6:	b19f      	cbz	r7, 4048f0 <_dtoa_r+0x93a>
  4048c8:	6861      	ldr	r1, [r4, #4]
  4048ca:	4650      	mov	r0, sl
  4048cc:	f001 f8c2 	bl	405a54 <_Balloc>
  4048d0:	6922      	ldr	r2, [r4, #16]
  4048d2:	4606      	mov	r6, r0
  4048d4:	3202      	adds	r2, #2
  4048d6:	f104 010c 	add.w	r1, r4, #12
  4048da:	0092      	lsls	r2, r2, #2
  4048dc:	300c      	adds	r0, #12
  4048de:	f001 f893 	bl	405a08 <memcpy>
  4048e2:	4650      	mov	r0, sl
  4048e4:	4631      	mov	r1, r6
  4048e6:	2201      	movs	r2, #1
  4048e8:	f001 fa8c 	bl	405e04 <__lshift>
  4048ec:	4607      	mov	r7, r0
  4048ee:	e000      	b.n	4048f2 <_dtoa_r+0x93c>
  4048f0:	4627      	mov	r7, r4
  4048f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4048f4:	4629      	mov	r1, r5
  4048f6:	4658      	mov	r0, fp
  4048f8:	f7ff face 	bl	403e98 <quorem>
  4048fc:	4621      	mov	r1, r4
  4048fe:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  404902:	4680      	mov	r8, r0
  404904:	4658      	mov	r0, fp
  404906:	f8cd c008 	str.w	ip, [sp, #8]
  40490a:	f001 face 	bl	405eaa <__mcmp>
  40490e:	463a      	mov	r2, r7
  404910:	9008      	str	r0, [sp, #32]
  404912:	4629      	mov	r1, r5
  404914:	4650      	mov	r0, sl
  404916:	f001 fae5 	bl	405ee4 <__mdiff>
  40491a:	68c3      	ldr	r3, [r0, #12]
  40491c:	4602      	mov	r2, r0
  40491e:	f8dd c008 	ldr.w	ip, [sp, #8]
  404922:	b94b      	cbnz	r3, 404938 <_dtoa_r+0x982>
  404924:	4611      	mov	r1, r2
  404926:	4658      	mov	r0, fp
  404928:	9203      	str	r2, [sp, #12]
  40492a:	f001 fabe 	bl	405eaa <__mcmp>
  40492e:	9a03      	ldr	r2, [sp, #12]
  404930:	4603      	mov	r3, r0
  404932:	f8dd c008 	ldr.w	ip, [sp, #8]
  404936:	e000      	b.n	40493a <_dtoa_r+0x984>
  404938:	2301      	movs	r3, #1
  40493a:	4650      	mov	r0, sl
  40493c:	4611      	mov	r1, r2
  40493e:	9303      	str	r3, [sp, #12]
  404940:	f8cd c008 	str.w	ip, [sp, #8]
  404944:	f001 f8ac 	bl	405aa0 <_Bfree>
  404948:	9b03      	ldr	r3, [sp, #12]
  40494a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40494e:	b963      	cbnz	r3, 40496a <_dtoa_r+0x9b4>
  404950:	9924      	ldr	r1, [sp, #144]	; 0x90
  404952:	b951      	cbnz	r1, 40496a <_dtoa_r+0x9b4>
  404954:	9804      	ldr	r0, [sp, #16]
  404956:	f000 0201 	and.w	r2, r0, #1
  40495a:	b932      	cbnz	r2, 40496a <_dtoa_r+0x9b4>
  40495c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404960:	d035      	beq.n	4049ce <_dtoa_r+0xa18>
  404962:	9b08      	ldr	r3, [sp, #32]
  404964:	2b00      	cmp	r3, #0
  404966:	dc24      	bgt.n	4049b2 <_dtoa_r+0x9fc>
  404968:	e025      	b.n	4049b6 <_dtoa_r+0xa00>
  40496a:	9808      	ldr	r0, [sp, #32]
  40496c:	2800      	cmp	r0, #0
  40496e:	da02      	bge.n	404976 <_dtoa_r+0x9c0>
  404970:	2b00      	cmp	r3, #0
  404972:	dc08      	bgt.n	404986 <_dtoa_r+0x9d0>
  404974:	e01f      	b.n	4049b6 <_dtoa_r+0xa00>
  404976:	d123      	bne.n	4049c0 <_dtoa_r+0xa0a>
  404978:	9924      	ldr	r1, [sp, #144]	; 0x90
  40497a:	bb09      	cbnz	r1, 4049c0 <_dtoa_r+0xa0a>
  40497c:	9804      	ldr	r0, [sp, #16]
  40497e:	f000 0201 	and.w	r2, r0, #1
  404982:	b9ea      	cbnz	r2, 4049c0 <_dtoa_r+0xa0a>
  404984:	e7f4      	b.n	404970 <_dtoa_r+0x9ba>
  404986:	4659      	mov	r1, fp
  404988:	2201      	movs	r2, #1
  40498a:	4650      	mov	r0, sl
  40498c:	f8cd c008 	str.w	ip, [sp, #8]
  404990:	f001 fa38 	bl	405e04 <__lshift>
  404994:	4629      	mov	r1, r5
  404996:	4683      	mov	fp, r0
  404998:	f001 fa87 	bl	405eaa <__mcmp>
  40499c:	2800      	cmp	r0, #0
  40499e:	f8dd c008 	ldr.w	ip, [sp, #8]
  4049a2:	dc03      	bgt.n	4049ac <_dtoa_r+0x9f6>
  4049a4:	d107      	bne.n	4049b6 <_dtoa_r+0xa00>
  4049a6:	f01c 0f01 	tst.w	ip, #1
  4049aa:	d004      	beq.n	4049b6 <_dtoa_r+0xa00>
  4049ac:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4049b0:	d00d      	beq.n	4049ce <_dtoa_r+0xa18>
  4049b2:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  4049b6:	f106 0801 	add.w	r8, r6, #1
  4049ba:	f886 c000 	strb.w	ip, [r6]
  4049be:	e07e      	b.n	404abe <_dtoa_r+0xb08>
  4049c0:	2b00      	cmp	r3, #0
  4049c2:	f106 0801 	add.w	r8, r6, #1
  4049c6:	dd09      	ble.n	4049dc <_dtoa_r+0xa26>
  4049c8:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4049cc:	d103      	bne.n	4049d6 <_dtoa_r+0xa20>
  4049ce:	2339      	movs	r3, #57	; 0x39
  4049d0:	7033      	strb	r3, [r6, #0]
  4049d2:	3601      	adds	r6, #1
  4049d4:	e05b      	b.n	404a8e <_dtoa_r+0xad8>
  4049d6:	f10c 0301 	add.w	r3, ip, #1
  4049da:	e068      	b.n	404aae <_dtoa_r+0xaf8>
  4049dc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4049de:	9a07      	ldr	r2, [sp, #28]
  4049e0:	ebc1 0308 	rsb	r3, r1, r8
  4049e4:	4646      	mov	r6, r8
  4049e6:	4293      	cmp	r3, r2
  4049e8:	f806 cc01 	strb.w	ip, [r6, #-1]
  4049ec:	d03c      	beq.n	404a68 <_dtoa_r+0xab2>
  4049ee:	4659      	mov	r1, fp
  4049f0:	220a      	movs	r2, #10
  4049f2:	2300      	movs	r3, #0
  4049f4:	4650      	mov	r0, sl
  4049f6:	f001 f85c 	bl	405ab2 <__multadd>
  4049fa:	42bc      	cmp	r4, r7
  4049fc:	4683      	mov	fp, r0
  4049fe:	4621      	mov	r1, r4
  404a00:	4650      	mov	r0, sl
  404a02:	f04f 020a 	mov.w	r2, #10
  404a06:	f04f 0300 	mov.w	r3, #0
  404a0a:	d104      	bne.n	404a16 <_dtoa_r+0xa60>
  404a0c:	f001 f851 	bl	405ab2 <__multadd>
  404a10:	4604      	mov	r4, r0
  404a12:	4607      	mov	r7, r0
  404a14:	e76e      	b.n	4048f4 <_dtoa_r+0x93e>
  404a16:	f001 f84c 	bl	405ab2 <__multadd>
  404a1a:	4639      	mov	r1, r7
  404a1c:	4604      	mov	r4, r0
  404a1e:	220a      	movs	r2, #10
  404a20:	4650      	mov	r0, sl
  404a22:	2300      	movs	r3, #0
  404a24:	f001 f845 	bl	405ab2 <__multadd>
  404a28:	4607      	mov	r7, r0
  404a2a:	e763      	b.n	4048f4 <_dtoa_r+0x93e>
  404a2c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  404a2e:	4658      	mov	r0, fp
  404a30:	4629      	mov	r1, r5
  404a32:	f7ff fa31 	bl	403e98 <quorem>
  404a36:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404a38:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  404a3c:	f807 c006 	strb.w	ip, [r7, r6]
  404a40:	9f07      	ldr	r7, [sp, #28]
  404a42:	3601      	adds	r6, #1
  404a44:	42be      	cmp	r6, r7
  404a46:	db07      	blt.n	404a58 <_dtoa_r+0xaa2>
  404a48:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404a4a:	2f01      	cmp	r7, #1
  404a4c:	bfac      	ite	ge
  404a4e:	19f6      	addge	r6, r6, r7
  404a50:	3601      	addlt	r6, #1
  404a52:	4627      	mov	r7, r4
  404a54:	2400      	movs	r4, #0
  404a56:	e007      	b.n	404a68 <_dtoa_r+0xab2>
  404a58:	4659      	mov	r1, fp
  404a5a:	4650      	mov	r0, sl
  404a5c:	220a      	movs	r2, #10
  404a5e:	2300      	movs	r3, #0
  404a60:	f001 f827 	bl	405ab2 <__multadd>
  404a64:	4683      	mov	fp, r0
  404a66:	e7e2      	b.n	404a2e <_dtoa_r+0xa78>
  404a68:	4659      	mov	r1, fp
  404a6a:	2201      	movs	r2, #1
  404a6c:	4650      	mov	r0, sl
  404a6e:	f8cd c008 	str.w	ip, [sp, #8]
  404a72:	f001 f9c7 	bl	405e04 <__lshift>
  404a76:	4629      	mov	r1, r5
  404a78:	4683      	mov	fp, r0
  404a7a:	f001 fa16 	bl	405eaa <__mcmp>
  404a7e:	2800      	cmp	r0, #0
  404a80:	f8dd c008 	ldr.w	ip, [sp, #8]
  404a84:	dc03      	bgt.n	404a8e <_dtoa_r+0xad8>
  404a86:	d114      	bne.n	404ab2 <_dtoa_r+0xafc>
  404a88:	f01c 0f01 	tst.w	ip, #1
  404a8c:	d011      	beq.n	404ab2 <_dtoa_r+0xafc>
  404a8e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  404a92:	46b0      	mov	r8, r6
  404a94:	2b39      	cmp	r3, #57	; 0x39
  404a96:	f106 36ff 	add.w	r6, r6, #4294967295
  404a9a:	d107      	bne.n	404aac <_dtoa_r+0xaf6>
  404a9c:	9809      	ldr	r0, [sp, #36]	; 0x24
  404a9e:	42b0      	cmp	r0, r6
  404aa0:	d1f5      	bne.n	404a8e <_dtoa_r+0xad8>
  404aa2:	2331      	movs	r3, #49	; 0x31
  404aa4:	f109 0901 	add.w	r9, r9, #1
  404aa8:	7003      	strb	r3, [r0, #0]
  404aaa:	e008      	b.n	404abe <_dtoa_r+0xb08>
  404aac:	3301      	adds	r3, #1
  404aae:	7033      	strb	r3, [r6, #0]
  404ab0:	e005      	b.n	404abe <_dtoa_r+0xb08>
  404ab2:	46b0      	mov	r8, r6
  404ab4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  404ab8:	3e01      	subs	r6, #1
  404aba:	2b30      	cmp	r3, #48	; 0x30
  404abc:	d0f9      	beq.n	404ab2 <_dtoa_r+0xafc>
  404abe:	4650      	mov	r0, sl
  404ac0:	4629      	mov	r1, r5
  404ac2:	f000 ffed 	bl	405aa0 <_Bfree>
  404ac6:	b16f      	cbz	r7, 404ae4 <_dtoa_r+0xb2e>
  404ac8:	b12c      	cbz	r4, 404ad6 <_dtoa_r+0xb20>
  404aca:	42bc      	cmp	r4, r7
  404acc:	d003      	beq.n	404ad6 <_dtoa_r+0xb20>
  404ace:	4650      	mov	r0, sl
  404ad0:	4621      	mov	r1, r4
  404ad2:	f000 ffe5 	bl	405aa0 <_Bfree>
  404ad6:	4650      	mov	r0, sl
  404ad8:	4639      	mov	r1, r7
  404ada:	f000 ffe1 	bl	405aa0 <_Bfree>
  404ade:	e001      	b.n	404ae4 <_dtoa_r+0xb2e>
  404ae0:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  404ae4:	4650      	mov	r0, sl
  404ae6:	4659      	mov	r1, fp
  404ae8:	f000 ffda 	bl	405aa0 <_Bfree>
  404aec:	2300      	movs	r3, #0
  404aee:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404af0:	f888 3000 	strb.w	r3, [r8]
  404af4:	f109 0301 	add.w	r3, r9, #1
  404af8:	603b      	str	r3, [r7, #0]
  404afa:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404afc:	b127      	cbz	r7, 404b08 <_dtoa_r+0xb52>
  404afe:	f8c7 8000 	str.w	r8, [r7]
  404b02:	e001      	b.n	404b08 <_dtoa_r+0xb52>
  404b04:	4802      	ldr	r0, [pc, #8]	; (404b10 <_dtoa_r+0xb5a>)
  404b06:	e000      	b.n	404b0a <_dtoa_r+0xb54>
  404b08:	9809      	ldr	r0, [sp, #36]	; 0x24
  404b0a:	b01b      	add	sp, #108	; 0x6c
  404b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b10:	00407af6 	.word	0x00407af6
  404b14:	f3af 8000 	nop.w

00404b18 <__sflush_r>:
  404b18:	898a      	ldrh	r2, [r1, #12]
  404b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b1e:	b293      	uxth	r3, r2
  404b20:	4605      	mov	r5, r0
  404b22:	0718      	lsls	r0, r3, #28
  404b24:	460c      	mov	r4, r1
  404b26:	d45e      	bmi.n	404be6 <__sflush_r+0xce>
  404b28:	684b      	ldr	r3, [r1, #4]
  404b2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  404b2e:	2b00      	cmp	r3, #0
  404b30:	818a      	strh	r2, [r1, #12]
  404b32:	dc02      	bgt.n	404b3a <__sflush_r+0x22>
  404b34:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  404b36:	2b00      	cmp	r3, #0
  404b38:	dd18      	ble.n	404b6c <__sflush_r+0x54>
  404b3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404b3c:	b1b6      	cbz	r6, 404b6c <__sflush_r+0x54>
  404b3e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  404b42:	2300      	movs	r3, #0
  404b44:	b292      	uxth	r2, r2
  404b46:	682f      	ldr	r7, [r5, #0]
  404b48:	602b      	str	r3, [r5, #0]
  404b4a:	b10a      	cbz	r2, 404b50 <__sflush_r+0x38>
  404b4c:	6d22      	ldr	r2, [r4, #80]	; 0x50
  404b4e:	e010      	b.n	404b72 <__sflush_r+0x5a>
  404b50:	69e1      	ldr	r1, [r4, #28]
  404b52:	4628      	mov	r0, r5
  404b54:	2301      	movs	r3, #1
  404b56:	47b0      	blx	r6
  404b58:	1c41      	adds	r1, r0, #1
  404b5a:	4602      	mov	r2, r0
  404b5c:	d109      	bne.n	404b72 <__sflush_r+0x5a>
  404b5e:	682b      	ldr	r3, [r5, #0]
  404b60:	b13b      	cbz	r3, 404b72 <__sflush_r+0x5a>
  404b62:	2b1d      	cmp	r3, #29
  404b64:	d001      	beq.n	404b6a <__sflush_r+0x52>
  404b66:	2b16      	cmp	r3, #22
  404b68:	d14a      	bne.n	404c00 <__sflush_r+0xe8>
  404b6a:	602f      	str	r7, [r5, #0]
  404b6c:	2000      	movs	r0, #0
  404b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b72:	89a3      	ldrh	r3, [r4, #12]
  404b74:	075b      	lsls	r3, r3, #29
  404b76:	d505      	bpl.n	404b84 <__sflush_r+0x6c>
  404b78:	6863      	ldr	r3, [r4, #4]
  404b7a:	1ad2      	subs	r2, r2, r3
  404b7c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  404b7e:	b10b      	cbz	r3, 404b84 <__sflush_r+0x6c>
  404b80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404b82:	1ad2      	subs	r2, r2, r3
  404b84:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404b86:	4628      	mov	r0, r5
  404b88:	69e1      	ldr	r1, [r4, #28]
  404b8a:	2300      	movs	r3, #0
  404b8c:	47b0      	blx	r6
  404b8e:	1c46      	adds	r6, r0, #1
  404b90:	89a2      	ldrh	r2, [r4, #12]
  404b92:	d105      	bne.n	404ba0 <__sflush_r+0x88>
  404b94:	682b      	ldr	r3, [r5, #0]
  404b96:	b11b      	cbz	r3, 404ba0 <__sflush_r+0x88>
  404b98:	2b1d      	cmp	r3, #29
  404b9a:	d001      	beq.n	404ba0 <__sflush_r+0x88>
  404b9c:	2b16      	cmp	r3, #22
  404b9e:	d11d      	bne.n	404bdc <__sflush_r+0xc4>
  404ba0:	2300      	movs	r3, #0
  404ba2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  404ba6:	b292      	uxth	r2, r2
  404ba8:	6063      	str	r3, [r4, #4]
  404baa:	6923      	ldr	r3, [r4, #16]
  404bac:	04d1      	lsls	r1, r2, #19
  404bae:	81a2      	strh	r2, [r4, #12]
  404bb0:	6023      	str	r3, [r4, #0]
  404bb2:	d504      	bpl.n	404bbe <__sflush_r+0xa6>
  404bb4:	1c42      	adds	r2, r0, #1
  404bb6:	d101      	bne.n	404bbc <__sflush_r+0xa4>
  404bb8:	682b      	ldr	r3, [r5, #0]
  404bba:	b903      	cbnz	r3, 404bbe <__sflush_r+0xa6>
  404bbc:	6520      	str	r0, [r4, #80]	; 0x50
  404bbe:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404bc0:	602f      	str	r7, [r5, #0]
  404bc2:	2900      	cmp	r1, #0
  404bc4:	d0d2      	beq.n	404b6c <__sflush_r+0x54>
  404bc6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404bca:	4299      	cmp	r1, r3
  404bcc:	d002      	beq.n	404bd4 <__sflush_r+0xbc>
  404bce:	4628      	mov	r0, r5
  404bd0:	f000 fa10 	bl	404ff4 <_free_r>
  404bd4:	2000      	movs	r0, #0
  404bd6:	6320      	str	r0, [r4, #48]	; 0x30
  404bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404be0:	81a2      	strh	r2, [r4, #12]
  404be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404be6:	690e      	ldr	r6, [r1, #16]
  404be8:	2e00      	cmp	r6, #0
  404bea:	d0bf      	beq.n	404b6c <__sflush_r+0x54>
  404bec:	079b      	lsls	r3, r3, #30
  404bee:	680a      	ldr	r2, [r1, #0]
  404bf0:	bf0c      	ite	eq
  404bf2:	694b      	ldreq	r3, [r1, #20]
  404bf4:	2300      	movne	r3, #0
  404bf6:	ebc6 0802 	rsb	r8, r6, r2
  404bfa:	600e      	str	r6, [r1, #0]
  404bfc:	608b      	str	r3, [r1, #8]
  404bfe:	e012      	b.n	404c26 <__sflush_r+0x10e>
  404c00:	89a3      	ldrh	r3, [r4, #12]
  404c02:	f04f 30ff 	mov.w	r0, #4294967295
  404c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c0a:	81a3      	strh	r3, [r4, #12]
  404c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c10:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404c12:	4628      	mov	r0, r5
  404c14:	69e1      	ldr	r1, [r4, #28]
  404c16:	4632      	mov	r2, r6
  404c18:	4643      	mov	r3, r8
  404c1a:	47b8      	blx	r7
  404c1c:	2800      	cmp	r0, #0
  404c1e:	ddef      	ble.n	404c00 <__sflush_r+0xe8>
  404c20:	4406      	add	r6, r0
  404c22:	ebc0 0808 	rsb	r8, r0, r8
  404c26:	f1b8 0f00 	cmp.w	r8, #0
  404c2a:	dcf1      	bgt.n	404c10 <__sflush_r+0xf8>
  404c2c:	e79e      	b.n	404b6c <__sflush_r+0x54>

00404c2e <_fflush_r>:
  404c2e:	b538      	push	{r3, r4, r5, lr}
  404c30:	460c      	mov	r4, r1
  404c32:	4605      	mov	r5, r0
  404c34:	b118      	cbz	r0, 404c3e <_fflush_r+0x10>
  404c36:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c38:	b90b      	cbnz	r3, 404c3e <_fflush_r+0x10>
  404c3a:	f000 f841 	bl	404cc0 <__sinit>
  404c3e:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  404c42:	b128      	cbz	r0, 404c50 <_fflush_r+0x22>
  404c44:	4628      	mov	r0, r5
  404c46:	4621      	mov	r1, r4
  404c48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404c4c:	f7ff bf64 	b.w	404b18 <__sflush_r>
  404c50:	bd38      	pop	{r3, r4, r5, pc}

00404c52 <fflush>:
  404c52:	4601      	mov	r1, r0
  404c54:	b920      	cbnz	r0, 404c60 <fflush+0xe>
  404c56:	4b04      	ldr	r3, [pc, #16]	; (404c68 <fflush+0x16>)
  404c58:	4904      	ldr	r1, [pc, #16]	; (404c6c <fflush+0x1a>)
  404c5a:	6818      	ldr	r0, [r3, #0]
  404c5c:	f000 bbea 	b.w	405434 <_fwalk_reent>
  404c60:	4b03      	ldr	r3, [pc, #12]	; (404c70 <fflush+0x1e>)
  404c62:	6818      	ldr	r0, [r3, #0]
  404c64:	f7ff bfe3 	b.w	404c2e <_fflush_r>
  404c68:	00407a9c 	.word	0x00407a9c
  404c6c:	00404c2f 	.word	0x00404c2f
  404c70:	200000f0 	.word	0x200000f0

00404c74 <__fp_lock>:
  404c74:	2000      	movs	r0, #0
  404c76:	4770      	bx	lr

00404c78 <__fp_unlock>:
  404c78:	2000      	movs	r0, #0
  404c7a:	4770      	bx	lr

00404c7c <_cleanup_r>:
  404c7c:	4901      	ldr	r1, [pc, #4]	; (404c84 <_cleanup_r+0x8>)
  404c7e:	f000 bbbd 	b.w	4053fc <_fwalk>
  404c82:	bf00      	nop
  404c84:	00407261 	.word	0x00407261

00404c88 <__sfmoreglue>:
  404c88:	b570      	push	{r4, r5, r6, lr}
  404c8a:	1e4b      	subs	r3, r1, #1
  404c8c:	2568      	movs	r5, #104	; 0x68
  404c8e:	435d      	muls	r5, r3
  404c90:	460e      	mov	r6, r1
  404c92:	f105 0174 	add.w	r1, r5, #116	; 0x74
  404c96:	f000 fca1 	bl	4055dc <_malloc_r>
  404c9a:	4604      	mov	r4, r0
  404c9c:	b140      	cbz	r0, 404cb0 <__sfmoreglue+0x28>
  404c9e:	2100      	movs	r1, #0
  404ca0:	e880 0042 	stmia.w	r0, {r1, r6}
  404ca4:	300c      	adds	r0, #12
  404ca6:	60a0      	str	r0, [r4, #8]
  404ca8:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404cac:	f7fd fb4a 	bl	402344 <memset>
  404cb0:	4620      	mov	r0, r4
  404cb2:	bd70      	pop	{r4, r5, r6, pc}

00404cb4 <_cleanup>:
  404cb4:	4b01      	ldr	r3, [pc, #4]	; (404cbc <_cleanup+0x8>)
  404cb6:	6818      	ldr	r0, [r3, #0]
  404cb8:	f7ff bfe0 	b.w	404c7c <_cleanup_r>
  404cbc:	00407a9c 	.word	0x00407a9c

00404cc0 <__sinit>:
  404cc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cc4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  404cc6:	4606      	mov	r6, r0
  404cc8:	2c00      	cmp	r4, #0
  404cca:	d162      	bne.n	404d92 <__sinit+0xd2>
  404ccc:	4b32      	ldr	r3, [pc, #200]	; (404d98 <__sinit+0xd8>)
  404cce:	6845      	ldr	r5, [r0, #4]
  404cd0:	63c3      	str	r3, [r0, #60]	; 0x3c
  404cd2:	2303      	movs	r3, #3
  404cd4:	f8c0 32e4 	str.w	r3, [r0, #740]	; 0x2e4
  404cd8:	f500 733b 	add.w	r3, r0, #748	; 0x2ec
  404cdc:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8
  404ce0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 404da0 <__sinit+0xe0>
  404ce4:	2304      	movs	r3, #4
  404ce6:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 404da4 <__sinit+0xe4>
  404cea:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 404da8 <__sinit+0xe8>
  404cee:	4f2b      	ldr	r7, [pc, #172]	; (404d9c <__sinit+0xdc>)
  404cf0:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404cf4:	4621      	mov	r1, r4
  404cf6:	81ab      	strh	r3, [r5, #12]
  404cf8:	602c      	str	r4, [r5, #0]
  404cfa:	606c      	str	r4, [r5, #4]
  404cfc:	60ac      	str	r4, [r5, #8]
  404cfe:	666c      	str	r4, [r5, #100]	; 0x64
  404d00:	81ec      	strh	r4, [r5, #14]
  404d02:	612c      	str	r4, [r5, #16]
  404d04:	616c      	str	r4, [r5, #20]
  404d06:	61ac      	str	r4, [r5, #24]
  404d08:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404d0c:	2208      	movs	r2, #8
  404d0e:	f7fd fb19 	bl	402344 <memset>
  404d12:	61ed      	str	r5, [r5, #28]
  404d14:	f8c5 a020 	str.w	sl, [r5, #32]
  404d18:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  404d1c:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  404d20:	62ef      	str	r7, [r5, #44]	; 0x2c
  404d22:	68b5      	ldr	r5, [r6, #8]
  404d24:	2309      	movs	r3, #9
  404d26:	f04f 0b01 	mov.w	fp, #1
  404d2a:	81ab      	strh	r3, [r5, #12]
  404d2c:	602c      	str	r4, [r5, #0]
  404d2e:	606c      	str	r4, [r5, #4]
  404d30:	60ac      	str	r4, [r5, #8]
  404d32:	666c      	str	r4, [r5, #100]	; 0x64
  404d34:	f8a5 b00e 	strh.w	fp, [r5, #14]
  404d38:	612c      	str	r4, [r5, #16]
  404d3a:	616c      	str	r4, [r5, #20]
  404d3c:	61ac      	str	r4, [r5, #24]
  404d3e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404d42:	4621      	mov	r1, r4
  404d44:	2208      	movs	r2, #8
  404d46:	f7fd fafd 	bl	402344 <memset>
  404d4a:	61ed      	str	r5, [r5, #28]
  404d4c:	f8c5 a020 	str.w	sl, [r5, #32]
  404d50:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  404d54:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  404d58:	62ef      	str	r7, [r5, #44]	; 0x2c
  404d5a:	68f5      	ldr	r5, [r6, #12]
  404d5c:	2312      	movs	r3, #18
  404d5e:	81ab      	strh	r3, [r5, #12]
  404d60:	2302      	movs	r3, #2
  404d62:	602c      	str	r4, [r5, #0]
  404d64:	606c      	str	r4, [r5, #4]
  404d66:	60ac      	str	r4, [r5, #8]
  404d68:	666c      	str	r4, [r5, #100]	; 0x64
  404d6a:	81eb      	strh	r3, [r5, #14]
  404d6c:	612c      	str	r4, [r5, #16]
  404d6e:	616c      	str	r4, [r5, #20]
  404d70:	61ac      	str	r4, [r5, #24]
  404d72:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404d76:	4621      	mov	r1, r4
  404d78:	2208      	movs	r2, #8
  404d7a:	f7fd fae3 	bl	402344 <memset>
  404d7e:	61ed      	str	r5, [r5, #28]
  404d80:	f8c5 a020 	str.w	sl, [r5, #32]
  404d84:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  404d88:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  404d8c:	62ef      	str	r7, [r5, #44]	; 0x2c
  404d8e:	f8c6 b038 	str.w	fp, [r6, #56]	; 0x38
  404d92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d96:	bf00      	nop
  404d98:	00404c7d 	.word	0x00404c7d
  404d9c:	00406663 	.word	0x00406663
  404da0:	004065e1 	.word	0x004065e1
  404da4:	00406607 	.word	0x00406607
  404da8:	0040663f 	.word	0x0040663f

00404dac <__sfp>:
  404dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404dae:	4b1c      	ldr	r3, [pc, #112]	; (404e20 <__sfp+0x74>)
  404db0:	4607      	mov	r7, r0
  404db2:	681e      	ldr	r6, [r3, #0]
  404db4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  404db6:	b913      	cbnz	r3, 404dbe <__sfp+0x12>
  404db8:	4630      	mov	r0, r6
  404dba:	f7ff ff81 	bl	404cc0 <__sinit>
  404dbe:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  404dc2:	68b4      	ldr	r4, [r6, #8]
  404dc4:	6873      	ldr	r3, [r6, #4]
  404dc6:	3b01      	subs	r3, #1
  404dc8:	d404      	bmi.n	404dd4 <__sfp+0x28>
  404dca:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  404dce:	b175      	cbz	r5, 404dee <__sfp+0x42>
  404dd0:	3468      	adds	r4, #104	; 0x68
  404dd2:	e7f8      	b.n	404dc6 <__sfp+0x1a>
  404dd4:	6833      	ldr	r3, [r6, #0]
  404dd6:	b92b      	cbnz	r3, 404de4 <__sfp+0x38>
  404dd8:	4638      	mov	r0, r7
  404dda:	2104      	movs	r1, #4
  404ddc:	f7ff ff54 	bl	404c88 <__sfmoreglue>
  404de0:	6030      	str	r0, [r6, #0]
  404de2:	b108      	cbz	r0, 404de8 <__sfp+0x3c>
  404de4:	6836      	ldr	r6, [r6, #0]
  404de6:	e7ec      	b.n	404dc2 <__sfp+0x16>
  404de8:	230c      	movs	r3, #12
  404dea:	603b      	str	r3, [r7, #0]
  404dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404dee:	f64f 73ff 	movw	r3, #65535	; 0xffff
  404df2:	81e3      	strh	r3, [r4, #14]
  404df4:	2301      	movs	r3, #1
  404df6:	81a3      	strh	r3, [r4, #12]
  404df8:	6665      	str	r5, [r4, #100]	; 0x64
  404dfa:	6025      	str	r5, [r4, #0]
  404dfc:	60a5      	str	r5, [r4, #8]
  404dfe:	6065      	str	r5, [r4, #4]
  404e00:	6125      	str	r5, [r4, #16]
  404e02:	6165      	str	r5, [r4, #20]
  404e04:	61a5      	str	r5, [r4, #24]
  404e06:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  404e0a:	4629      	mov	r1, r5
  404e0c:	2208      	movs	r2, #8
  404e0e:	f7fd fa99 	bl	402344 <memset>
  404e12:	6325      	str	r5, [r4, #48]	; 0x30
  404e14:	6365      	str	r5, [r4, #52]	; 0x34
  404e16:	6465      	str	r5, [r4, #68]	; 0x44
  404e18:	64a5      	str	r5, [r4, #72]	; 0x48
  404e1a:	4620      	mov	r0, r4
  404e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e1e:	bf00      	nop
  404e20:	00407a9c 	.word	0x00407a9c

00404e24 <__sfp_lock_acquire>:
  404e24:	4770      	bx	lr

00404e26 <__sfp_lock_release>:
  404e26:	4770      	bx	lr

00404e28 <__sinit_lock_acquire>:
  404e28:	4770      	bx	lr

00404e2a <__sinit_lock_release>:
  404e2a:	4770      	bx	lr

00404e2c <__fp_lock_all>:
  404e2c:	4b02      	ldr	r3, [pc, #8]	; (404e38 <__fp_lock_all+0xc>)
  404e2e:	4903      	ldr	r1, [pc, #12]	; (404e3c <__fp_lock_all+0x10>)
  404e30:	6818      	ldr	r0, [r3, #0]
  404e32:	f000 bae3 	b.w	4053fc <_fwalk>
  404e36:	bf00      	nop
  404e38:	200000f0 	.word	0x200000f0
  404e3c:	00404c75 	.word	0x00404c75

00404e40 <__fp_unlock_all>:
  404e40:	4b02      	ldr	r3, [pc, #8]	; (404e4c <__fp_unlock_all+0xc>)
  404e42:	4903      	ldr	r1, [pc, #12]	; (404e50 <__fp_unlock_all+0x10>)
  404e44:	6818      	ldr	r0, [r3, #0]
  404e46:	f000 bad9 	b.w	4053fc <_fwalk>
  404e4a:	bf00      	nop
  404e4c:	200000f0 	.word	0x200000f0
  404e50:	00404c79 	.word	0x00404c79

00404e54 <__libc_fini_array>:
  404e54:	b538      	push	{r3, r4, r5, lr}
  404e56:	4d08      	ldr	r5, [pc, #32]	; (404e78 <__libc_fini_array+0x24>)
  404e58:	4c08      	ldr	r4, [pc, #32]	; (404e7c <__libc_fini_array+0x28>)
  404e5a:	1b64      	subs	r4, r4, r5
  404e5c:	10a4      	asrs	r4, r4, #2
  404e5e:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  404e62:	b124      	cbz	r4, 404e6e <__libc_fini_array+0x1a>
  404e64:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404e68:	3c01      	subs	r4, #1
  404e6a:	4798      	blx	r3
  404e6c:	e7f9      	b.n	404e62 <__libc_fini_array+0xe>
  404e6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404e72:	f002 bf0b 	b.w	407c8c <_fini>
  404e76:	bf00      	nop
  404e78:	00407c98 	.word	0x00407c98
  404e7c:	00407c9c 	.word	0x00407c9c

00404e80 <_fputwc_r>:
  404e80:	8993      	ldrh	r3, [r2, #12]
  404e82:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  404e86:	460e      	mov	r6, r1
  404e88:	0499      	lsls	r1, r3, #18
  404e8a:	4680      	mov	r8, r0
  404e8c:	4614      	mov	r4, r2
  404e8e:	d406      	bmi.n	404e9e <_fputwc_r+0x1e>
  404e90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404e94:	8193      	strh	r3, [r2, #12]
  404e96:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404e98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404e9c:	6653      	str	r3, [r2, #100]	; 0x64
  404e9e:	f000 fb0b 	bl	4054b8 <__locale_mb_cur_max>
  404ea2:	2801      	cmp	r0, #1
  404ea4:	d106      	bne.n	404eb4 <_fputwc_r+0x34>
  404ea6:	1e73      	subs	r3, r6, #1
  404ea8:	2bfe      	cmp	r3, #254	; 0xfe
  404eaa:	d803      	bhi.n	404eb4 <_fputwc_r+0x34>
  404eac:	f88d 6004 	strb.w	r6, [sp, #4]
  404eb0:	4607      	mov	r7, r0
  404eb2:	e00e      	b.n	404ed2 <_fputwc_r+0x52>
  404eb4:	4632      	mov	r2, r6
  404eb6:	4640      	mov	r0, r8
  404eb8:	a901      	add	r1, sp, #4
  404eba:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404ebe:	f002 f89d 	bl	406ffc <_wcrtomb_r>
  404ec2:	1c42      	adds	r2, r0, #1
  404ec4:	4607      	mov	r7, r0
  404ec6:	d104      	bne.n	404ed2 <_fputwc_r+0x52>
  404ec8:	89a3      	ldrh	r3, [r4, #12]
  404eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ece:	81a3      	strh	r3, [r4, #12]
  404ed0:	e02b      	b.n	404f2a <_fputwc_r+0xaa>
  404ed2:	2500      	movs	r5, #0
  404ed4:	42bd      	cmp	r5, r7
  404ed6:	d024      	beq.n	404f22 <_fputwc_r+0xa2>
  404ed8:	68a2      	ldr	r2, [r4, #8]
  404eda:	ab01      	add	r3, sp, #4
  404edc:	3a01      	subs	r2, #1
  404ede:	2a00      	cmp	r2, #0
  404ee0:	60a2      	str	r2, [r4, #8]
  404ee2:	da16      	bge.n	404f12 <_fputwc_r+0x92>
  404ee4:	69a1      	ldr	r1, [r4, #24]
  404ee6:	428a      	cmp	r2, r1
  404ee8:	db08      	blt.n	404efc <_fputwc_r+0x7c>
  404eea:	5d5b      	ldrb	r3, [r3, r5]
  404eec:	6822      	ldr	r2, [r4, #0]
  404eee:	7013      	strb	r3, [r2, #0]
  404ef0:	6823      	ldr	r3, [r4, #0]
  404ef2:	7819      	ldrb	r1, [r3, #0]
  404ef4:	290a      	cmp	r1, #10
  404ef6:	d110      	bne.n	404f1a <_fputwc_r+0x9a>
  404ef8:	4640      	mov	r0, r8
  404efa:	e001      	b.n	404f00 <_fputwc_r+0x80>
  404efc:	5d59      	ldrb	r1, [r3, r5]
  404efe:	4640      	mov	r0, r8
  404f00:	4622      	mov	r2, r4
  404f02:	f002 f829 	bl	406f58 <__swbuf_r>
  404f06:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  404f0a:	4258      	negs	r0, r3
  404f0c:	4158      	adcs	r0, r3
  404f0e:	b130      	cbz	r0, 404f1e <_fputwc_r+0x9e>
  404f10:	e009      	b.n	404f26 <_fputwc_r+0xa6>
  404f12:	5d5b      	ldrb	r3, [r3, r5]
  404f14:	6822      	ldr	r2, [r4, #0]
  404f16:	7013      	strb	r3, [r2, #0]
  404f18:	6823      	ldr	r3, [r4, #0]
  404f1a:	3301      	adds	r3, #1
  404f1c:	6023      	str	r3, [r4, #0]
  404f1e:	3501      	adds	r5, #1
  404f20:	e7d8      	b.n	404ed4 <_fputwc_r+0x54>
  404f22:	4630      	mov	r0, r6
  404f24:	e001      	b.n	404f2a <_fputwc_r+0xaa>
  404f26:	f04f 30ff 	mov.w	r0, #4294967295
  404f2a:	b002      	add	sp, #8
  404f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404f30 <fputwc>:
  404f30:	4b08      	ldr	r3, [pc, #32]	; (404f54 <fputwc+0x24>)
  404f32:	b570      	push	{r4, r5, r6, lr}
  404f34:	681c      	ldr	r4, [r3, #0]
  404f36:	4606      	mov	r6, r0
  404f38:	460d      	mov	r5, r1
  404f3a:	b124      	cbz	r4, 404f46 <fputwc+0x16>
  404f3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404f3e:	b913      	cbnz	r3, 404f46 <fputwc+0x16>
  404f40:	4620      	mov	r0, r4
  404f42:	f7ff febd 	bl	404cc0 <__sinit>
  404f46:	4620      	mov	r0, r4
  404f48:	4631      	mov	r1, r6
  404f4a:	462a      	mov	r2, r5
  404f4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  404f50:	f7ff bf96 	b.w	404e80 <_fputwc_r>
  404f54:	200000f0 	.word	0x200000f0

00404f58 <_malloc_trim_r>:
  404f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f5a:	4d23      	ldr	r5, [pc, #140]	; (404fe8 <_malloc_trim_r+0x90>)
  404f5c:	460e      	mov	r6, r1
  404f5e:	4604      	mov	r4, r0
  404f60:	f000 fd76 	bl	405a50 <__malloc_lock>
  404f64:	68ab      	ldr	r3, [r5, #8]
  404f66:	685f      	ldr	r7, [r3, #4]
  404f68:	f027 0703 	bic.w	r7, r7, #3
  404f6c:	1bbe      	subs	r6, r7, r6
  404f6e:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  404f72:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  404f76:	f026 060f 	bic.w	r6, r6, #15
  404f7a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  404f7e:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  404f82:	da04      	bge.n	404f8e <_malloc_trim_r+0x36>
  404f84:	4620      	mov	r0, r4
  404f86:	f000 fd64 	bl	405a52 <__malloc_unlock>
  404f8a:	2000      	movs	r0, #0
  404f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f8e:	4620      	mov	r0, r4
  404f90:	2100      	movs	r1, #0
  404f92:	f001 fb15 	bl	4065c0 <_sbrk_r>
  404f96:	68ab      	ldr	r3, [r5, #8]
  404f98:	443b      	add	r3, r7
  404f9a:	4298      	cmp	r0, r3
  404f9c:	d1f2      	bne.n	404f84 <_malloc_trim_r+0x2c>
  404f9e:	4620      	mov	r0, r4
  404fa0:	4271      	negs	r1, r6
  404fa2:	f001 fb0d 	bl	4065c0 <_sbrk_r>
  404fa6:	3001      	adds	r0, #1
  404fa8:	d110      	bne.n	404fcc <_malloc_trim_r+0x74>
  404faa:	4620      	mov	r0, r4
  404fac:	2100      	movs	r1, #0
  404fae:	f001 fb07 	bl	4065c0 <_sbrk_r>
  404fb2:	68ab      	ldr	r3, [r5, #8]
  404fb4:	1ac2      	subs	r2, r0, r3
  404fb6:	2a0f      	cmp	r2, #15
  404fb8:	dde4      	ble.n	404f84 <_malloc_trim_r+0x2c>
  404fba:	490c      	ldr	r1, [pc, #48]	; (404fec <_malloc_trim_r+0x94>)
  404fbc:	f042 0201 	orr.w	r2, r2, #1
  404fc0:	6809      	ldr	r1, [r1, #0]
  404fc2:	605a      	str	r2, [r3, #4]
  404fc4:	1a40      	subs	r0, r0, r1
  404fc6:	490a      	ldr	r1, [pc, #40]	; (404ff0 <_malloc_trim_r+0x98>)
  404fc8:	6008      	str	r0, [r1, #0]
  404fca:	e7db      	b.n	404f84 <_malloc_trim_r+0x2c>
  404fcc:	68ab      	ldr	r3, [r5, #8]
  404fce:	1bbf      	subs	r7, r7, r6
  404fd0:	f047 0701 	orr.w	r7, r7, #1
  404fd4:	605f      	str	r7, [r3, #4]
  404fd6:	4b06      	ldr	r3, [pc, #24]	; (404ff0 <_malloc_trim_r+0x98>)
  404fd8:	4620      	mov	r0, r4
  404fda:	681a      	ldr	r2, [r3, #0]
  404fdc:	1b96      	subs	r6, r2, r6
  404fde:	601e      	str	r6, [r3, #0]
  404fe0:	f000 fd37 	bl	405a52 <__malloc_unlock>
  404fe4:	2001      	movs	r0, #1
  404fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fe8:	2000059c 	.word	0x2000059c
  404fec:	200009a4 	.word	0x200009a4
  404ff0:	20000a98 	.word	0x20000a98

00404ff4 <_free_r>:
  404ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404ff6:	4606      	mov	r6, r0
  404ff8:	460d      	mov	r5, r1
  404ffa:	2900      	cmp	r1, #0
  404ffc:	f000 80a9 	beq.w	405152 <_free_r+0x15e>
  405000:	f000 fd26 	bl	405a50 <__malloc_lock>
  405004:	f855 cc04 	ldr.w	ip, [r5, #-4]
  405008:	4c52      	ldr	r4, [pc, #328]	; (405154 <_free_r+0x160>)
  40500a:	f1a5 0308 	sub.w	r3, r5, #8
  40500e:	f02c 0201 	bic.w	r2, ip, #1
  405012:	1898      	adds	r0, r3, r2
  405014:	68a1      	ldr	r1, [r4, #8]
  405016:	6847      	ldr	r7, [r0, #4]
  405018:	4288      	cmp	r0, r1
  40501a:	f027 0703 	bic.w	r7, r7, #3
  40501e:	f00c 0101 	and.w	r1, ip, #1
  405022:	d11b      	bne.n	40505c <_free_r+0x68>
  405024:	443a      	add	r2, r7
  405026:	b939      	cbnz	r1, 405038 <_free_r+0x44>
  405028:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40502c:	1a5b      	subs	r3, r3, r1
  40502e:	6898      	ldr	r0, [r3, #8]
  405030:	440a      	add	r2, r1
  405032:	68d9      	ldr	r1, [r3, #12]
  405034:	60c1      	str	r1, [r0, #12]
  405036:	6088      	str	r0, [r1, #8]
  405038:	f042 0101 	orr.w	r1, r2, #1
  40503c:	6059      	str	r1, [r3, #4]
  40503e:	60a3      	str	r3, [r4, #8]
  405040:	4b45      	ldr	r3, [pc, #276]	; (405158 <_free_r+0x164>)
  405042:	681b      	ldr	r3, [r3, #0]
  405044:	429a      	cmp	r2, r3
  405046:	d304      	bcc.n	405052 <_free_r+0x5e>
  405048:	4b44      	ldr	r3, [pc, #272]	; (40515c <_free_r+0x168>)
  40504a:	4630      	mov	r0, r6
  40504c:	6819      	ldr	r1, [r3, #0]
  40504e:	f7ff ff83 	bl	404f58 <_malloc_trim_r>
  405052:	4630      	mov	r0, r6
  405054:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  405058:	f000 bcfb 	b.w	405a52 <__malloc_unlock>
  40505c:	6047      	str	r7, [r0, #4]
  40505e:	b979      	cbnz	r1, 405080 <_free_r+0x8c>
  405060:	f855 5c08 	ldr.w	r5, [r5, #-8]
  405064:	f104 0c08 	add.w	ip, r4, #8
  405068:	1b5b      	subs	r3, r3, r5
  40506a:	442a      	add	r2, r5
  40506c:	689d      	ldr	r5, [r3, #8]
  40506e:	4565      	cmp	r5, ip
  405070:	d008      	beq.n	405084 <_free_r+0x90>
  405072:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405076:	f8c5 c00c 	str.w	ip, [r5, #12]
  40507a:	f8cc 5008 	str.w	r5, [ip, #8]
  40507e:	e002      	b.n	405086 <_free_r+0x92>
  405080:	2100      	movs	r1, #0
  405082:	e000      	b.n	405086 <_free_r+0x92>
  405084:	2101      	movs	r1, #1
  405086:	19c5      	adds	r5, r0, r7
  405088:	686d      	ldr	r5, [r5, #4]
  40508a:	07ed      	lsls	r5, r5, #31
  40508c:	d40e      	bmi.n	4050ac <_free_r+0xb8>
  40508e:	443a      	add	r2, r7
  405090:	6885      	ldr	r5, [r0, #8]
  405092:	b941      	cbnz	r1, 4050a6 <_free_r+0xb2>
  405094:	4f32      	ldr	r7, [pc, #200]	; (405160 <_free_r+0x16c>)
  405096:	42bd      	cmp	r5, r7
  405098:	d105      	bne.n	4050a6 <_free_r+0xb2>
  40509a:	6163      	str	r3, [r4, #20]
  40509c:	6123      	str	r3, [r4, #16]
  40509e:	2101      	movs	r1, #1
  4050a0:	60dd      	str	r5, [r3, #12]
  4050a2:	609d      	str	r5, [r3, #8]
  4050a4:	e002      	b.n	4050ac <_free_r+0xb8>
  4050a6:	68c0      	ldr	r0, [r0, #12]
  4050a8:	60e8      	str	r0, [r5, #12]
  4050aa:	6085      	str	r5, [r0, #8]
  4050ac:	f042 0001 	orr.w	r0, r2, #1
  4050b0:	6058      	str	r0, [r3, #4]
  4050b2:	509a      	str	r2, [r3, r2]
  4050b4:	2900      	cmp	r1, #0
  4050b6:	d1cc      	bne.n	405052 <_free_r+0x5e>
  4050b8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4050bc:	d20e      	bcs.n	4050dc <_free_r+0xe8>
  4050be:	08d2      	lsrs	r2, r2, #3
  4050c0:	1091      	asrs	r1, r2, #2
  4050c2:	2001      	movs	r0, #1
  4050c4:	4088      	lsls	r0, r1
  4050c6:	6861      	ldr	r1, [r4, #4]
  4050c8:	4301      	orrs	r1, r0
  4050ca:	6061      	str	r1, [r4, #4]
  4050cc:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  4050d0:	68a2      	ldr	r2, [r4, #8]
  4050d2:	60dc      	str	r4, [r3, #12]
  4050d4:	609a      	str	r2, [r3, #8]
  4050d6:	60a3      	str	r3, [r4, #8]
  4050d8:	60d3      	str	r3, [r2, #12]
  4050da:	e7ba      	b.n	405052 <_free_r+0x5e>
  4050dc:	0a51      	lsrs	r1, r2, #9
  4050de:	2904      	cmp	r1, #4
  4050e0:	d802      	bhi.n	4050e8 <_free_r+0xf4>
  4050e2:	0991      	lsrs	r1, r2, #6
  4050e4:	3138      	adds	r1, #56	; 0x38
  4050e6:	e015      	b.n	405114 <_free_r+0x120>
  4050e8:	2914      	cmp	r1, #20
  4050ea:	d801      	bhi.n	4050f0 <_free_r+0xfc>
  4050ec:	315b      	adds	r1, #91	; 0x5b
  4050ee:	e011      	b.n	405114 <_free_r+0x120>
  4050f0:	2954      	cmp	r1, #84	; 0x54
  4050f2:	d802      	bhi.n	4050fa <_free_r+0x106>
  4050f4:	0b11      	lsrs	r1, r2, #12
  4050f6:	316e      	adds	r1, #110	; 0x6e
  4050f8:	e00c      	b.n	405114 <_free_r+0x120>
  4050fa:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  4050fe:	d802      	bhi.n	405106 <_free_r+0x112>
  405100:	0bd1      	lsrs	r1, r2, #15
  405102:	3177      	adds	r1, #119	; 0x77
  405104:	e006      	b.n	405114 <_free_r+0x120>
  405106:	f240 5054 	movw	r0, #1364	; 0x554
  40510a:	4281      	cmp	r1, r0
  40510c:	bf9a      	itte	ls
  40510e:	0c91      	lsrls	r1, r2, #18
  405110:	317c      	addls	r1, #124	; 0x7c
  405112:	217e      	movhi	r1, #126	; 0x7e
  405114:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  405118:	68a5      	ldr	r5, [r4, #8]
  40511a:	480e      	ldr	r0, [pc, #56]	; (405154 <_free_r+0x160>)
  40511c:	42a5      	cmp	r5, r4
  40511e:	d001      	beq.n	405124 <_free_r+0x130>
  405120:	4629      	mov	r1, r5
  405122:	e00b      	b.n	40513c <_free_r+0x148>
  405124:	2201      	movs	r2, #1
  405126:	1089      	asrs	r1, r1, #2
  405128:	fa02 f101 	lsl.w	r1, r2, r1
  40512c:	6842      	ldr	r2, [r0, #4]
  40512e:	430a      	orrs	r2, r1
  405130:	6042      	str	r2, [r0, #4]
  405132:	4629      	mov	r1, r5
  405134:	e008      	b.n	405148 <_free_r+0x154>
  405136:	6889      	ldr	r1, [r1, #8]
  405138:	42a1      	cmp	r1, r4
  40513a:	d004      	beq.n	405146 <_free_r+0x152>
  40513c:	6848      	ldr	r0, [r1, #4]
  40513e:	f020 0003 	bic.w	r0, r0, #3
  405142:	4282      	cmp	r2, r0
  405144:	d3f7      	bcc.n	405136 <_free_r+0x142>
  405146:	68cd      	ldr	r5, [r1, #12]
  405148:	60dd      	str	r5, [r3, #12]
  40514a:	6099      	str	r1, [r3, #8]
  40514c:	60ab      	str	r3, [r5, #8]
  40514e:	60cb      	str	r3, [r1, #12]
  405150:	e77f      	b.n	405052 <_free_r+0x5e>
  405152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405154:	2000059c 	.word	0x2000059c
  405158:	200009a8 	.word	0x200009a8
  40515c:	20000a94 	.word	0x20000a94
  405160:	200005a4 	.word	0x200005a4

00405164 <__sfvwrite_r>:
  405164:	6893      	ldr	r3, [r2, #8]
  405166:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40516a:	4680      	mov	r8, r0
  40516c:	460c      	mov	r4, r1
  40516e:	4691      	mov	r9, r2
  405170:	b90b      	cbnz	r3, 405176 <__sfvwrite_r+0x12>
  405172:	2000      	movs	r0, #0
  405174:	e13c      	b.n	4053f0 <__sfvwrite_r+0x28c>
  405176:	898b      	ldrh	r3, [r1, #12]
  405178:	0718      	lsls	r0, r3, #28
  40517a:	d50e      	bpl.n	40519a <__sfvwrite_r+0x36>
  40517c:	690b      	ldr	r3, [r1, #16]
  40517e:	b163      	cbz	r3, 40519a <__sfvwrite_r+0x36>
  405180:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  405184:	f8d9 6000 	ldr.w	r6, [r9]
  405188:	f00a 0c02 	and.w	ip, sl, #2
  40518c:	fa1f f38c 	uxth.w	r3, ip
  405190:	b333      	cbz	r3, 4051e0 <__sfvwrite_r+0x7c>
  405192:	f04f 0a00 	mov.w	sl, #0
  405196:	4657      	mov	r7, sl
  405198:	e01b      	b.n	4051d2 <__sfvwrite_r+0x6e>
  40519a:	4640      	mov	r0, r8
  40519c:	4621      	mov	r1, r4
  40519e:	f7fe fe0f 	bl	403dc0 <__swsetup_r>
  4051a2:	2800      	cmp	r0, #0
  4051a4:	d0ec      	beq.n	405180 <__sfvwrite_r+0x1c>
  4051a6:	e121      	b.n	4053ec <__sfvwrite_r+0x288>
  4051a8:	4b93      	ldr	r3, [pc, #588]	; (4053f8 <__sfvwrite_r+0x294>)
  4051aa:	4640      	mov	r0, r8
  4051ac:	429f      	cmp	r7, r3
  4051ae:	bf38      	it	cc
  4051b0:	463b      	movcc	r3, r7
  4051b2:	69e1      	ldr	r1, [r4, #28]
  4051b4:	4652      	mov	r2, sl
  4051b6:	6a65      	ldr	r5, [r4, #36]	; 0x24
  4051b8:	47a8      	blx	r5
  4051ba:	2800      	cmp	r0, #0
  4051bc:	f340 8112 	ble.w	4053e4 <__sfvwrite_r+0x280>
  4051c0:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4051c4:	4482      	add	sl, r0
  4051c6:	1a3f      	subs	r7, r7, r0
  4051c8:	1a18      	subs	r0, r3, r0
  4051ca:	f8c9 0008 	str.w	r0, [r9, #8]
  4051ce:	2800      	cmp	r0, #0
  4051d0:	d0cf      	beq.n	405172 <__sfvwrite_r+0xe>
  4051d2:	2f00      	cmp	r7, #0
  4051d4:	d1e8      	bne.n	4051a8 <__sfvwrite_r+0x44>
  4051d6:	f8d6 a000 	ldr.w	sl, [r6]
  4051da:	6877      	ldr	r7, [r6, #4]
  4051dc:	3608      	adds	r6, #8
  4051de:	e7f8      	b.n	4051d2 <__sfvwrite_r+0x6e>
  4051e0:	f01a 0a01 	ands.w	sl, sl, #1
  4051e4:	d004      	beq.n	4051f0 <__sfvwrite_r+0x8c>
  4051e6:	469b      	mov	fp, r3
  4051e8:	9301      	str	r3, [sp, #4]
  4051ea:	461f      	mov	r7, r3
  4051ec:	469a      	mov	sl, r3
  4051ee:	e0bf      	b.n	405370 <__sfvwrite_r+0x20c>
  4051f0:	4655      	mov	r5, sl
  4051f2:	b925      	cbnz	r5, 4051fe <__sfvwrite_r+0x9a>
  4051f4:	f8d6 a000 	ldr.w	sl, [r6]
  4051f8:	6875      	ldr	r5, [r6, #4]
  4051fa:	3608      	adds	r6, #8
  4051fc:	e7f9      	b.n	4051f2 <__sfvwrite_r+0x8e>
  4051fe:	89a2      	ldrh	r2, [r4, #12]
  405200:	68a7      	ldr	r7, [r4, #8]
  405202:	0591      	lsls	r1, r2, #22
  405204:	d552      	bpl.n	4052ac <__sfvwrite_r+0x148>
  405206:	42bd      	cmp	r5, r7
  405208:	d342      	bcc.n	405290 <__sfvwrite_r+0x12c>
  40520a:	f412 6f90 	tst.w	r2, #1152	; 0x480
  40520e:	d03d      	beq.n	40528c <__sfvwrite_r+0x128>
  405210:	6921      	ldr	r1, [r4, #16]
  405212:	6823      	ldr	r3, [r4, #0]
  405214:	2002      	movs	r0, #2
  405216:	1a5b      	subs	r3, r3, r1
  405218:	9301      	str	r3, [sp, #4]
  40521a:	6963      	ldr	r3, [r4, #20]
  40521c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  405220:	fb93 fbf0 	sdiv	fp, r3, r0
  405224:	9b01      	ldr	r3, [sp, #4]
  405226:	1c58      	adds	r0, r3, #1
  405228:	4428      	add	r0, r5
  40522a:	4583      	cmp	fp, r0
  40522c:	bf38      	it	cc
  40522e:	4683      	movcc	fp, r0
  405230:	0553      	lsls	r3, r2, #21
  405232:	4640      	mov	r0, r8
  405234:	d50f      	bpl.n	405256 <__sfvwrite_r+0xf2>
  405236:	4659      	mov	r1, fp
  405238:	f000 f9d0 	bl	4055dc <_malloc_r>
  40523c:	4607      	mov	r7, r0
  40523e:	b1b8      	cbz	r0, 405270 <__sfvwrite_r+0x10c>
  405240:	9a01      	ldr	r2, [sp, #4]
  405242:	6921      	ldr	r1, [r4, #16]
  405244:	f000 fbe0 	bl	405a08 <memcpy>
  405248:	89a2      	ldrh	r2, [r4, #12]
  40524a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40524e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405252:	81a2      	strh	r2, [r4, #12]
  405254:	e010      	b.n	405278 <__sfvwrite_r+0x114>
  405256:	465a      	mov	r2, fp
  405258:	f000 ffe6 	bl	406228 <_realloc_r>
  40525c:	4607      	mov	r7, r0
  40525e:	b958      	cbnz	r0, 405278 <__sfvwrite_r+0x114>
  405260:	4640      	mov	r0, r8
  405262:	6921      	ldr	r1, [r4, #16]
  405264:	f7ff fec6 	bl	404ff4 <_free_r>
  405268:	89a3      	ldrh	r3, [r4, #12]
  40526a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40526e:	81a3      	strh	r3, [r4, #12]
  405270:	230c      	movs	r3, #12
  405272:	f8c8 3000 	str.w	r3, [r8]
  405276:	e0b5      	b.n	4053e4 <__sfvwrite_r+0x280>
  405278:	9b01      	ldr	r3, [sp, #4]
  40527a:	6127      	str	r7, [r4, #16]
  40527c:	441f      	add	r7, r3
  40527e:	ebc3 030b 	rsb	r3, r3, fp
  405282:	6027      	str	r7, [r4, #0]
  405284:	f8c4 b014 	str.w	fp, [r4, #20]
  405288:	462f      	mov	r7, r5
  40528a:	60a3      	str	r3, [r4, #8]
  40528c:	42bd      	cmp	r5, r7
  40528e:	d200      	bcs.n	405292 <__sfvwrite_r+0x12e>
  405290:	462f      	mov	r7, r5
  405292:	463a      	mov	r2, r7
  405294:	6820      	ldr	r0, [r4, #0]
  405296:	4651      	mov	r1, sl
  405298:	f000 fbbf 	bl	405a1a <memmove>
  40529c:	68a3      	ldr	r3, [r4, #8]
  40529e:	1bdb      	subs	r3, r3, r7
  4052a0:	60a3      	str	r3, [r4, #8]
  4052a2:	6823      	ldr	r3, [r4, #0]
  4052a4:	441f      	add	r7, r3
  4052a6:	6027      	str	r7, [r4, #0]
  4052a8:	462f      	mov	r7, r5
  4052aa:	e02a      	b.n	405302 <__sfvwrite_r+0x19e>
  4052ac:	6820      	ldr	r0, [r4, #0]
  4052ae:	6923      	ldr	r3, [r4, #16]
  4052b0:	4298      	cmp	r0, r3
  4052b2:	d802      	bhi.n	4052ba <__sfvwrite_r+0x156>
  4052b4:	6963      	ldr	r3, [r4, #20]
  4052b6:	429d      	cmp	r5, r3
  4052b8:	d213      	bcs.n	4052e2 <__sfvwrite_r+0x17e>
  4052ba:	42bd      	cmp	r5, r7
  4052bc:	bf38      	it	cc
  4052be:	462f      	movcc	r7, r5
  4052c0:	463a      	mov	r2, r7
  4052c2:	4651      	mov	r1, sl
  4052c4:	f000 fba9 	bl	405a1a <memmove>
  4052c8:	68a3      	ldr	r3, [r4, #8]
  4052ca:	6822      	ldr	r2, [r4, #0]
  4052cc:	1bdb      	subs	r3, r3, r7
  4052ce:	443a      	add	r2, r7
  4052d0:	60a3      	str	r3, [r4, #8]
  4052d2:	6022      	str	r2, [r4, #0]
  4052d4:	b9ab      	cbnz	r3, 405302 <__sfvwrite_r+0x19e>
  4052d6:	4640      	mov	r0, r8
  4052d8:	4621      	mov	r1, r4
  4052da:	f7ff fca8 	bl	404c2e <_fflush_r>
  4052de:	b180      	cbz	r0, 405302 <__sfvwrite_r+0x19e>
  4052e0:	e080      	b.n	4053e4 <__sfvwrite_r+0x280>
  4052e2:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  4052e6:	4575      	cmp	r5, lr
  4052e8:	bf38      	it	cc
  4052ea:	46ae      	movcc	lr, r5
  4052ec:	fb9e fef3 	sdiv	lr, lr, r3
  4052f0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4052f2:	4640      	mov	r0, r8
  4052f4:	69e1      	ldr	r1, [r4, #28]
  4052f6:	4652      	mov	r2, sl
  4052f8:	fb03 f30e 	mul.w	r3, r3, lr
  4052fc:	47b8      	blx	r7
  4052fe:	1e07      	subs	r7, r0, #0
  405300:	dd70      	ble.n	4053e4 <__sfvwrite_r+0x280>
  405302:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405306:	44ba      	add	sl, r7
  405308:	1bed      	subs	r5, r5, r7
  40530a:	1bdf      	subs	r7, r3, r7
  40530c:	f8c9 7008 	str.w	r7, [r9, #8]
  405310:	2f00      	cmp	r7, #0
  405312:	f47f af6e 	bne.w	4051f2 <__sfvwrite_r+0x8e>
  405316:	e72c      	b.n	405172 <__sfvwrite_r+0xe>
  405318:	9d01      	ldr	r5, [sp, #4]
  40531a:	2d00      	cmp	r5, #0
  40531c:	d031      	beq.n	405382 <__sfvwrite_r+0x21e>
  40531e:	6820      	ldr	r0, [r4, #0]
  405320:	6922      	ldr	r2, [r4, #16]
  405322:	45d3      	cmp	fp, sl
  405324:	bf34      	ite	cc
  405326:	465b      	movcc	r3, fp
  405328:	4653      	movcs	r3, sl
  40532a:	4290      	cmp	r0, r2
  40532c:	68a5      	ldr	r5, [r4, #8]
  40532e:	f8d4 e014 	ldr.w	lr, [r4, #20]
  405332:	d936      	bls.n	4053a2 <__sfvwrite_r+0x23e>
  405334:	4475      	add	r5, lr
  405336:	42ab      	cmp	r3, r5
  405338:	dd33      	ble.n	4053a2 <__sfvwrite_r+0x23e>
  40533a:	4639      	mov	r1, r7
  40533c:	462a      	mov	r2, r5
  40533e:	f000 fb6c 	bl	405a1a <memmove>
  405342:	6823      	ldr	r3, [r4, #0]
  405344:	4640      	mov	r0, r8
  405346:	442b      	add	r3, r5
  405348:	6023      	str	r3, [r4, #0]
  40534a:	4621      	mov	r1, r4
  40534c:	f7ff fc6f 	bl	404c2e <_fflush_r>
  405350:	2800      	cmp	r0, #0
  405352:	d147      	bne.n	4053e4 <__sfvwrite_r+0x280>
  405354:	ebbb 0b05 	subs.w	fp, fp, r5
  405358:	d03c      	beq.n	4053d4 <__sfvwrite_r+0x270>
  40535a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40535e:	442f      	add	r7, r5
  405360:	ebc5 0a0a 	rsb	sl, r5, sl
  405364:	1b5d      	subs	r5, r3, r5
  405366:	f8c9 5008 	str.w	r5, [r9, #8]
  40536a:	2d00      	cmp	r5, #0
  40536c:	f43f af01 	beq.w	405172 <__sfvwrite_r+0xe>
  405370:	f1ba 0f00 	cmp.w	sl, #0
  405374:	d1d0      	bne.n	405318 <__sfvwrite_r+0x1b4>
  405376:	2500      	movs	r5, #0
  405378:	e896 0480 	ldmia.w	r6, {r7, sl}
  40537c:	9501      	str	r5, [sp, #4]
  40537e:	3608      	adds	r6, #8
  405380:	e7f6      	b.n	405370 <__sfvwrite_r+0x20c>
  405382:	4638      	mov	r0, r7
  405384:	210a      	movs	r1, #10
  405386:	4652      	mov	r2, sl
  405388:	f000 fb30 	bl	4059ec <memchr>
  40538c:	b120      	cbz	r0, 405398 <__sfvwrite_r+0x234>
  40538e:	f100 0c01 	add.w	ip, r0, #1
  405392:	ebc7 0b0c 	rsb	fp, r7, ip
  405396:	e001      	b.n	40539c <__sfvwrite_r+0x238>
  405398:	f10a 0b01 	add.w	fp, sl, #1
  40539c:	2501      	movs	r5, #1
  40539e:	9501      	str	r5, [sp, #4]
  4053a0:	e7bd      	b.n	40531e <__sfvwrite_r+0x1ba>
  4053a2:	4573      	cmp	r3, lr
  4053a4:	db08      	blt.n	4053b8 <__sfvwrite_r+0x254>
  4053a6:	6a65      	ldr	r5, [r4, #36]	; 0x24
  4053a8:	4640      	mov	r0, r8
  4053aa:	69e1      	ldr	r1, [r4, #28]
  4053ac:	463a      	mov	r2, r7
  4053ae:	4673      	mov	r3, lr
  4053b0:	47a8      	blx	r5
  4053b2:	1e05      	subs	r5, r0, #0
  4053b4:	dcce      	bgt.n	405354 <__sfvwrite_r+0x1f0>
  4053b6:	e015      	b.n	4053e4 <__sfvwrite_r+0x280>
  4053b8:	461a      	mov	r2, r3
  4053ba:	4639      	mov	r1, r7
  4053bc:	9300      	str	r3, [sp, #0]
  4053be:	f000 fb2c 	bl	405a1a <memmove>
  4053c2:	9b00      	ldr	r3, [sp, #0]
  4053c4:	68a2      	ldr	r2, [r4, #8]
  4053c6:	461d      	mov	r5, r3
  4053c8:	1ad2      	subs	r2, r2, r3
  4053ca:	60a2      	str	r2, [r4, #8]
  4053cc:	6822      	ldr	r2, [r4, #0]
  4053ce:	441a      	add	r2, r3
  4053d0:	6022      	str	r2, [r4, #0]
  4053d2:	e7bf      	b.n	405354 <__sfvwrite_r+0x1f0>
  4053d4:	4640      	mov	r0, r8
  4053d6:	4621      	mov	r1, r4
  4053d8:	f7ff fc29 	bl	404c2e <_fflush_r>
  4053dc:	b910      	cbnz	r0, 4053e4 <__sfvwrite_r+0x280>
  4053de:	f8cd b004 	str.w	fp, [sp, #4]
  4053e2:	e7ba      	b.n	40535a <__sfvwrite_r+0x1f6>
  4053e4:	89a3      	ldrh	r3, [r4, #12]
  4053e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053ea:	81a3      	strh	r3, [r4, #12]
  4053ec:	f04f 30ff 	mov.w	r0, #4294967295
  4053f0:	b003      	add	sp, #12
  4053f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053f6:	bf00      	nop
  4053f8:	7ffffc00 	.word	0x7ffffc00

004053fc <_fwalk>:
  4053fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405400:	4688      	mov	r8, r1
  405402:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405406:	2600      	movs	r6, #0
  405408:	b18c      	cbz	r4, 40542e <_fwalk+0x32>
  40540a:	68a5      	ldr	r5, [r4, #8]
  40540c:	6867      	ldr	r7, [r4, #4]
  40540e:	3f01      	subs	r7, #1
  405410:	d40b      	bmi.n	40542a <_fwalk+0x2e>
  405412:	89ab      	ldrh	r3, [r5, #12]
  405414:	2b01      	cmp	r3, #1
  405416:	d906      	bls.n	405426 <_fwalk+0x2a>
  405418:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  40541c:	3301      	adds	r3, #1
  40541e:	d002      	beq.n	405426 <_fwalk+0x2a>
  405420:	4628      	mov	r0, r5
  405422:	47c0      	blx	r8
  405424:	4306      	orrs	r6, r0
  405426:	3568      	adds	r5, #104	; 0x68
  405428:	e7f1      	b.n	40540e <_fwalk+0x12>
  40542a:	6824      	ldr	r4, [r4, #0]
  40542c:	e7ec      	b.n	405408 <_fwalk+0xc>
  40542e:	4630      	mov	r0, r6
  405430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405434 <_fwalk_reent>:
  405434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405438:	4680      	mov	r8, r0
  40543a:	4689      	mov	r9, r1
  40543c:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405440:	2600      	movs	r6, #0
  405442:	b194      	cbz	r4, 40546a <_fwalk_reent+0x36>
  405444:	68a5      	ldr	r5, [r4, #8]
  405446:	6867      	ldr	r7, [r4, #4]
  405448:	3f01      	subs	r7, #1
  40544a:	d40c      	bmi.n	405466 <_fwalk_reent+0x32>
  40544c:	89ab      	ldrh	r3, [r5, #12]
  40544e:	2b01      	cmp	r3, #1
  405450:	d907      	bls.n	405462 <_fwalk_reent+0x2e>
  405452:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  405456:	3301      	adds	r3, #1
  405458:	d003      	beq.n	405462 <_fwalk_reent+0x2e>
  40545a:	4640      	mov	r0, r8
  40545c:	4629      	mov	r1, r5
  40545e:	47c8      	blx	r9
  405460:	4306      	orrs	r6, r0
  405462:	3568      	adds	r5, #104	; 0x68
  405464:	e7f0      	b.n	405448 <_fwalk_reent+0x14>
  405466:	6824      	ldr	r4, [r4, #0]
  405468:	e7eb      	b.n	405442 <_fwalk_reent+0xe>
  40546a:	4630      	mov	r0, r6
  40546c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405470 <_setlocale_r>:
  405470:	b510      	push	{r4, lr}
  405472:	4614      	mov	r4, r2
  405474:	b90a      	cbnz	r2, 40547a <_setlocale_r+0xa>
  405476:	480b      	ldr	r0, [pc, #44]	; (4054a4 <_setlocale_r+0x34>)
  405478:	bd10      	pop	{r4, pc}
  40547a:	4610      	mov	r0, r2
  40547c:	490a      	ldr	r1, [pc, #40]	; (4054a8 <_setlocale_r+0x38>)
  40547e:	f001 f8f4 	bl	40666a <strcmp>
  405482:	2800      	cmp	r0, #0
  405484:	d0f7      	beq.n	405476 <_setlocale_r+0x6>
  405486:	4620      	mov	r0, r4
  405488:	4906      	ldr	r1, [pc, #24]	; (4054a4 <_setlocale_r+0x34>)
  40548a:	f001 f8ee 	bl	40666a <strcmp>
  40548e:	2800      	cmp	r0, #0
  405490:	d0f1      	beq.n	405476 <_setlocale_r+0x6>
  405492:	4620      	mov	r0, r4
  405494:	4905      	ldr	r1, [pc, #20]	; (4054ac <_setlocale_r+0x3c>)
  405496:	f001 f8e8 	bl	40666a <strcmp>
  40549a:	2800      	cmp	r0, #0
  40549c:	4801      	ldr	r0, [pc, #4]	; (4054a4 <_setlocale_r+0x34>)
  40549e:	bf18      	it	ne
  4054a0:	2000      	movne	r0, #0
  4054a2:	bd10      	pop	{r4, pc}
  4054a4:	00407aa0 	.word	0x00407aa0
  4054a8:	00407b25 	.word	0x00407b25
  4054ac:	00407aa3 	.word	0x00407aa3

004054b0 <__locale_charset>:
  4054b0:	4800      	ldr	r0, [pc, #0]	; (4054b4 <__locale_charset+0x4>)
  4054b2:	4770      	bx	lr
  4054b4:	20000520 	.word	0x20000520

004054b8 <__locale_mb_cur_max>:
  4054b8:	4b01      	ldr	r3, [pc, #4]	; (4054c0 <__locale_mb_cur_max+0x8>)
  4054ba:	6a18      	ldr	r0, [r3, #32]
  4054bc:	4770      	bx	lr
  4054be:	bf00      	nop
  4054c0:	20000520 	.word	0x20000520

004054c4 <__locale_msgcharset>:
  4054c4:	4800      	ldr	r0, [pc, #0]	; (4054c8 <__locale_msgcharset+0x4>)
  4054c6:	4770      	bx	lr
  4054c8:	20000544 	.word	0x20000544

004054cc <__locale_cjk_lang>:
  4054cc:	2000      	movs	r0, #0
  4054ce:	4770      	bx	lr

004054d0 <_localeconv_r>:
  4054d0:	4800      	ldr	r0, [pc, #0]	; (4054d4 <_localeconv_r+0x4>)
  4054d2:	4770      	bx	lr
  4054d4:	20000564 	.word	0x20000564

004054d8 <setlocale>:
  4054d8:	460a      	mov	r2, r1
  4054da:	4903      	ldr	r1, [pc, #12]	; (4054e8 <setlocale+0x10>)
  4054dc:	4603      	mov	r3, r0
  4054de:	6808      	ldr	r0, [r1, #0]
  4054e0:	4619      	mov	r1, r3
  4054e2:	f7ff bfc5 	b.w	405470 <_setlocale_r>
  4054e6:	bf00      	nop
  4054e8:	200000f0 	.word	0x200000f0

004054ec <localeconv>:
  4054ec:	4800      	ldr	r0, [pc, #0]	; (4054f0 <localeconv+0x4>)
  4054ee:	4770      	bx	lr
  4054f0:	20000564 	.word	0x20000564

004054f4 <__smakebuf_r>:
  4054f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4054f6:	898b      	ldrh	r3, [r1, #12]
  4054f8:	b091      	sub	sp, #68	; 0x44
  4054fa:	079d      	lsls	r5, r3, #30
  4054fc:	4606      	mov	r6, r0
  4054fe:	460c      	mov	r4, r1
  405500:	d43a      	bmi.n	405578 <__smakebuf_r+0x84>
  405502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405506:	2900      	cmp	r1, #0
  405508:	da0b      	bge.n	405522 <__smakebuf_r+0x2e>
  40550a:	89a3      	ldrh	r3, [r4, #12]
  40550c:	2700      	movs	r7, #0
  40550e:	f013 0f80 	tst.w	r3, #128	; 0x80
  405512:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405516:	bf0c      	ite	eq
  405518:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  40551c:	2540      	movne	r5, #64	; 0x40
  40551e:	81a3      	strh	r3, [r4, #12]
  405520:	e01f      	b.n	405562 <__smakebuf_r+0x6e>
  405522:	aa01      	add	r2, sp, #4
  405524:	f001 fea4 	bl	407270 <_fstat_r>
  405528:	2800      	cmp	r0, #0
  40552a:	dbee      	blt.n	40550a <__smakebuf_r+0x16>
  40552c:	9b02      	ldr	r3, [sp, #8]
  40552e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  405532:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  405536:	424f      	negs	r7, r1
  405538:	414f      	adcs	r7, r1
  40553a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40553e:	89a3      	ldrh	r3, [r4, #12]
  405540:	d10a      	bne.n	405558 <__smakebuf_r+0x64>
  405542:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  405544:	491b      	ldr	r1, [pc, #108]	; (4055b4 <__smakebuf_r+0xc0>)
  405546:	428a      	cmp	r2, r1
  405548:	d106      	bne.n	405558 <__smakebuf_r+0x64>
  40554a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40554e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405552:	81a3      	strh	r3, [r4, #12]
  405554:	64e5      	str	r5, [r4, #76]	; 0x4c
  405556:	e004      	b.n	405562 <__smakebuf_r+0x6e>
  405558:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40555c:	81a3      	strh	r3, [r4, #12]
  40555e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405562:	4630      	mov	r0, r6
  405564:	4629      	mov	r1, r5
  405566:	f000 f839 	bl	4055dc <_malloc_r>
  40556a:	b960      	cbnz	r0, 405586 <__smakebuf_r+0x92>
  40556c:	89a3      	ldrh	r3, [r4, #12]
  40556e:	059a      	lsls	r2, r3, #22
  405570:	d41d      	bmi.n	4055ae <__smakebuf_r+0xba>
  405572:	f043 0302 	orr.w	r3, r3, #2
  405576:	81a3      	strh	r3, [r4, #12]
  405578:	f104 0343 	add.w	r3, r4, #67	; 0x43
  40557c:	6023      	str	r3, [r4, #0]
  40557e:	6123      	str	r3, [r4, #16]
  405580:	2301      	movs	r3, #1
  405582:	6163      	str	r3, [r4, #20]
  405584:	e013      	b.n	4055ae <__smakebuf_r+0xba>
  405586:	4b0c      	ldr	r3, [pc, #48]	; (4055b8 <__smakebuf_r+0xc4>)
  405588:	63f3      	str	r3, [r6, #60]	; 0x3c
  40558a:	89a3      	ldrh	r3, [r4, #12]
  40558c:	6020      	str	r0, [r4, #0]
  40558e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405592:	81a3      	strh	r3, [r4, #12]
  405594:	6120      	str	r0, [r4, #16]
  405596:	6165      	str	r5, [r4, #20]
  405598:	b14f      	cbz	r7, 4055ae <__smakebuf_r+0xba>
  40559a:	4630      	mov	r0, r6
  40559c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4055a0:	f001 fe78 	bl	407294 <_isatty_r>
  4055a4:	b118      	cbz	r0, 4055ae <__smakebuf_r+0xba>
  4055a6:	89a3      	ldrh	r3, [r4, #12]
  4055a8:	f043 0301 	orr.w	r3, r3, #1
  4055ac:	81a3      	strh	r3, [r4, #12]
  4055ae:	b011      	add	sp, #68	; 0x44
  4055b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055b2:	bf00      	nop
  4055b4:	0040663f 	.word	0x0040663f
  4055b8:	00404c7d 	.word	0x00404c7d

004055bc <malloc>:
  4055bc:	4b02      	ldr	r3, [pc, #8]	; (4055c8 <malloc+0xc>)
  4055be:	4601      	mov	r1, r0
  4055c0:	6818      	ldr	r0, [r3, #0]
  4055c2:	f000 b80b 	b.w	4055dc <_malloc_r>
  4055c6:	bf00      	nop
  4055c8:	200000f0 	.word	0x200000f0

004055cc <free>:
  4055cc:	4b02      	ldr	r3, [pc, #8]	; (4055d8 <free+0xc>)
  4055ce:	4601      	mov	r1, r0
  4055d0:	6818      	ldr	r0, [r3, #0]
  4055d2:	f7ff bd0f 	b.w	404ff4 <_free_r>
  4055d6:	bf00      	nop
  4055d8:	200000f0 	.word	0x200000f0

004055dc <_malloc_r>:
  4055dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055e0:	f101 040b 	add.w	r4, r1, #11
  4055e4:	2c16      	cmp	r4, #22
  4055e6:	4607      	mov	r7, r0
  4055e8:	d903      	bls.n	4055f2 <_malloc_r+0x16>
  4055ea:	f034 0407 	bics.w	r4, r4, #7
  4055ee:	d501      	bpl.n	4055f4 <_malloc_r+0x18>
  4055f0:	e002      	b.n	4055f8 <_malloc_r+0x1c>
  4055f2:	2410      	movs	r4, #16
  4055f4:	428c      	cmp	r4, r1
  4055f6:	d202      	bcs.n	4055fe <_malloc_r+0x22>
  4055f8:	230c      	movs	r3, #12
  4055fa:	603b      	str	r3, [r7, #0]
  4055fc:	e1de      	b.n	4059bc <_malloc_r+0x3e0>
  4055fe:	4638      	mov	r0, r7
  405600:	f000 fa26 	bl	405a50 <__malloc_lock>
  405604:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  405608:	4da3      	ldr	r5, [pc, #652]	; (405898 <_malloc_r+0x2bc>)
  40560a:	d214      	bcs.n	405636 <_malloc_r+0x5a>
  40560c:	08e2      	lsrs	r2, r4, #3
  40560e:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  405612:	68de      	ldr	r6, [r3, #12]
  405614:	429e      	cmp	r6, r3
  405616:	d106      	bne.n	405626 <_malloc_r+0x4a>
  405618:	f106 0308 	add.w	r3, r6, #8
  40561c:	6976      	ldr	r6, [r6, #20]
  40561e:	429e      	cmp	r6, r3
  405620:	bf08      	it	eq
  405622:	3202      	addeq	r2, #2
  405624:	d043      	beq.n	4056ae <_malloc_r+0xd2>
  405626:	6873      	ldr	r3, [r6, #4]
  405628:	68f2      	ldr	r2, [r6, #12]
  40562a:	68b1      	ldr	r1, [r6, #8]
  40562c:	f023 0303 	bic.w	r3, r3, #3
  405630:	60ca      	str	r2, [r1, #12]
  405632:	6091      	str	r1, [r2, #8]
  405634:	e05d      	b.n	4056f2 <_malloc_r+0x116>
  405636:	0a62      	lsrs	r2, r4, #9
  405638:	d01a      	beq.n	405670 <_malloc_r+0x94>
  40563a:	2a04      	cmp	r2, #4
  40563c:	d802      	bhi.n	405644 <_malloc_r+0x68>
  40563e:	09a2      	lsrs	r2, r4, #6
  405640:	3238      	adds	r2, #56	; 0x38
  405642:	e018      	b.n	405676 <_malloc_r+0x9a>
  405644:	2a14      	cmp	r2, #20
  405646:	d801      	bhi.n	40564c <_malloc_r+0x70>
  405648:	325b      	adds	r2, #91	; 0x5b
  40564a:	e014      	b.n	405676 <_malloc_r+0x9a>
  40564c:	2a54      	cmp	r2, #84	; 0x54
  40564e:	d802      	bhi.n	405656 <_malloc_r+0x7a>
  405650:	0b22      	lsrs	r2, r4, #12
  405652:	326e      	adds	r2, #110	; 0x6e
  405654:	e00f      	b.n	405676 <_malloc_r+0x9a>
  405656:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40565a:	d802      	bhi.n	405662 <_malloc_r+0x86>
  40565c:	0be2      	lsrs	r2, r4, #15
  40565e:	3277      	adds	r2, #119	; 0x77
  405660:	e009      	b.n	405676 <_malloc_r+0x9a>
  405662:	f240 5354 	movw	r3, #1364	; 0x554
  405666:	429a      	cmp	r2, r3
  405668:	d804      	bhi.n	405674 <_malloc_r+0x98>
  40566a:	0ca2      	lsrs	r2, r4, #18
  40566c:	327c      	adds	r2, #124	; 0x7c
  40566e:	e002      	b.n	405676 <_malloc_r+0x9a>
  405670:	223f      	movs	r2, #63	; 0x3f
  405672:	e000      	b.n	405676 <_malloc_r+0x9a>
  405674:	227e      	movs	r2, #126	; 0x7e
  405676:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  40567a:	68de      	ldr	r6, [r3, #12]
  40567c:	429e      	cmp	r6, r3
  40567e:	d015      	beq.n	4056ac <_malloc_r+0xd0>
  405680:	6871      	ldr	r1, [r6, #4]
  405682:	f021 0103 	bic.w	r1, r1, #3
  405686:	1b08      	subs	r0, r1, r4
  405688:	280f      	cmp	r0, #15
  40568a:	dd01      	ble.n	405690 <_malloc_r+0xb4>
  40568c:	3a01      	subs	r2, #1
  40568e:	e00d      	b.n	4056ac <_malloc_r+0xd0>
  405690:	2800      	cmp	r0, #0
  405692:	db09      	blt.n	4056a8 <_malloc_r+0xcc>
  405694:	68f3      	ldr	r3, [r6, #12]
  405696:	68b2      	ldr	r2, [r6, #8]
  405698:	60d3      	str	r3, [r2, #12]
  40569a:	609a      	str	r2, [r3, #8]
  40569c:	1873      	adds	r3, r6, r1
  40569e:	685a      	ldr	r2, [r3, #4]
  4056a0:	f042 0201 	orr.w	r2, r2, #1
  4056a4:	605a      	str	r2, [r3, #4]
  4056a6:	e194      	b.n	4059d2 <_malloc_r+0x3f6>
  4056a8:	68f6      	ldr	r6, [r6, #12]
  4056aa:	e7e7      	b.n	40567c <_malloc_r+0xa0>
  4056ac:	3201      	adds	r2, #1
  4056ae:	497a      	ldr	r1, [pc, #488]	; (405898 <_malloc_r+0x2bc>)
  4056b0:	692e      	ldr	r6, [r5, #16]
  4056b2:	f101 0008 	add.w	r0, r1, #8
  4056b6:	4286      	cmp	r6, r0
  4056b8:	4686      	mov	lr, r0
  4056ba:	d06d      	beq.n	405798 <_malloc_r+0x1bc>
  4056bc:	6873      	ldr	r3, [r6, #4]
  4056be:	f023 0303 	bic.w	r3, r3, #3
  4056c2:	ebc4 0c03 	rsb	ip, r4, r3
  4056c6:	f1bc 0f0f 	cmp.w	ip, #15
  4056ca:	dd0d      	ble.n	4056e8 <_malloc_r+0x10c>
  4056cc:	1933      	adds	r3, r6, r4
  4056ce:	f04c 0201 	orr.w	r2, ip, #1
  4056d2:	f044 0401 	orr.w	r4, r4, #1
  4056d6:	6074      	str	r4, [r6, #4]
  4056d8:	614b      	str	r3, [r1, #20]
  4056da:	610b      	str	r3, [r1, #16]
  4056dc:	60d8      	str	r0, [r3, #12]
  4056de:	6098      	str	r0, [r3, #8]
  4056e0:	605a      	str	r2, [r3, #4]
  4056e2:	f843 c00c 	str.w	ip, [r3, ip]
  4056e6:	e174      	b.n	4059d2 <_malloc_r+0x3f6>
  4056e8:	f1bc 0f00 	cmp.w	ip, #0
  4056ec:	6148      	str	r0, [r1, #20]
  4056ee:	6108      	str	r0, [r1, #16]
  4056f0:	db01      	blt.n	4056f6 <_malloc_r+0x11a>
  4056f2:	4433      	add	r3, r6
  4056f4:	e7d3      	b.n	40569e <_malloc_r+0xc2>
  4056f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4056fa:	d211      	bcs.n	405720 <_malloc_r+0x144>
  4056fc:	08db      	lsrs	r3, r3, #3
  4056fe:	1098      	asrs	r0, r3, #2
  405700:	f04f 0c01 	mov.w	ip, #1
  405704:	fa0c fc00 	lsl.w	ip, ip, r0
  405708:	6848      	ldr	r0, [r1, #4]
  40570a:	ea4c 0000 	orr.w	r0, ip, r0
  40570e:	6048      	str	r0, [r1, #4]
  405710:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405714:	688b      	ldr	r3, [r1, #8]
  405716:	60f1      	str	r1, [r6, #12]
  405718:	60b3      	str	r3, [r6, #8]
  40571a:	608e      	str	r6, [r1, #8]
  40571c:	60de      	str	r6, [r3, #12]
  40571e:	e03b      	b.n	405798 <_malloc_r+0x1bc>
  405720:	0a58      	lsrs	r0, r3, #9
  405722:	2804      	cmp	r0, #4
  405724:	d802      	bhi.n	40572c <_malloc_r+0x150>
  405726:	0998      	lsrs	r0, r3, #6
  405728:	3038      	adds	r0, #56	; 0x38
  40572a:	e015      	b.n	405758 <_malloc_r+0x17c>
  40572c:	2814      	cmp	r0, #20
  40572e:	d801      	bhi.n	405734 <_malloc_r+0x158>
  405730:	305b      	adds	r0, #91	; 0x5b
  405732:	e011      	b.n	405758 <_malloc_r+0x17c>
  405734:	2854      	cmp	r0, #84	; 0x54
  405736:	d802      	bhi.n	40573e <_malloc_r+0x162>
  405738:	0b18      	lsrs	r0, r3, #12
  40573a:	306e      	adds	r0, #110	; 0x6e
  40573c:	e00c      	b.n	405758 <_malloc_r+0x17c>
  40573e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  405742:	d802      	bhi.n	40574a <_malloc_r+0x16e>
  405744:	0bd8      	lsrs	r0, r3, #15
  405746:	3077      	adds	r0, #119	; 0x77
  405748:	e006      	b.n	405758 <_malloc_r+0x17c>
  40574a:	f240 5154 	movw	r1, #1364	; 0x554
  40574e:	4288      	cmp	r0, r1
  405750:	bf9a      	itte	ls
  405752:	0c98      	lsrls	r0, r3, #18
  405754:	307c      	addls	r0, #124	; 0x7c
  405756:	207e      	movhi	r0, #126	; 0x7e
  405758:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  40575c:	f8dc 1008 	ldr.w	r1, [ip, #8]
  405760:	f8df 8134 	ldr.w	r8, [pc, #308]	; 405898 <_malloc_r+0x2bc>
  405764:	4561      	cmp	r1, ip
  405766:	d10d      	bne.n	405784 <_malloc_r+0x1a8>
  405768:	2301      	movs	r3, #1
  40576a:	1080      	asrs	r0, r0, #2
  40576c:	fa03 f000 	lsl.w	r0, r3, r0
  405770:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405774:	4303      	orrs	r3, r0
  405776:	f8c8 3004 	str.w	r3, [r8, #4]
  40577a:	460b      	mov	r3, r1
  40577c:	e008      	b.n	405790 <_malloc_r+0x1b4>
  40577e:	6889      	ldr	r1, [r1, #8]
  405780:	4561      	cmp	r1, ip
  405782:	d004      	beq.n	40578e <_malloc_r+0x1b2>
  405784:	6848      	ldr	r0, [r1, #4]
  405786:	f020 0003 	bic.w	r0, r0, #3
  40578a:	4283      	cmp	r3, r0
  40578c:	d3f7      	bcc.n	40577e <_malloc_r+0x1a2>
  40578e:	68cb      	ldr	r3, [r1, #12]
  405790:	60f3      	str	r3, [r6, #12]
  405792:	60b1      	str	r1, [r6, #8]
  405794:	609e      	str	r6, [r3, #8]
  405796:	60ce      	str	r6, [r1, #12]
  405798:	2101      	movs	r1, #1
  40579a:	1093      	asrs	r3, r2, #2
  40579c:	fa01 f303 	lsl.w	r3, r1, r3
  4057a0:	6869      	ldr	r1, [r5, #4]
  4057a2:	428b      	cmp	r3, r1
  4057a4:	d85d      	bhi.n	405862 <_malloc_r+0x286>
  4057a6:	420b      	tst	r3, r1
  4057a8:	d106      	bne.n	4057b8 <_malloc_r+0x1dc>
  4057aa:	f022 0203 	bic.w	r2, r2, #3
  4057ae:	005b      	lsls	r3, r3, #1
  4057b0:	420b      	tst	r3, r1
  4057b2:	f102 0204 	add.w	r2, r2, #4
  4057b6:	d0fa      	beq.n	4057ae <_malloc_r+0x1d2>
  4057b8:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  4057bc:	4680      	mov	r8, r0
  4057be:	4694      	mov	ip, r2
  4057c0:	f8d8 600c 	ldr.w	r6, [r8, #12]
  4057c4:	4546      	cmp	r6, r8
  4057c6:	d02d      	beq.n	405824 <_malloc_r+0x248>
  4057c8:	6871      	ldr	r1, [r6, #4]
  4057ca:	f021 0903 	bic.w	r9, r1, #3
  4057ce:	ebc4 0109 	rsb	r1, r4, r9
  4057d2:	290f      	cmp	r1, #15
  4057d4:	dd13      	ble.n	4057fe <_malloc_r+0x222>
  4057d6:	1933      	adds	r3, r6, r4
  4057d8:	f044 0401 	orr.w	r4, r4, #1
  4057dc:	68f2      	ldr	r2, [r6, #12]
  4057de:	6074      	str	r4, [r6, #4]
  4057e0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4057e4:	60c2      	str	r2, [r0, #12]
  4057e6:	6090      	str	r0, [r2, #8]
  4057e8:	f041 0201 	orr.w	r2, r1, #1
  4057ec:	616b      	str	r3, [r5, #20]
  4057ee:	612b      	str	r3, [r5, #16]
  4057f0:	f8c3 e00c 	str.w	lr, [r3, #12]
  4057f4:	f8c3 e008 	str.w	lr, [r3, #8]
  4057f8:	605a      	str	r2, [r3, #4]
  4057fa:	5059      	str	r1, [r3, r1]
  4057fc:	e00c      	b.n	405818 <_malloc_r+0x23c>
  4057fe:	2900      	cmp	r1, #0
  405800:	db0e      	blt.n	405820 <_malloc_r+0x244>
  405802:	eb06 0109 	add.w	r1, r6, r9
  405806:	684b      	ldr	r3, [r1, #4]
  405808:	f043 0301 	orr.w	r3, r3, #1
  40580c:	604b      	str	r3, [r1, #4]
  40580e:	68f3      	ldr	r3, [r6, #12]
  405810:	f856 2f08 	ldr.w	r2, [r6, #8]!
  405814:	60d3      	str	r3, [r2, #12]
  405816:	609a      	str	r2, [r3, #8]
  405818:	4638      	mov	r0, r7
  40581a:	f000 f91a 	bl	405a52 <__malloc_unlock>
  40581e:	e0dc      	b.n	4059da <_malloc_r+0x3fe>
  405820:	68f6      	ldr	r6, [r6, #12]
  405822:	e7cf      	b.n	4057c4 <_malloc_r+0x1e8>
  405824:	f10c 0c01 	add.w	ip, ip, #1
  405828:	f01c 0f03 	tst.w	ip, #3
  40582c:	f108 0808 	add.w	r8, r8, #8
  405830:	d1c6      	bne.n	4057c0 <_malloc_r+0x1e4>
  405832:	0791      	lsls	r1, r2, #30
  405834:	d104      	bne.n	405840 <_malloc_r+0x264>
  405836:	686a      	ldr	r2, [r5, #4]
  405838:	ea22 0203 	bic.w	r2, r2, r3
  40583c:	606a      	str	r2, [r5, #4]
  40583e:	e005      	b.n	40584c <_malloc_r+0x270>
  405840:	f1a0 0108 	sub.w	r1, r0, #8
  405844:	6800      	ldr	r0, [r0, #0]
  405846:	3a01      	subs	r2, #1
  405848:	4288      	cmp	r0, r1
  40584a:	d0f2      	beq.n	405832 <_malloc_r+0x256>
  40584c:	6869      	ldr	r1, [r5, #4]
  40584e:	005b      	lsls	r3, r3, #1
  405850:	428b      	cmp	r3, r1
  405852:	d806      	bhi.n	405862 <_malloc_r+0x286>
  405854:	b12b      	cbz	r3, 405862 <_malloc_r+0x286>
  405856:	4662      	mov	r2, ip
  405858:	420b      	tst	r3, r1
  40585a:	d1ad      	bne.n	4057b8 <_malloc_r+0x1dc>
  40585c:	3204      	adds	r2, #4
  40585e:	005b      	lsls	r3, r3, #1
  405860:	e7fa      	b.n	405858 <_malloc_r+0x27c>
  405862:	f8d5 9008 	ldr.w	r9, [r5, #8]
  405866:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40586a:	f023 0b03 	bic.w	fp, r3, #3
  40586e:	45a3      	cmp	fp, r4
  405870:	d304      	bcc.n	40587c <_malloc_r+0x2a0>
  405872:	ebc4 030b 	rsb	r3, r4, fp
  405876:	2b0f      	cmp	r3, #15
  405878:	f300 80a2 	bgt.w	4059c0 <_malloc_r+0x3e4>
  40587c:	4907      	ldr	r1, [pc, #28]	; (40589c <_malloc_r+0x2c0>)
  40587e:	eb09 030b 	add.w	r3, r9, fp
  405882:	680a      	ldr	r2, [r1, #0]
  405884:	4688      	mov	r8, r1
  405886:	eb04 0a02 	add.w	sl, r4, r2
  40588a:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  40588e:	3201      	adds	r2, #1
  405890:	d106      	bne.n	4058a0 <_malloc_r+0x2c4>
  405892:	f10a 0a10 	add.w	sl, sl, #16
  405896:	e00b      	b.n	4058b0 <_malloc_r+0x2d4>
  405898:	2000059c 	.word	0x2000059c
  40589c:	20000a94 	.word	0x20000a94
  4058a0:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  4058a4:	f10a 0a0f 	add.w	sl, sl, #15
  4058a8:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  4058ac:	f02a 0a0f 	bic.w	sl, sl, #15
  4058b0:	4638      	mov	r0, r7
  4058b2:	4651      	mov	r1, sl
  4058b4:	9301      	str	r3, [sp, #4]
  4058b6:	f000 fe83 	bl	4065c0 <_sbrk_r>
  4058ba:	1c42      	adds	r2, r0, #1
  4058bc:	4606      	mov	r6, r0
  4058be:	9b01      	ldr	r3, [sp, #4]
  4058c0:	d06f      	beq.n	4059a2 <_malloc_r+0x3c6>
  4058c2:	4298      	cmp	r0, r3
  4058c4:	d201      	bcs.n	4058ca <_malloc_r+0x2ee>
  4058c6:	45a9      	cmp	r9, r5
  4058c8:	d16b      	bne.n	4059a2 <_malloc_r+0x3c6>
  4058ca:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4058ce:	429e      	cmp	r6, r3
  4058d0:	4452      	add	r2, sl
  4058d2:	f8c8 2004 	str.w	r2, [r8, #4]
  4058d6:	d108      	bne.n	4058ea <_malloc_r+0x30e>
  4058d8:	f3c6 010b 	ubfx	r1, r6, #0, #12
  4058dc:	b929      	cbnz	r1, 4058ea <_malloc_r+0x30e>
  4058de:	68ab      	ldr	r3, [r5, #8]
  4058e0:	44da      	add	sl, fp
  4058e2:	f04a 0201 	orr.w	r2, sl, #1
  4058e6:	605a      	str	r2, [r3, #4]
  4058e8:	e04d      	b.n	405986 <_malloc_r+0x3aa>
  4058ea:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  4058ee:	3101      	adds	r1, #1
  4058f0:	d103      	bne.n	4058fa <_malloc_r+0x31e>
  4058f2:	4b3c      	ldr	r3, [pc, #240]	; (4059e4 <_malloc_r+0x408>)
  4058f4:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  4058f8:	e003      	b.n	405902 <_malloc_r+0x326>
  4058fa:	1af3      	subs	r3, r6, r3
  4058fc:	441a      	add	r2, r3
  4058fe:	f8c8 2004 	str.w	r2, [r8, #4]
  405902:	f016 0307 	ands.w	r3, r6, #7
  405906:	bf1c      	itt	ne
  405908:	f1c3 0308 	rsbne	r3, r3, #8
  40590c:	18f6      	addne	r6, r6, r3
  40590e:	44b2      	add	sl, r6
  405910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405914:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  405918:	ebca 0a03 	rsb	sl, sl, r3
  40591c:	4651      	mov	r1, sl
  40591e:	4638      	mov	r0, r7
  405920:	f000 fe4e 	bl	4065c0 <_sbrk_r>
  405924:	1c43      	adds	r3, r0, #1
  405926:	bf04      	itt	eq
  405928:	4630      	moveq	r0, r6
  40592a:	f04f 0a00 	moveq.w	sl, #0
  40592e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405932:	1b80      	subs	r0, r0, r6
  405934:	4450      	add	r0, sl
  405936:	4453      	add	r3, sl
  405938:	f040 0001 	orr.w	r0, r0, #1
  40593c:	45a9      	cmp	r9, r5
  40593e:	60ae      	str	r6, [r5, #8]
  405940:	f8c8 3004 	str.w	r3, [r8, #4]
  405944:	6070      	str	r0, [r6, #4]
  405946:	d01e      	beq.n	405986 <_malloc_r+0x3aa>
  405948:	f1bb 0f0f 	cmp.w	fp, #15
  40594c:	d802      	bhi.n	405954 <_malloc_r+0x378>
  40594e:	2301      	movs	r3, #1
  405950:	6073      	str	r3, [r6, #4]
  405952:	e026      	b.n	4059a2 <_malloc_r+0x3c6>
  405954:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405958:	f1ab 0b0c 	sub.w	fp, fp, #12
  40595c:	f02b 0b07 	bic.w	fp, fp, #7
  405960:	f003 0301 	and.w	r3, r3, #1
  405964:	ea4b 0303 	orr.w	r3, fp, r3
  405968:	f8c9 3004 	str.w	r3, [r9, #4]
  40596c:	2205      	movs	r2, #5
  40596e:	eb09 030b 	add.w	r3, r9, fp
  405972:	f1bb 0f0f 	cmp.w	fp, #15
  405976:	605a      	str	r2, [r3, #4]
  405978:	609a      	str	r2, [r3, #8]
  40597a:	d904      	bls.n	405986 <_malloc_r+0x3aa>
  40597c:	4638      	mov	r0, r7
  40597e:	f109 0108 	add.w	r1, r9, #8
  405982:	f7ff fb37 	bl	404ff4 <_free_r>
  405986:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40598a:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  40598e:	4293      	cmp	r3, r2
  405990:	bf84      	itt	hi
  405992:	4a15      	ldrhi	r2, [pc, #84]	; (4059e8 <_malloc_r+0x40c>)
  405994:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  405996:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  40599a:	4293      	cmp	r3, r2
  40599c:	bf84      	itt	hi
  40599e:	4a12      	ldrhi	r2, [pc, #72]	; (4059e8 <_malloc_r+0x40c>)
  4059a0:	6313      	strhi	r3, [r2, #48]	; 0x30
  4059a2:	68ab      	ldr	r3, [r5, #8]
  4059a4:	685a      	ldr	r2, [r3, #4]
  4059a6:	f022 0203 	bic.w	r2, r2, #3
  4059aa:	42a2      	cmp	r2, r4
  4059ac:	ebc4 0302 	rsb	r3, r4, r2
  4059b0:	d301      	bcc.n	4059b6 <_malloc_r+0x3da>
  4059b2:	2b0f      	cmp	r3, #15
  4059b4:	dc04      	bgt.n	4059c0 <_malloc_r+0x3e4>
  4059b6:	4638      	mov	r0, r7
  4059b8:	f000 f84b 	bl	405a52 <__malloc_unlock>
  4059bc:	2600      	movs	r6, #0
  4059be:	e00c      	b.n	4059da <_malloc_r+0x3fe>
  4059c0:	68ae      	ldr	r6, [r5, #8]
  4059c2:	f044 0201 	orr.w	r2, r4, #1
  4059c6:	f043 0301 	orr.w	r3, r3, #1
  4059ca:	4434      	add	r4, r6
  4059cc:	6072      	str	r2, [r6, #4]
  4059ce:	60ac      	str	r4, [r5, #8]
  4059d0:	6063      	str	r3, [r4, #4]
  4059d2:	4638      	mov	r0, r7
  4059d4:	f000 f83d 	bl	405a52 <__malloc_unlock>
  4059d8:	3608      	adds	r6, #8
  4059da:	4630      	mov	r0, r6
  4059dc:	b003      	add	sp, #12
  4059de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059e2:	bf00      	nop
  4059e4:	2000059c 	.word	0x2000059c
  4059e8:	20000a94 	.word	0x20000a94

004059ec <memchr>:
  4059ec:	b510      	push	{r4, lr}
  4059ee:	b2c9      	uxtb	r1, r1
  4059f0:	4402      	add	r2, r0
  4059f2:	4290      	cmp	r0, r2
  4059f4:	4603      	mov	r3, r0
  4059f6:	d005      	beq.n	405a04 <memchr+0x18>
  4059f8:	781c      	ldrb	r4, [r3, #0]
  4059fa:	3001      	adds	r0, #1
  4059fc:	428c      	cmp	r4, r1
  4059fe:	d1f8      	bne.n	4059f2 <memchr+0x6>
  405a00:	4618      	mov	r0, r3
  405a02:	bd10      	pop	{r4, pc}
  405a04:	2000      	movs	r0, #0
  405a06:	bd10      	pop	{r4, pc}

00405a08 <memcpy>:
  405a08:	b510      	push	{r4, lr}
  405a0a:	2300      	movs	r3, #0
  405a0c:	4293      	cmp	r3, r2
  405a0e:	d003      	beq.n	405a18 <memcpy+0x10>
  405a10:	5ccc      	ldrb	r4, [r1, r3]
  405a12:	54c4      	strb	r4, [r0, r3]
  405a14:	3301      	adds	r3, #1
  405a16:	e7f9      	b.n	405a0c <memcpy+0x4>
  405a18:	bd10      	pop	{r4, pc}

00405a1a <memmove>:
  405a1a:	4281      	cmp	r1, r0
  405a1c:	b570      	push	{r4, r5, r6, lr}
  405a1e:	d301      	bcc.n	405a24 <memmove+0xa>
  405a20:	2300      	movs	r3, #0
  405a22:	e00e      	b.n	405a42 <memmove+0x28>
  405a24:	188c      	adds	r4, r1, r2
  405a26:	42a0      	cmp	r0, r4
  405a28:	d2fa      	bcs.n	405a20 <memmove+0x6>
  405a2a:	1885      	adds	r5, r0, r2
  405a2c:	4613      	mov	r3, r2
  405a2e:	f113 33ff 	adds.w	r3, r3, #4294967295
  405a32:	d305      	bcc.n	405a40 <memmove+0x26>
  405a34:	4251      	negs	r1, r2
  405a36:	1866      	adds	r6, r4, r1
  405a38:	5cf6      	ldrb	r6, [r6, r3]
  405a3a:	4429      	add	r1, r5
  405a3c:	54ce      	strb	r6, [r1, r3]
  405a3e:	e7f6      	b.n	405a2e <memmove+0x14>
  405a40:	bd70      	pop	{r4, r5, r6, pc}
  405a42:	4293      	cmp	r3, r2
  405a44:	d003      	beq.n	405a4e <memmove+0x34>
  405a46:	5ccc      	ldrb	r4, [r1, r3]
  405a48:	54c4      	strb	r4, [r0, r3]
  405a4a:	3301      	adds	r3, #1
  405a4c:	e7f9      	b.n	405a42 <memmove+0x28>
  405a4e:	bd70      	pop	{r4, r5, r6, pc}

00405a50 <__malloc_lock>:
  405a50:	4770      	bx	lr

00405a52 <__malloc_unlock>:
  405a52:	4770      	bx	lr

00405a54 <_Balloc>:
  405a54:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405a56:	b570      	push	{r4, r5, r6, lr}
  405a58:	4605      	mov	r5, r0
  405a5a:	460c      	mov	r4, r1
  405a5c:	b13b      	cbz	r3, 405a6e <_Balloc+0x1a>
  405a5e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  405a60:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  405a64:	b160      	cbz	r0, 405a80 <_Balloc+0x2c>
  405a66:	6801      	ldr	r1, [r0, #0]
  405a68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  405a6c:	e014      	b.n	405a98 <_Balloc+0x44>
  405a6e:	2104      	movs	r1, #4
  405a70:	2221      	movs	r2, #33	; 0x21
  405a72:	f001 fb79 	bl	407168 <_calloc_r>
  405a76:	64e8      	str	r0, [r5, #76]	; 0x4c
  405a78:	2800      	cmp	r0, #0
  405a7a:	d1f0      	bne.n	405a5e <_Balloc+0xa>
  405a7c:	2000      	movs	r0, #0
  405a7e:	bd70      	pop	{r4, r5, r6, pc}
  405a80:	2101      	movs	r1, #1
  405a82:	fa01 f604 	lsl.w	r6, r1, r4
  405a86:	1d72      	adds	r2, r6, #5
  405a88:	4628      	mov	r0, r5
  405a8a:	0092      	lsls	r2, r2, #2
  405a8c:	f001 fb6c 	bl	407168 <_calloc_r>
  405a90:	2800      	cmp	r0, #0
  405a92:	d0f3      	beq.n	405a7c <_Balloc+0x28>
  405a94:	6044      	str	r4, [r0, #4]
  405a96:	6086      	str	r6, [r0, #8]
  405a98:	2200      	movs	r2, #0
  405a9a:	6102      	str	r2, [r0, #16]
  405a9c:	60c2      	str	r2, [r0, #12]
  405a9e:	bd70      	pop	{r4, r5, r6, pc}

00405aa0 <_Bfree>:
  405aa0:	b131      	cbz	r1, 405ab0 <_Bfree+0x10>
  405aa2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405aa4:	684a      	ldr	r2, [r1, #4]
  405aa6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405aaa:	6008      	str	r0, [r1, #0]
  405aac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405ab0:	4770      	bx	lr

00405ab2 <__multadd>:
  405ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405ab6:	460c      	mov	r4, r1
  405ab8:	461e      	mov	r6, r3
  405aba:	690d      	ldr	r5, [r1, #16]
  405abc:	4607      	mov	r7, r0
  405abe:	3114      	adds	r1, #20
  405ac0:	2300      	movs	r3, #0
  405ac2:	6808      	ldr	r0, [r1, #0]
  405ac4:	3301      	adds	r3, #1
  405ac6:	fa1f fc80 	uxth.w	ip, r0
  405aca:	0c00      	lsrs	r0, r0, #16
  405acc:	fb02 6c0c 	mla	ip, r2, ip, r6
  405ad0:	4350      	muls	r0, r2
  405ad2:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  405ad6:	fa1f fc8c 	uxth.w	ip, ip
  405ada:	0c06      	lsrs	r6, r0, #16
  405adc:	42ab      	cmp	r3, r5
  405ade:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  405ae2:	f841 0b04 	str.w	r0, [r1], #4
  405ae6:	dbec      	blt.n	405ac2 <__multadd+0x10>
  405ae8:	b1d6      	cbz	r6, 405b20 <__multadd+0x6e>
  405aea:	68a3      	ldr	r3, [r4, #8]
  405aec:	429d      	cmp	r5, r3
  405aee:	db12      	blt.n	405b16 <__multadd+0x64>
  405af0:	6861      	ldr	r1, [r4, #4]
  405af2:	4638      	mov	r0, r7
  405af4:	3101      	adds	r1, #1
  405af6:	f7ff ffad 	bl	405a54 <_Balloc>
  405afa:	6922      	ldr	r2, [r4, #16]
  405afc:	f104 010c 	add.w	r1, r4, #12
  405b00:	3202      	adds	r2, #2
  405b02:	4680      	mov	r8, r0
  405b04:	0092      	lsls	r2, r2, #2
  405b06:	300c      	adds	r0, #12
  405b08:	f7ff ff7e 	bl	405a08 <memcpy>
  405b0c:	4621      	mov	r1, r4
  405b0e:	4638      	mov	r0, r7
  405b10:	f7ff ffc6 	bl	405aa0 <_Bfree>
  405b14:	4644      	mov	r4, r8
  405b16:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  405b1a:	3501      	adds	r5, #1
  405b1c:	615e      	str	r6, [r3, #20]
  405b1e:	6125      	str	r5, [r4, #16]
  405b20:	4620      	mov	r0, r4
  405b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405b26 <__s2b>:
  405b26:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405b2a:	4614      	mov	r4, r2
  405b2c:	4698      	mov	r8, r3
  405b2e:	f103 0208 	add.w	r2, r3, #8
  405b32:	2309      	movs	r3, #9
  405b34:	460d      	mov	r5, r1
  405b36:	fb92 f2f3 	sdiv	r2, r2, r3
  405b3a:	4606      	mov	r6, r0
  405b3c:	2301      	movs	r3, #1
  405b3e:	2100      	movs	r1, #0
  405b40:	429a      	cmp	r2, r3
  405b42:	dd02      	ble.n	405b4a <__s2b+0x24>
  405b44:	005b      	lsls	r3, r3, #1
  405b46:	3101      	adds	r1, #1
  405b48:	e7fa      	b.n	405b40 <__s2b+0x1a>
  405b4a:	4630      	mov	r0, r6
  405b4c:	f7ff ff82 	bl	405a54 <_Balloc>
  405b50:	9b08      	ldr	r3, [sp, #32]
  405b52:	2c09      	cmp	r4, #9
  405b54:	6143      	str	r3, [r0, #20]
  405b56:	f04f 0301 	mov.w	r3, #1
  405b5a:	4601      	mov	r1, r0
  405b5c:	6103      	str	r3, [r0, #16]
  405b5e:	dd11      	ble.n	405b84 <__s2b+0x5e>
  405b60:	f105 0909 	add.w	r9, r5, #9
  405b64:	464f      	mov	r7, r9
  405b66:	4425      	add	r5, r4
  405b68:	f817 3b01 	ldrb.w	r3, [r7], #1
  405b6c:	4630      	mov	r0, r6
  405b6e:	220a      	movs	r2, #10
  405b70:	3b30      	subs	r3, #48	; 0x30
  405b72:	f7ff ff9e 	bl	405ab2 <__multadd>
  405b76:	42af      	cmp	r7, r5
  405b78:	4601      	mov	r1, r0
  405b7a:	d1f5      	bne.n	405b68 <__s2b+0x42>
  405b7c:	eb09 0704 	add.w	r7, r9, r4
  405b80:	3f08      	subs	r7, #8
  405b82:	e002      	b.n	405b8a <__s2b+0x64>
  405b84:	f105 070a 	add.w	r7, r5, #10
  405b88:	2409      	movs	r4, #9
  405b8a:	4625      	mov	r5, r4
  405b8c:	4545      	cmp	r5, r8
  405b8e:	da09      	bge.n	405ba4 <__s2b+0x7e>
  405b90:	1b3b      	subs	r3, r7, r4
  405b92:	5d5b      	ldrb	r3, [r3, r5]
  405b94:	4630      	mov	r0, r6
  405b96:	220a      	movs	r2, #10
  405b98:	3b30      	subs	r3, #48	; 0x30
  405b9a:	f7ff ff8a 	bl	405ab2 <__multadd>
  405b9e:	3501      	adds	r5, #1
  405ba0:	4601      	mov	r1, r0
  405ba2:	e7f3      	b.n	405b8c <__s2b+0x66>
  405ba4:	4608      	mov	r0, r1
  405ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405baa <__hi0bits>:
  405baa:	0c03      	lsrs	r3, r0, #16
  405bac:	041b      	lsls	r3, r3, #16
  405bae:	b913      	cbnz	r3, 405bb6 <__hi0bits+0xc>
  405bb0:	0400      	lsls	r0, r0, #16
  405bb2:	2310      	movs	r3, #16
  405bb4:	e000      	b.n	405bb8 <__hi0bits+0xe>
  405bb6:	2300      	movs	r3, #0
  405bb8:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  405bbc:	bf04      	itt	eq
  405bbe:	0200      	lsleq	r0, r0, #8
  405bc0:	3308      	addeq	r3, #8
  405bc2:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  405bc6:	bf04      	itt	eq
  405bc8:	0100      	lsleq	r0, r0, #4
  405bca:	3304      	addeq	r3, #4
  405bcc:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  405bd0:	bf04      	itt	eq
  405bd2:	0080      	lsleq	r0, r0, #2
  405bd4:	3302      	addeq	r3, #2
  405bd6:	2800      	cmp	r0, #0
  405bd8:	db03      	blt.n	405be2 <__hi0bits+0x38>
  405bda:	0042      	lsls	r2, r0, #1
  405bdc:	d503      	bpl.n	405be6 <__hi0bits+0x3c>
  405bde:	1c58      	adds	r0, r3, #1
  405be0:	4770      	bx	lr
  405be2:	4618      	mov	r0, r3
  405be4:	4770      	bx	lr
  405be6:	2020      	movs	r0, #32
  405be8:	4770      	bx	lr

00405bea <__lo0bits>:
  405bea:	6803      	ldr	r3, [r0, #0]
  405bec:	f013 0207 	ands.w	r2, r3, #7
  405bf0:	d00b      	beq.n	405c0a <__lo0bits+0x20>
  405bf2:	07d9      	lsls	r1, r3, #31
  405bf4:	d422      	bmi.n	405c3c <__lo0bits+0x52>
  405bf6:	079a      	lsls	r2, r3, #30
  405bf8:	d503      	bpl.n	405c02 <__lo0bits+0x18>
  405bfa:	085b      	lsrs	r3, r3, #1
  405bfc:	6003      	str	r3, [r0, #0]
  405bfe:	2001      	movs	r0, #1
  405c00:	4770      	bx	lr
  405c02:	089b      	lsrs	r3, r3, #2
  405c04:	6003      	str	r3, [r0, #0]
  405c06:	2002      	movs	r0, #2
  405c08:	4770      	bx	lr
  405c0a:	b299      	uxth	r1, r3
  405c0c:	b909      	cbnz	r1, 405c12 <__lo0bits+0x28>
  405c0e:	0c1b      	lsrs	r3, r3, #16
  405c10:	2210      	movs	r2, #16
  405c12:	f013 0fff 	tst.w	r3, #255	; 0xff
  405c16:	bf04      	itt	eq
  405c18:	0a1b      	lsreq	r3, r3, #8
  405c1a:	3208      	addeq	r2, #8
  405c1c:	0719      	lsls	r1, r3, #28
  405c1e:	bf04      	itt	eq
  405c20:	091b      	lsreq	r3, r3, #4
  405c22:	3204      	addeq	r2, #4
  405c24:	0799      	lsls	r1, r3, #30
  405c26:	bf04      	itt	eq
  405c28:	089b      	lsreq	r3, r3, #2
  405c2a:	3202      	addeq	r2, #2
  405c2c:	07d9      	lsls	r1, r3, #31
  405c2e:	d402      	bmi.n	405c36 <__lo0bits+0x4c>
  405c30:	085b      	lsrs	r3, r3, #1
  405c32:	d005      	beq.n	405c40 <__lo0bits+0x56>
  405c34:	3201      	adds	r2, #1
  405c36:	6003      	str	r3, [r0, #0]
  405c38:	4610      	mov	r0, r2
  405c3a:	4770      	bx	lr
  405c3c:	2000      	movs	r0, #0
  405c3e:	4770      	bx	lr
  405c40:	2020      	movs	r0, #32
  405c42:	4770      	bx	lr

00405c44 <__i2b>:
  405c44:	b510      	push	{r4, lr}
  405c46:	460c      	mov	r4, r1
  405c48:	2101      	movs	r1, #1
  405c4a:	f7ff ff03 	bl	405a54 <_Balloc>
  405c4e:	2201      	movs	r2, #1
  405c50:	6144      	str	r4, [r0, #20]
  405c52:	6102      	str	r2, [r0, #16]
  405c54:	bd10      	pop	{r4, pc}

00405c56 <__multiply>:
  405c56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c5a:	4616      	mov	r6, r2
  405c5c:	6933      	ldr	r3, [r6, #16]
  405c5e:	690a      	ldr	r2, [r1, #16]
  405c60:	b085      	sub	sp, #20
  405c62:	429a      	cmp	r2, r3
  405c64:	460d      	mov	r5, r1
  405c66:	da01      	bge.n	405c6c <__multiply+0x16>
  405c68:	4635      	mov	r5, r6
  405c6a:	460e      	mov	r6, r1
  405c6c:	f8d5 8010 	ldr.w	r8, [r5, #16]
  405c70:	6937      	ldr	r7, [r6, #16]
  405c72:	68ab      	ldr	r3, [r5, #8]
  405c74:	6869      	ldr	r1, [r5, #4]
  405c76:	eb08 0407 	add.w	r4, r8, r7
  405c7a:	429c      	cmp	r4, r3
  405c7c:	bfc8      	it	gt
  405c7e:	3101      	addgt	r1, #1
  405c80:	f7ff fee8 	bl	405a54 <_Balloc>
  405c84:	f100 0314 	add.w	r3, r0, #20
  405c88:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  405c8c:	9101      	str	r1, [sp, #4]
  405c8e:	461a      	mov	r2, r3
  405c90:	f8dd a004 	ldr.w	sl, [sp, #4]
  405c94:	4552      	cmp	r2, sl
  405c96:	d203      	bcs.n	405ca0 <__multiply+0x4a>
  405c98:	2100      	movs	r1, #0
  405c9a:	f842 1b04 	str.w	r1, [r2], #4
  405c9e:	e7f7      	b.n	405c90 <__multiply+0x3a>
  405ca0:	f105 0114 	add.w	r1, r5, #20
  405ca4:	f106 0214 	add.w	r2, r6, #20
  405ca8:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  405cac:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  405cb0:	f8cd 8008 	str.w	r8, [sp, #8]
  405cb4:	9703      	str	r7, [sp, #12]
  405cb6:	9e03      	ldr	r6, [sp, #12]
  405cb8:	4615      	mov	r5, r2
  405cba:	42b2      	cmp	r2, r6
  405cbc:	d256      	bcs.n	405d6c <__multiply+0x116>
  405cbe:	f8b5 c000 	ldrh.w	ip, [r5]
  405cc2:	3204      	adds	r2, #4
  405cc4:	f1bc 0f00 	cmp.w	ip, #0
  405cc8:	d025      	beq.n	405d16 <__multiply+0xc0>
  405cca:	460f      	mov	r7, r1
  405ccc:	461d      	mov	r5, r3
  405cce:	2600      	movs	r6, #0
  405cd0:	f857 9b04 	ldr.w	r9, [r7], #4
  405cd4:	f8d5 8000 	ldr.w	r8, [r5]
  405cd8:	fa1f fb89 	uxth.w	fp, r9
  405cdc:	fa1f fa88 	uxth.w	sl, r8
  405ce0:	fb0c aa0b 	mla	sl, ip, fp, sl
  405ce4:	ea4f 4919 	mov.w	r9, r9, lsr #16
  405ce8:	ea4f 4818 	mov.w	r8, r8, lsr #16
  405cec:	fb0c 8809 	mla	r8, ip, r9, r8
  405cf0:	44b2      	add	sl, r6
  405cf2:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  405cf6:	fa1f fa8a 	uxth.w	sl, sl
  405cfa:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  405cfe:	ea4f 4618 	mov.w	r6, r8, lsr #16
  405d02:	f8dd 8008 	ldr.w	r8, [sp, #8]
  405d06:	46ab      	mov	fp, r5
  405d08:	45b8      	cmp	r8, r7
  405d0a:	f84b ab04 	str.w	sl, [fp], #4
  405d0e:	d901      	bls.n	405d14 <__multiply+0xbe>
  405d10:	465d      	mov	r5, fp
  405d12:	e7dd      	b.n	405cd0 <__multiply+0x7a>
  405d14:	606e      	str	r6, [r5, #4]
  405d16:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  405d1a:	f1b8 0f00 	cmp.w	r8, #0
  405d1e:	d023      	beq.n	405d68 <__multiply+0x112>
  405d20:	681e      	ldr	r6, [r3, #0]
  405d22:	460f      	mov	r7, r1
  405d24:	461d      	mov	r5, r3
  405d26:	f04f 0900 	mov.w	r9, #0
  405d2a:	f8b7 a000 	ldrh.w	sl, [r7]
  405d2e:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  405d32:	b2b6      	uxth	r6, r6
  405d34:	fb08 cc0a 	mla	ip, r8, sl, ip
  405d38:	44e1      	add	r9, ip
  405d3a:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  405d3e:	46ac      	mov	ip, r5
  405d40:	f84c 6b04 	str.w	r6, [ip], #4
  405d44:	f857 6b04 	ldr.w	r6, [r7], #4
  405d48:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  405d4c:	0c36      	lsrs	r6, r6, #16
  405d4e:	fb08 a606 	mla	r6, r8, r6, sl
  405d52:	f8dd a008 	ldr.w	sl, [sp, #8]
  405d56:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  405d5a:	4557      	cmp	r7, sl
  405d5c:	ea4f 4916 	mov.w	r9, r6, lsr #16
  405d60:	d201      	bcs.n	405d66 <__multiply+0x110>
  405d62:	4665      	mov	r5, ip
  405d64:	e7e1      	b.n	405d2a <__multiply+0xd4>
  405d66:	606e      	str	r6, [r5, #4]
  405d68:	3304      	adds	r3, #4
  405d6a:	e7a4      	b.n	405cb6 <__multiply+0x60>
  405d6c:	9b01      	ldr	r3, [sp, #4]
  405d6e:	2c00      	cmp	r4, #0
  405d70:	dc03      	bgt.n	405d7a <__multiply+0x124>
  405d72:	6104      	str	r4, [r0, #16]
  405d74:	b005      	add	sp, #20
  405d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d7a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405d7e:	2a00      	cmp	r2, #0
  405d80:	d1f7      	bne.n	405d72 <__multiply+0x11c>
  405d82:	3c01      	subs	r4, #1
  405d84:	e7f3      	b.n	405d6e <__multiply+0x118>

00405d86 <__pow5mult>:
  405d86:	f012 0303 	ands.w	r3, r2, #3
  405d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405d8e:	4605      	mov	r5, r0
  405d90:	460e      	mov	r6, r1
  405d92:	4617      	mov	r7, r2
  405d94:	d007      	beq.n	405da6 <__pow5mult+0x20>
  405d96:	4a1a      	ldr	r2, [pc, #104]	; (405e00 <__pow5mult+0x7a>)
  405d98:	3b01      	subs	r3, #1
  405d9a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  405d9e:	2300      	movs	r3, #0
  405da0:	f7ff fe87 	bl	405ab2 <__multadd>
  405da4:	4606      	mov	r6, r0
  405da6:	10bf      	asrs	r7, r7, #2
  405da8:	d027      	beq.n	405dfa <__pow5mult+0x74>
  405daa:	6cac      	ldr	r4, [r5, #72]	; 0x48
  405dac:	b974      	cbnz	r4, 405dcc <__pow5mult+0x46>
  405dae:	4628      	mov	r0, r5
  405db0:	f240 2171 	movw	r1, #625	; 0x271
  405db4:	f7ff ff46 	bl	405c44 <__i2b>
  405db8:	2300      	movs	r3, #0
  405dba:	64a8      	str	r0, [r5, #72]	; 0x48
  405dbc:	4604      	mov	r4, r0
  405dbe:	6003      	str	r3, [r0, #0]
  405dc0:	e004      	b.n	405dcc <__pow5mult+0x46>
  405dc2:	107f      	asrs	r7, r7, #1
  405dc4:	d019      	beq.n	405dfa <__pow5mult+0x74>
  405dc6:	6820      	ldr	r0, [r4, #0]
  405dc8:	b170      	cbz	r0, 405de8 <__pow5mult+0x62>
  405dca:	4604      	mov	r4, r0
  405dcc:	07fb      	lsls	r3, r7, #31
  405dce:	d5f8      	bpl.n	405dc2 <__pow5mult+0x3c>
  405dd0:	4631      	mov	r1, r6
  405dd2:	4622      	mov	r2, r4
  405dd4:	4628      	mov	r0, r5
  405dd6:	f7ff ff3e 	bl	405c56 <__multiply>
  405dda:	4631      	mov	r1, r6
  405ddc:	4680      	mov	r8, r0
  405dde:	4628      	mov	r0, r5
  405de0:	f7ff fe5e 	bl	405aa0 <_Bfree>
  405de4:	4646      	mov	r6, r8
  405de6:	e7ec      	b.n	405dc2 <__pow5mult+0x3c>
  405de8:	4628      	mov	r0, r5
  405dea:	4621      	mov	r1, r4
  405dec:	4622      	mov	r2, r4
  405dee:	f7ff ff32 	bl	405c56 <__multiply>
  405df2:	2300      	movs	r3, #0
  405df4:	6020      	str	r0, [r4, #0]
  405df6:	6003      	str	r3, [r0, #0]
  405df8:	e7e7      	b.n	405dca <__pow5mult+0x44>
  405dfa:	4630      	mov	r0, r6
  405dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e00:	00407b30 	.word	0x00407b30

00405e04 <__lshift>:
  405e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405e08:	460c      	mov	r4, r1
  405e0a:	6923      	ldr	r3, [r4, #16]
  405e0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
  405e10:	eb0a 0903 	add.w	r9, sl, r3
  405e14:	6849      	ldr	r1, [r1, #4]
  405e16:	68a3      	ldr	r3, [r4, #8]
  405e18:	4680      	mov	r8, r0
  405e1a:	4615      	mov	r5, r2
  405e1c:	f109 0701 	add.w	r7, r9, #1
  405e20:	429f      	cmp	r7, r3
  405e22:	dd02      	ble.n	405e2a <__lshift+0x26>
  405e24:	3101      	adds	r1, #1
  405e26:	005b      	lsls	r3, r3, #1
  405e28:	e7fa      	b.n	405e20 <__lshift+0x1c>
  405e2a:	4640      	mov	r0, r8
  405e2c:	f7ff fe12 	bl	405a54 <_Balloc>
  405e30:	2300      	movs	r3, #0
  405e32:	4606      	mov	r6, r0
  405e34:	f100 0214 	add.w	r2, r0, #20
  405e38:	4553      	cmp	r3, sl
  405e3a:	da04      	bge.n	405e46 <__lshift+0x42>
  405e3c:	2100      	movs	r1, #0
  405e3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  405e42:	3301      	adds	r3, #1
  405e44:	e7f8      	b.n	405e38 <__lshift+0x34>
  405e46:	6920      	ldr	r0, [r4, #16]
  405e48:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  405e4c:	f104 0314 	add.w	r3, r4, #20
  405e50:	f015 0c1f 	ands.w	ip, r5, #31
  405e54:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  405e58:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  405e5c:	d016      	beq.n	405e8c <__lshift+0x88>
  405e5e:	f1cc 0a20 	rsb	sl, ip, #32
  405e62:	2500      	movs	r5, #0
  405e64:	6818      	ldr	r0, [r3, #0]
  405e66:	460a      	mov	r2, r1
  405e68:	fa00 f00c 	lsl.w	r0, r0, ip
  405e6c:	4305      	orrs	r5, r0
  405e6e:	f842 5b04 	str.w	r5, [r2], #4
  405e72:	f853 5b04 	ldr.w	r5, [r3], #4
  405e76:	4573      	cmp	r3, lr
  405e78:	fa25 f50a 	lsr.w	r5, r5, sl
  405e7c:	d201      	bcs.n	405e82 <__lshift+0x7e>
  405e7e:	4611      	mov	r1, r2
  405e80:	e7f0      	b.n	405e64 <__lshift+0x60>
  405e82:	604d      	str	r5, [r1, #4]
  405e84:	b145      	cbz	r5, 405e98 <__lshift+0x94>
  405e86:	f109 0702 	add.w	r7, r9, #2
  405e8a:	e005      	b.n	405e98 <__lshift+0x94>
  405e8c:	f853 2b04 	ldr.w	r2, [r3], #4
  405e90:	4573      	cmp	r3, lr
  405e92:	f841 2b04 	str.w	r2, [r1], #4
  405e96:	d3f9      	bcc.n	405e8c <__lshift+0x88>
  405e98:	3f01      	subs	r7, #1
  405e9a:	4640      	mov	r0, r8
  405e9c:	6137      	str	r7, [r6, #16]
  405e9e:	4621      	mov	r1, r4
  405ea0:	f7ff fdfe 	bl	405aa0 <_Bfree>
  405ea4:	4630      	mov	r0, r6
  405ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405eaa <__mcmp>:
  405eaa:	6902      	ldr	r2, [r0, #16]
  405eac:	690b      	ldr	r3, [r1, #16]
  405eae:	b510      	push	{r4, lr}
  405eb0:	1ad2      	subs	r2, r2, r3
  405eb2:	d113      	bne.n	405edc <__mcmp+0x32>
  405eb4:	009c      	lsls	r4, r3, #2
  405eb6:	3014      	adds	r0, #20
  405eb8:	f101 0214 	add.w	r2, r1, #20
  405ebc:	1903      	adds	r3, r0, r4
  405ebe:	4422      	add	r2, r4
  405ec0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405ec4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  405ec8:	428c      	cmp	r4, r1
  405eca:	d003      	beq.n	405ed4 <__mcmp+0x2a>
  405ecc:	d208      	bcs.n	405ee0 <__mcmp+0x36>
  405ece:	f04f 30ff 	mov.w	r0, #4294967295
  405ed2:	bd10      	pop	{r4, pc}
  405ed4:	4298      	cmp	r0, r3
  405ed6:	d3f3      	bcc.n	405ec0 <__mcmp+0x16>
  405ed8:	2000      	movs	r0, #0
  405eda:	bd10      	pop	{r4, pc}
  405edc:	4610      	mov	r0, r2
  405ede:	bd10      	pop	{r4, pc}
  405ee0:	2001      	movs	r0, #1
  405ee2:	bd10      	pop	{r4, pc}

00405ee4 <__mdiff>:
  405ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405ee8:	4606      	mov	r6, r0
  405eea:	460c      	mov	r4, r1
  405eec:	4608      	mov	r0, r1
  405eee:	4611      	mov	r1, r2
  405ef0:	4615      	mov	r5, r2
  405ef2:	f7ff ffda 	bl	405eaa <__mcmp>
  405ef6:	1e07      	subs	r7, r0, #0
  405ef8:	d108      	bne.n	405f0c <__mdiff+0x28>
  405efa:	4630      	mov	r0, r6
  405efc:	4639      	mov	r1, r7
  405efe:	f7ff fda9 	bl	405a54 <_Balloc>
  405f02:	2301      	movs	r3, #1
  405f04:	6103      	str	r3, [r0, #16]
  405f06:	6147      	str	r7, [r0, #20]
  405f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f0c:	db01      	blt.n	405f12 <__mdiff+0x2e>
  405f0e:	2700      	movs	r7, #0
  405f10:	e003      	b.n	405f1a <__mdiff+0x36>
  405f12:	4623      	mov	r3, r4
  405f14:	2701      	movs	r7, #1
  405f16:	462c      	mov	r4, r5
  405f18:	461d      	mov	r5, r3
  405f1a:	6861      	ldr	r1, [r4, #4]
  405f1c:	4630      	mov	r0, r6
  405f1e:	f7ff fd99 	bl	405a54 <_Balloc>
  405f22:	6922      	ldr	r2, [r4, #16]
  405f24:	692b      	ldr	r3, [r5, #16]
  405f26:	3414      	adds	r4, #20
  405f28:	f105 0614 	add.w	r6, r5, #20
  405f2c:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  405f30:	60c7      	str	r7, [r0, #12]
  405f32:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  405f36:	f100 0314 	add.w	r3, r0, #20
  405f3a:	2100      	movs	r1, #0
  405f3c:	f854 7b04 	ldr.w	r7, [r4], #4
  405f40:	f856 9b04 	ldr.w	r9, [r6], #4
  405f44:	fa1f f887 	uxth.w	r8, r7
  405f48:	fa1f f589 	uxth.w	r5, r9
  405f4c:	4441      	add	r1, r8
  405f4e:	ea4f 4919 	mov.w	r9, r9, lsr #16
  405f52:	ebc5 0801 	rsb	r8, r5, r1
  405f56:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  405f5a:	eb07 4728 	add.w	r7, r7, r8, asr #16
  405f5e:	fa1f f888 	uxth.w	r8, r8
  405f62:	1439      	asrs	r1, r7, #16
  405f64:	45b2      	cmp	sl, r6
  405f66:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  405f6a:	4625      	mov	r5, r4
  405f6c:	f843 7b04 	str.w	r7, [r3], #4
  405f70:	d8e4      	bhi.n	405f3c <__mdiff+0x58>
  405f72:	4565      	cmp	r5, ip
  405f74:	d20d      	bcs.n	405f92 <__mdiff+0xae>
  405f76:	f855 4b04 	ldr.w	r4, [r5], #4
  405f7a:	b2a6      	uxth	r6, r4
  405f7c:	440e      	add	r6, r1
  405f7e:	0c24      	lsrs	r4, r4, #16
  405f80:	eb04 4426 	add.w	r4, r4, r6, asr #16
  405f84:	b2b6      	uxth	r6, r6
  405f86:	1421      	asrs	r1, r4, #16
  405f88:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  405f8c:	f843 4b04 	str.w	r4, [r3], #4
  405f90:	e7ef      	b.n	405f72 <__mdiff+0x8e>
  405f92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  405f96:	b909      	cbnz	r1, 405f9c <__mdiff+0xb8>
  405f98:	3a01      	subs	r2, #1
  405f9a:	e7fa      	b.n	405f92 <__mdiff+0xae>
  405f9c:	6102      	str	r2, [r0, #16]
  405f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405fa2 <__ulp>:
  405fa2:	4b0f      	ldr	r3, [pc, #60]	; (405fe0 <__ulp+0x3e>)
  405fa4:	400b      	ands	r3, r1
  405fa6:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  405faa:	2b00      	cmp	r3, #0
  405fac:	dd01      	ble.n	405fb2 <__ulp+0x10>
  405fae:	4619      	mov	r1, r3
  405fb0:	e009      	b.n	405fc6 <__ulp+0x24>
  405fb2:	425b      	negs	r3, r3
  405fb4:	151b      	asrs	r3, r3, #20
  405fb6:	2b13      	cmp	r3, #19
  405fb8:	f04f 0100 	mov.w	r1, #0
  405fbc:	dc05      	bgt.n	405fca <__ulp+0x28>
  405fbe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  405fc2:	fa42 f103 	asr.w	r1, r2, r3
  405fc6:	2000      	movs	r0, #0
  405fc8:	4770      	bx	lr
  405fca:	2b32      	cmp	r3, #50	; 0x32
  405fcc:	f04f 0201 	mov.w	r2, #1
  405fd0:	bfda      	itte	le
  405fd2:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  405fd6:	fa02 f303 	lslle.w	r3, r2, r3
  405fda:	4613      	movgt	r3, r2
  405fdc:	4618      	mov	r0, r3
  405fde:	4770      	bx	lr
  405fe0:	7ff00000 	.word	0x7ff00000

00405fe4 <__b2d>:
  405fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405fe8:	6906      	ldr	r6, [r0, #16]
  405fea:	f100 0714 	add.w	r7, r0, #20
  405fee:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  405ff2:	f856 4c04 	ldr.w	r4, [r6, #-4]
  405ff6:	4688      	mov	r8, r1
  405ff8:	4620      	mov	r0, r4
  405ffa:	f7ff fdd6 	bl	405baa <__hi0bits>
  405ffe:	f1c0 0320 	rsb	r3, r0, #32
  406002:	280a      	cmp	r0, #10
  406004:	f1a6 0504 	sub.w	r5, r6, #4
  406008:	f8c8 3000 	str.w	r3, [r8]
  40600c:	dc14      	bgt.n	406038 <__b2d+0x54>
  40600e:	42bd      	cmp	r5, r7
  406010:	f1c0 010b 	rsb	r1, r0, #11
  406014:	bf88      	it	hi
  406016:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  40601a:	fa24 fc01 	lsr.w	ip, r4, r1
  40601e:	bf98      	it	ls
  406020:	2500      	movls	r5, #0
  406022:	3015      	adds	r0, #21
  406024:	fa25 f101 	lsr.w	r1, r5, r1
  406028:	4084      	lsls	r4, r0
  40602a:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  40602e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406032:	ea41 0204 	orr.w	r2, r1, r4
  406036:	e024      	b.n	406082 <__b2d+0x9e>
  406038:	42bd      	cmp	r5, r7
  40603a:	bf86      	itte	hi
  40603c:	f1a6 0508 	subhi.w	r5, r6, #8
  406040:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  406044:	2100      	movls	r1, #0
  406046:	f1b0 060b 	subs.w	r6, r0, #11
  40604a:	d015      	beq.n	406078 <__b2d+0x94>
  40604c:	40b4      	lsls	r4, r6
  40604e:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  406052:	fa21 fc00 	lsr.w	ip, r1, r0
  406056:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  40605a:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  40605e:	42bd      	cmp	r5, r7
  406060:	ea44 030c 	orr.w	r3, r4, ip
  406064:	bf8c      	ite	hi
  406066:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  40606a:	2400      	movls	r4, #0
  40606c:	fa24 f000 	lsr.w	r0, r4, r0
  406070:	40b1      	lsls	r1, r6
  406072:	ea40 0201 	orr.w	r2, r0, r1
  406076:	e004      	b.n	406082 <__b2d+0x9e>
  406078:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  40607c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406080:	460a      	mov	r2, r1
  406082:	4610      	mov	r0, r2
  406084:	4619      	mov	r1, r3
  406086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040608a <__d2b>:
  40608a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40608e:	2101      	movs	r1, #1
  406090:	461d      	mov	r5, r3
  406092:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406096:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  40609a:	4614      	mov	r4, r2
  40609c:	f7ff fcda 	bl	405a54 <_Balloc>
  4060a0:	f3c5 570a 	ubfx	r7, r5, #20, #11
  4060a4:	4606      	mov	r6, r0
  4060a6:	f3c5 0313 	ubfx	r3, r5, #0, #20
  4060aa:	b10f      	cbz	r7, 4060b0 <__d2b+0x26>
  4060ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4060b0:	9301      	str	r3, [sp, #4]
  4060b2:	b1d4      	cbz	r4, 4060ea <__d2b+0x60>
  4060b4:	a802      	add	r0, sp, #8
  4060b6:	f840 4d08 	str.w	r4, [r0, #-8]!
  4060ba:	4668      	mov	r0, sp
  4060bc:	f7ff fd95 	bl	405bea <__lo0bits>
  4060c0:	9b00      	ldr	r3, [sp, #0]
  4060c2:	b148      	cbz	r0, 4060d8 <__d2b+0x4e>
  4060c4:	9a01      	ldr	r2, [sp, #4]
  4060c6:	f1c0 0120 	rsb	r1, r0, #32
  4060ca:	fa02 f101 	lsl.w	r1, r2, r1
  4060ce:	40c2      	lsrs	r2, r0
  4060d0:	430b      	orrs	r3, r1
  4060d2:	6173      	str	r3, [r6, #20]
  4060d4:	9201      	str	r2, [sp, #4]
  4060d6:	e000      	b.n	4060da <__d2b+0x50>
  4060d8:	6173      	str	r3, [r6, #20]
  4060da:	9b01      	ldr	r3, [sp, #4]
  4060dc:	2b00      	cmp	r3, #0
  4060de:	bf0c      	ite	eq
  4060e0:	2401      	moveq	r4, #1
  4060e2:	2402      	movne	r4, #2
  4060e4:	61b3      	str	r3, [r6, #24]
  4060e6:	6134      	str	r4, [r6, #16]
  4060e8:	e007      	b.n	4060fa <__d2b+0x70>
  4060ea:	a801      	add	r0, sp, #4
  4060ec:	f7ff fd7d 	bl	405bea <__lo0bits>
  4060f0:	9b01      	ldr	r3, [sp, #4]
  4060f2:	2401      	movs	r4, #1
  4060f4:	6173      	str	r3, [r6, #20]
  4060f6:	6134      	str	r4, [r6, #16]
  4060f8:	3020      	adds	r0, #32
  4060fa:	b13f      	cbz	r7, 40610c <__d2b+0x82>
  4060fc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406100:	4407      	add	r7, r0
  406102:	f8c9 7000 	str.w	r7, [r9]
  406106:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40610a:	e00a      	b.n	406122 <__d2b+0x98>
  40610c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406110:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  406114:	f8c9 0000 	str.w	r0, [r9]
  406118:	6918      	ldr	r0, [r3, #16]
  40611a:	f7ff fd46 	bl	405baa <__hi0bits>
  40611e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  406122:	f8c8 0000 	str.w	r0, [r8]
  406126:	4630      	mov	r0, r6
  406128:	b003      	add	sp, #12
  40612a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0040612e <__ratio>:
  40612e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  406132:	460e      	mov	r6, r1
  406134:	4669      	mov	r1, sp
  406136:	4680      	mov	r8, r0
  406138:	f7ff ff54 	bl	405fe4 <__b2d>
  40613c:	460d      	mov	r5, r1
  40613e:	4604      	mov	r4, r0
  406140:	a901      	add	r1, sp, #4
  406142:	4630      	mov	r0, r6
  406144:	f7ff ff4e 	bl	405fe4 <__b2d>
  406148:	9f00      	ldr	r7, [sp, #0]
  40614a:	460b      	mov	r3, r1
  40614c:	9901      	ldr	r1, [sp, #4]
  40614e:	4602      	mov	r2, r0
  406150:	1a7f      	subs	r7, r7, r1
  406152:	f8d8 0010 	ldr.w	r0, [r8, #16]
  406156:	6931      	ldr	r1, [r6, #16]
  406158:	1a41      	subs	r1, r0, r1
  40615a:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  40615e:	2900      	cmp	r1, #0
  406160:	bfcc      	ite	gt
  406162:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  406166:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  40616a:	4620      	mov	r0, r4
  40616c:	4629      	mov	r1, r5
  40616e:	f7fb fd0d 	bl	401b8c <__aeabi_ddiv>
  406172:	b002      	add	sp, #8
  406174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406178 <_mprec_log10>:
  406178:	2817      	cmp	r0, #23
  40617a:	b510      	push	{r4, lr}
  40617c:	4604      	mov	r4, r0
  40617e:	dc05      	bgt.n	40618c <_mprec_log10+0x14>
  406180:	4b07      	ldr	r3, [pc, #28]	; (4061a0 <_mprec_log10+0x28>)
  406182:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  406186:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  40618a:	bd10      	pop	{r4, pc}
  40618c:	4905      	ldr	r1, [pc, #20]	; (4061a4 <_mprec_log10+0x2c>)
  40618e:	2000      	movs	r0, #0
  406190:	2200      	movs	r2, #0
  406192:	4b05      	ldr	r3, [pc, #20]	; (4061a8 <_mprec_log10+0x30>)
  406194:	f7fb fbd0 	bl	401938 <__aeabi_dmul>
  406198:	3c01      	subs	r4, #1
  40619a:	d1f9      	bne.n	406190 <_mprec_log10+0x18>
  40619c:	bd10      	pop	{r4, pc}
  40619e:	bf00      	nop
  4061a0:	00407b30 	.word	0x00407b30
  4061a4:	3ff00000 	.word	0x3ff00000
  4061a8:	40240000 	.word	0x40240000

004061ac <__copybits>:
  4061ac:	b510      	push	{r4, lr}
  4061ae:	3901      	subs	r1, #1
  4061b0:	f102 0314 	add.w	r3, r2, #20
  4061b4:	1149      	asrs	r1, r1, #5
  4061b6:	6912      	ldr	r2, [r2, #16]
  4061b8:	3101      	adds	r1, #1
  4061ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4061be:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  4061c2:	4293      	cmp	r3, r2
  4061c4:	d204      	bcs.n	4061d0 <__copybits+0x24>
  4061c6:	f853 4b04 	ldr.w	r4, [r3], #4
  4061ca:	f840 4b04 	str.w	r4, [r0], #4
  4061ce:	e7f8      	b.n	4061c2 <__copybits+0x16>
  4061d0:	4288      	cmp	r0, r1
  4061d2:	d203      	bcs.n	4061dc <__copybits+0x30>
  4061d4:	2300      	movs	r3, #0
  4061d6:	f840 3b04 	str.w	r3, [r0], #4
  4061da:	e7f9      	b.n	4061d0 <__copybits+0x24>
  4061dc:	bd10      	pop	{r4, pc}

004061de <__any_on>:
  4061de:	f100 0214 	add.w	r2, r0, #20
  4061e2:	6900      	ldr	r0, [r0, #16]
  4061e4:	114b      	asrs	r3, r1, #5
  4061e6:	4283      	cmp	r3, r0
  4061e8:	b510      	push	{r4, lr}
  4061ea:	dc0c      	bgt.n	406206 <__any_on+0x28>
  4061ec:	da0c      	bge.n	406208 <__any_on+0x2a>
  4061ee:	f011 011f 	ands.w	r1, r1, #31
  4061f2:	d009      	beq.n	406208 <__any_on+0x2a>
  4061f4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  4061f8:	fa20 f401 	lsr.w	r4, r0, r1
  4061fc:	fa04 f101 	lsl.w	r1, r4, r1
  406200:	4281      	cmp	r1, r0
  406202:	d10e      	bne.n	406222 <__any_on+0x44>
  406204:	e000      	b.n	406208 <__any_on+0x2a>
  406206:	4603      	mov	r3, r0
  406208:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40620c:	4293      	cmp	r3, r2
  40620e:	4619      	mov	r1, r3
  406210:	d905      	bls.n	40621e <__any_on+0x40>
  406212:	f851 1c04 	ldr.w	r1, [r1, #-4]
  406216:	3b04      	subs	r3, #4
  406218:	2900      	cmp	r1, #0
  40621a:	d0f7      	beq.n	40620c <__any_on+0x2e>
  40621c:	e001      	b.n	406222 <__any_on+0x44>
  40621e:	2000      	movs	r0, #0
  406220:	bd10      	pop	{r4, pc}
  406222:	2001      	movs	r0, #1
  406224:	bd10      	pop	{r4, pc}
  406226:	bf00      	nop

00406228 <_realloc_r>:
  406228:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40622c:	4681      	mov	r9, r0
  40622e:	460c      	mov	r4, r1
  406230:	b929      	cbnz	r1, 40623e <_realloc_r+0x16>
  406232:	4611      	mov	r1, r2
  406234:	b003      	add	sp, #12
  406236:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40623a:	f7ff b9cf 	b.w	4055dc <_malloc_r>
  40623e:	9201      	str	r2, [sp, #4]
  406240:	f7ff fc06 	bl	405a50 <__malloc_lock>
  406244:	9a01      	ldr	r2, [sp, #4]
  406246:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40624a:	f102 070b 	add.w	r7, r2, #11
  40624e:	2f16      	cmp	r7, #22
  406250:	f1a4 0808 	sub.w	r8, r4, #8
  406254:	f025 0603 	bic.w	r6, r5, #3
  406258:	d903      	bls.n	406262 <_realloc_r+0x3a>
  40625a:	f037 0707 	bics.w	r7, r7, #7
  40625e:	d501      	bpl.n	406264 <_realloc_r+0x3c>
  406260:	e002      	b.n	406268 <_realloc_r+0x40>
  406262:	2710      	movs	r7, #16
  406264:	4297      	cmp	r7, r2
  406266:	d204      	bcs.n	406272 <_realloc_r+0x4a>
  406268:	230c      	movs	r3, #12
  40626a:	f8c9 3000 	str.w	r3, [r9]
  40626e:	2000      	movs	r0, #0
  406270:	e180      	b.n	406574 <_realloc_r+0x34c>
  406272:	42be      	cmp	r6, r7
  406274:	f280 8156 	bge.w	406524 <_realloc_r+0x2fc>
  406278:	49a3      	ldr	r1, [pc, #652]	; (406508 <_realloc_r+0x2e0>)
  40627a:	eb08 0306 	add.w	r3, r8, r6
  40627e:	f8d1 e008 	ldr.w	lr, [r1, #8]
  406282:	468b      	mov	fp, r1
  406284:	4573      	cmp	r3, lr
  406286:	6858      	ldr	r0, [r3, #4]
  406288:	d005      	beq.n	406296 <_realloc_r+0x6e>
  40628a:	f020 0101 	bic.w	r1, r0, #1
  40628e:	4419      	add	r1, r3
  406290:	6849      	ldr	r1, [r1, #4]
  406292:	07c9      	lsls	r1, r1, #31
  406294:	d425      	bmi.n	4062e2 <_realloc_r+0xba>
  406296:	f020 0003 	bic.w	r0, r0, #3
  40629a:	4573      	cmp	r3, lr
  40629c:	eb00 0106 	add.w	r1, r0, r6
  4062a0:	d117      	bne.n	4062d2 <_realloc_r+0xaa>
  4062a2:	f107 0c10 	add.w	ip, r7, #16
  4062a6:	4561      	cmp	r1, ip
  4062a8:	db1d      	blt.n	4062e6 <_realloc_r+0xbe>
  4062aa:	1bc9      	subs	r1, r1, r7
  4062ac:	eb08 0507 	add.w	r5, r8, r7
  4062b0:	f041 0101 	orr.w	r1, r1, #1
  4062b4:	f8cb 5008 	str.w	r5, [fp, #8]
  4062b8:	6069      	str	r1, [r5, #4]
  4062ba:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4062be:	4648      	mov	r0, r9
  4062c0:	f003 0301 	and.w	r3, r3, #1
  4062c4:	431f      	orrs	r7, r3
  4062c6:	f844 7c04 	str.w	r7, [r4, #-4]
  4062ca:	f7ff fbc2 	bl	405a52 <__malloc_unlock>
  4062ce:	4620      	mov	r0, r4
  4062d0:	e150      	b.n	406574 <_realloc_r+0x34c>
  4062d2:	42b9      	cmp	r1, r7
  4062d4:	db07      	blt.n	4062e6 <_realloc_r+0xbe>
  4062d6:	68da      	ldr	r2, [r3, #12]
  4062d8:	689b      	ldr	r3, [r3, #8]
  4062da:	460e      	mov	r6, r1
  4062dc:	60da      	str	r2, [r3, #12]
  4062de:	6093      	str	r3, [r2, #8]
  4062e0:	e120      	b.n	406524 <_realloc_r+0x2fc>
  4062e2:	2000      	movs	r0, #0
  4062e4:	4603      	mov	r3, r0
  4062e6:	07e9      	lsls	r1, r5, #31
  4062e8:	f100 80cb 	bmi.w	406482 <_realloc_r+0x25a>
  4062ec:	f854 5c08 	ldr.w	r5, [r4, #-8]
  4062f0:	ebc5 0508 	rsb	r5, r5, r8
  4062f4:	6869      	ldr	r1, [r5, #4]
  4062f6:	f021 0103 	bic.w	r1, r1, #3
  4062fa:	eb01 0a06 	add.w	sl, r1, r6
  4062fe:	2b00      	cmp	r3, #0
  406300:	f000 808a 	beq.w	406418 <_realloc_r+0x1f0>
  406304:	4573      	cmp	r3, lr
  406306:	d14d      	bne.n	4063a4 <_realloc_r+0x17c>
  406308:	eb0a 0300 	add.w	r3, sl, r0
  40630c:	f107 0110 	add.w	r1, r7, #16
  406310:	428b      	cmp	r3, r1
  406312:	f2c0 8081 	blt.w	406418 <_realloc_r+0x1f0>
  406316:	46a8      	mov	r8, r5
  406318:	68ea      	ldr	r2, [r5, #12]
  40631a:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40631e:	60ca      	str	r2, [r1, #12]
  406320:	6091      	str	r1, [r2, #8]
  406322:	1f32      	subs	r2, r6, #4
  406324:	2a24      	cmp	r2, #36	; 0x24
  406326:	d826      	bhi.n	406376 <_realloc_r+0x14e>
  406328:	2a13      	cmp	r2, #19
  40632a:	d91c      	bls.n	406366 <_realloc_r+0x13e>
  40632c:	6821      	ldr	r1, [r4, #0]
  40632e:	2a1b      	cmp	r2, #27
  406330:	60a9      	str	r1, [r5, #8]
  406332:	6861      	ldr	r1, [r4, #4]
  406334:	60e9      	str	r1, [r5, #12]
  406336:	d803      	bhi.n	406340 <_realloc_r+0x118>
  406338:	f105 0210 	add.w	r2, r5, #16
  40633c:	3408      	adds	r4, #8
  40633e:	e013      	b.n	406368 <_realloc_r+0x140>
  406340:	68a1      	ldr	r1, [r4, #8]
  406342:	2a24      	cmp	r2, #36	; 0x24
  406344:	6129      	str	r1, [r5, #16]
  406346:	68e1      	ldr	r1, [r4, #12]
  406348:	6169      	str	r1, [r5, #20]
  40634a:	d003      	beq.n	406354 <_realloc_r+0x12c>
  40634c:	f105 0218 	add.w	r2, r5, #24
  406350:	3410      	adds	r4, #16
  406352:	e009      	b.n	406368 <_realloc_r+0x140>
  406354:	6922      	ldr	r2, [r4, #16]
  406356:	3418      	adds	r4, #24
  406358:	61aa      	str	r2, [r5, #24]
  40635a:	f854 1c04 	ldr.w	r1, [r4, #-4]
  40635e:	f105 0220 	add.w	r2, r5, #32
  406362:	61e9      	str	r1, [r5, #28]
  406364:	e000      	b.n	406368 <_realloc_r+0x140>
  406366:	4642      	mov	r2, r8
  406368:	6821      	ldr	r1, [r4, #0]
  40636a:	6011      	str	r1, [r2, #0]
  40636c:	6861      	ldr	r1, [r4, #4]
  40636e:	6051      	str	r1, [r2, #4]
  406370:	68a1      	ldr	r1, [r4, #8]
  406372:	6091      	str	r1, [r2, #8]
  406374:	e005      	b.n	406382 <_realloc_r+0x15a>
  406376:	4640      	mov	r0, r8
  406378:	4621      	mov	r1, r4
  40637a:	9301      	str	r3, [sp, #4]
  40637c:	f7ff fb4d 	bl	405a1a <memmove>
  406380:	9b01      	ldr	r3, [sp, #4]
  406382:	1bdb      	subs	r3, r3, r7
  406384:	19ea      	adds	r2, r5, r7
  406386:	f043 0301 	orr.w	r3, r3, #1
  40638a:	f8cb 2008 	str.w	r2, [fp, #8]
  40638e:	6053      	str	r3, [r2, #4]
  406390:	686b      	ldr	r3, [r5, #4]
  406392:	4648      	mov	r0, r9
  406394:	f003 0301 	and.w	r3, r3, #1
  406398:	431f      	orrs	r7, r3
  40639a:	606f      	str	r7, [r5, #4]
  40639c:	f7ff fb59 	bl	405a52 <__malloc_unlock>
  4063a0:	4640      	mov	r0, r8
  4063a2:	e0e7      	b.n	406574 <_realloc_r+0x34c>
  4063a4:	eb0a 0b00 	add.w	fp, sl, r0
  4063a8:	45bb      	cmp	fp, r7
  4063aa:	db35      	blt.n	406418 <_realloc_r+0x1f0>
  4063ac:	68da      	ldr	r2, [r3, #12]
  4063ae:	689b      	ldr	r3, [r3, #8]
  4063b0:	4628      	mov	r0, r5
  4063b2:	60da      	str	r2, [r3, #12]
  4063b4:	6093      	str	r3, [r2, #8]
  4063b6:	f850 2f08 	ldr.w	r2, [r0, #8]!
  4063ba:	68eb      	ldr	r3, [r5, #12]
  4063bc:	60d3      	str	r3, [r2, #12]
  4063be:	609a      	str	r2, [r3, #8]
  4063c0:	1f32      	subs	r2, r6, #4
  4063c2:	2a24      	cmp	r2, #36	; 0x24
  4063c4:	d823      	bhi.n	40640e <_realloc_r+0x1e6>
  4063c6:	2a13      	cmp	r2, #19
  4063c8:	d91a      	bls.n	406400 <_realloc_r+0x1d8>
  4063ca:	6823      	ldr	r3, [r4, #0]
  4063cc:	2a1b      	cmp	r2, #27
  4063ce:	60ab      	str	r3, [r5, #8]
  4063d0:	6863      	ldr	r3, [r4, #4]
  4063d2:	60eb      	str	r3, [r5, #12]
  4063d4:	d803      	bhi.n	4063de <_realloc_r+0x1b6>
  4063d6:	f105 0010 	add.w	r0, r5, #16
  4063da:	3408      	adds	r4, #8
  4063dc:	e010      	b.n	406400 <_realloc_r+0x1d8>
  4063de:	68a3      	ldr	r3, [r4, #8]
  4063e0:	2a24      	cmp	r2, #36	; 0x24
  4063e2:	612b      	str	r3, [r5, #16]
  4063e4:	68e3      	ldr	r3, [r4, #12]
  4063e6:	616b      	str	r3, [r5, #20]
  4063e8:	d003      	beq.n	4063f2 <_realloc_r+0x1ca>
  4063ea:	f105 0018 	add.w	r0, r5, #24
  4063ee:	3410      	adds	r4, #16
  4063f0:	e006      	b.n	406400 <_realloc_r+0x1d8>
  4063f2:	6923      	ldr	r3, [r4, #16]
  4063f4:	f105 0020 	add.w	r0, r5, #32
  4063f8:	61ab      	str	r3, [r5, #24]
  4063fa:	6963      	ldr	r3, [r4, #20]
  4063fc:	3418      	adds	r4, #24
  4063fe:	61eb      	str	r3, [r5, #28]
  406400:	6823      	ldr	r3, [r4, #0]
  406402:	6003      	str	r3, [r0, #0]
  406404:	6863      	ldr	r3, [r4, #4]
  406406:	6043      	str	r3, [r0, #4]
  406408:	68a3      	ldr	r3, [r4, #8]
  40640a:	6083      	str	r3, [r0, #8]
  40640c:	e002      	b.n	406414 <_realloc_r+0x1ec>
  40640e:	4621      	mov	r1, r4
  406410:	f7ff fb03 	bl	405a1a <memmove>
  406414:	465e      	mov	r6, fp
  406416:	e02e      	b.n	406476 <_realloc_r+0x24e>
  406418:	45ba      	cmp	sl, r7
  40641a:	db32      	blt.n	406482 <_realloc_r+0x25a>
  40641c:	4628      	mov	r0, r5
  40641e:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406422:	68eb      	ldr	r3, [r5, #12]
  406424:	60d3      	str	r3, [r2, #12]
  406426:	609a      	str	r2, [r3, #8]
  406428:	1f32      	subs	r2, r6, #4
  40642a:	2a24      	cmp	r2, #36	; 0x24
  40642c:	d825      	bhi.n	40647a <_realloc_r+0x252>
  40642e:	2a13      	cmp	r2, #19
  406430:	d91a      	bls.n	406468 <_realloc_r+0x240>
  406432:	6823      	ldr	r3, [r4, #0]
  406434:	2a1b      	cmp	r2, #27
  406436:	60ab      	str	r3, [r5, #8]
  406438:	6863      	ldr	r3, [r4, #4]
  40643a:	60eb      	str	r3, [r5, #12]
  40643c:	d803      	bhi.n	406446 <_realloc_r+0x21e>
  40643e:	f105 0010 	add.w	r0, r5, #16
  406442:	3408      	adds	r4, #8
  406444:	e010      	b.n	406468 <_realloc_r+0x240>
  406446:	68a3      	ldr	r3, [r4, #8]
  406448:	2a24      	cmp	r2, #36	; 0x24
  40644a:	612b      	str	r3, [r5, #16]
  40644c:	68e3      	ldr	r3, [r4, #12]
  40644e:	616b      	str	r3, [r5, #20]
  406450:	d003      	beq.n	40645a <_realloc_r+0x232>
  406452:	f105 0018 	add.w	r0, r5, #24
  406456:	3410      	adds	r4, #16
  406458:	e006      	b.n	406468 <_realloc_r+0x240>
  40645a:	6923      	ldr	r3, [r4, #16]
  40645c:	f105 0020 	add.w	r0, r5, #32
  406460:	61ab      	str	r3, [r5, #24]
  406462:	6963      	ldr	r3, [r4, #20]
  406464:	3418      	adds	r4, #24
  406466:	61eb      	str	r3, [r5, #28]
  406468:	6823      	ldr	r3, [r4, #0]
  40646a:	6003      	str	r3, [r0, #0]
  40646c:	6863      	ldr	r3, [r4, #4]
  40646e:	6043      	str	r3, [r0, #4]
  406470:	68a3      	ldr	r3, [r4, #8]
  406472:	6083      	str	r3, [r0, #8]
  406474:	4656      	mov	r6, sl
  406476:	46a8      	mov	r8, r5
  406478:	e054      	b.n	406524 <_realloc_r+0x2fc>
  40647a:	4621      	mov	r1, r4
  40647c:	f7ff facd 	bl	405a1a <memmove>
  406480:	e7f8      	b.n	406474 <_realloc_r+0x24c>
  406482:	4648      	mov	r0, r9
  406484:	4611      	mov	r1, r2
  406486:	f7ff f8a9 	bl	4055dc <_malloc_r>
  40648a:	4605      	mov	r5, r0
  40648c:	2800      	cmp	r0, #0
  40648e:	d044      	beq.n	40651a <_realloc_r+0x2f2>
  406490:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406494:	f1a0 0208 	sub.w	r2, r0, #8
  406498:	f023 0301 	bic.w	r3, r3, #1
  40649c:	4443      	add	r3, r8
  40649e:	429a      	cmp	r2, r3
  4064a0:	d105      	bne.n	4064ae <_realloc_r+0x286>
  4064a2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4064a6:	f023 0303 	bic.w	r3, r3, #3
  4064aa:	441e      	add	r6, r3
  4064ac:	e03a      	b.n	406524 <_realloc_r+0x2fc>
  4064ae:	1f32      	subs	r2, r6, #4
  4064b0:	2a24      	cmp	r2, #36	; 0x24
  4064b2:	d82b      	bhi.n	40650c <_realloc_r+0x2e4>
  4064b4:	2a13      	cmp	r2, #19
  4064b6:	d91e      	bls.n	4064f6 <_realloc_r+0x2ce>
  4064b8:	6823      	ldr	r3, [r4, #0]
  4064ba:	2a1b      	cmp	r2, #27
  4064bc:	6003      	str	r3, [r0, #0]
  4064be:	6863      	ldr	r3, [r4, #4]
  4064c0:	6043      	str	r3, [r0, #4]
  4064c2:	d804      	bhi.n	4064ce <_realloc_r+0x2a6>
  4064c4:	f100 0308 	add.w	r3, r0, #8
  4064c8:	f104 0208 	add.w	r2, r4, #8
  4064cc:	e015      	b.n	4064fa <_realloc_r+0x2d2>
  4064ce:	68a3      	ldr	r3, [r4, #8]
  4064d0:	2a24      	cmp	r2, #36	; 0x24
  4064d2:	6083      	str	r3, [r0, #8]
  4064d4:	68e3      	ldr	r3, [r4, #12]
  4064d6:	60c3      	str	r3, [r0, #12]
  4064d8:	d004      	beq.n	4064e4 <_realloc_r+0x2bc>
  4064da:	f100 0310 	add.w	r3, r0, #16
  4064de:	f104 0210 	add.w	r2, r4, #16
  4064e2:	e00a      	b.n	4064fa <_realloc_r+0x2d2>
  4064e4:	6923      	ldr	r3, [r4, #16]
  4064e6:	f104 0218 	add.w	r2, r4, #24
  4064ea:	6103      	str	r3, [r0, #16]
  4064ec:	6961      	ldr	r1, [r4, #20]
  4064ee:	f100 0318 	add.w	r3, r0, #24
  4064f2:	6141      	str	r1, [r0, #20]
  4064f4:	e001      	b.n	4064fa <_realloc_r+0x2d2>
  4064f6:	4603      	mov	r3, r0
  4064f8:	4622      	mov	r2, r4
  4064fa:	6811      	ldr	r1, [r2, #0]
  4064fc:	6019      	str	r1, [r3, #0]
  4064fe:	6851      	ldr	r1, [r2, #4]
  406500:	6059      	str	r1, [r3, #4]
  406502:	6892      	ldr	r2, [r2, #8]
  406504:	609a      	str	r2, [r3, #8]
  406506:	e004      	b.n	406512 <_realloc_r+0x2ea>
  406508:	2000059c 	.word	0x2000059c
  40650c:	4621      	mov	r1, r4
  40650e:	f7ff fa84 	bl	405a1a <memmove>
  406512:	4648      	mov	r0, r9
  406514:	4621      	mov	r1, r4
  406516:	f7fe fd6d 	bl	404ff4 <_free_r>
  40651a:	4648      	mov	r0, r9
  40651c:	f7ff fa99 	bl	405a52 <__malloc_unlock>
  406520:	4628      	mov	r0, r5
  406522:	e027      	b.n	406574 <_realloc_r+0x34c>
  406524:	1bf3      	subs	r3, r6, r7
  406526:	2b0f      	cmp	r3, #15
  406528:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40652c:	d913      	bls.n	406556 <_realloc_r+0x32e>
  40652e:	f002 0201 	and.w	r2, r2, #1
  406532:	eb08 0107 	add.w	r1, r8, r7
  406536:	4317      	orrs	r7, r2
  406538:	f043 0201 	orr.w	r2, r3, #1
  40653c:	f8c8 7004 	str.w	r7, [r8, #4]
  406540:	440b      	add	r3, r1
  406542:	604a      	str	r2, [r1, #4]
  406544:	685a      	ldr	r2, [r3, #4]
  406546:	4648      	mov	r0, r9
  406548:	f042 0201 	orr.w	r2, r2, #1
  40654c:	605a      	str	r2, [r3, #4]
  40654e:	3108      	adds	r1, #8
  406550:	f7fe fd50 	bl	404ff4 <_free_r>
  406554:	e009      	b.n	40656a <_realloc_r+0x342>
  406556:	f002 0201 	and.w	r2, r2, #1
  40655a:	4332      	orrs	r2, r6
  40655c:	f8c8 2004 	str.w	r2, [r8, #4]
  406560:	4446      	add	r6, r8
  406562:	6873      	ldr	r3, [r6, #4]
  406564:	f043 0301 	orr.w	r3, r3, #1
  406568:	6073      	str	r3, [r6, #4]
  40656a:	4648      	mov	r0, r9
  40656c:	f7ff fa71 	bl	405a52 <__malloc_unlock>
  406570:	f108 0008 	add.w	r0, r8, #8
  406574:	b003      	add	sp, #12
  406576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40657a:	bf00      	nop

0040657c <__fpclassifyd>:
  40657c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406580:	b510      	push	{r4, lr}
  406582:	d100      	bne.n	406586 <__fpclassifyd+0xa>
  406584:	b178      	cbz	r0, 4065a6 <__fpclassifyd+0x2a>
  406586:	4a0c      	ldr	r2, [pc, #48]	; (4065b8 <__fpclassifyd+0x3c>)
  406588:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40658c:	4294      	cmp	r4, r2
  40658e:	d90c      	bls.n	4065aa <__fpclassifyd+0x2e>
  406590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  406594:	d30b      	bcc.n	4065ae <__fpclassifyd+0x32>
  406596:	4a09      	ldr	r2, [pc, #36]	; (4065bc <__fpclassifyd+0x40>)
  406598:	4293      	cmp	r3, r2
  40659a:	d10a      	bne.n	4065b2 <__fpclassifyd+0x36>
  40659c:	f1d0 0001 	rsbs	r0, r0, #1
  4065a0:	bf38      	it	cc
  4065a2:	2000      	movcc	r0, #0
  4065a4:	bd10      	pop	{r4, pc}
  4065a6:	2002      	movs	r0, #2
  4065a8:	bd10      	pop	{r4, pc}
  4065aa:	2004      	movs	r0, #4
  4065ac:	bd10      	pop	{r4, pc}
  4065ae:	2003      	movs	r0, #3
  4065b0:	bd10      	pop	{r4, pc}
  4065b2:	2000      	movs	r0, #0
  4065b4:	bd10      	pop	{r4, pc}
  4065b6:	bf00      	nop
  4065b8:	7fdfffff 	.word	0x7fdfffff
  4065bc:	7ff00000 	.word	0x7ff00000

004065c0 <_sbrk_r>:
  4065c0:	b538      	push	{r3, r4, r5, lr}
  4065c2:	4c06      	ldr	r4, [pc, #24]	; (4065dc <_sbrk_r+0x1c>)
  4065c4:	2300      	movs	r3, #0
  4065c6:	4605      	mov	r5, r0
  4065c8:	4608      	mov	r0, r1
  4065ca:	6023      	str	r3, [r4, #0]
  4065cc:	f7fa fdba 	bl	401144 <_sbrk>
  4065d0:	1c43      	adds	r3, r0, #1
  4065d2:	d102      	bne.n	4065da <_sbrk_r+0x1a>
  4065d4:	6823      	ldr	r3, [r4, #0]
  4065d6:	b103      	cbz	r3, 4065da <_sbrk_r+0x1a>
  4065d8:	602b      	str	r3, [r5, #0]
  4065da:	bd38      	pop	{r3, r4, r5, pc}
  4065dc:	20000ad4 	.word	0x20000ad4

004065e0 <__sread>:
  4065e0:	b510      	push	{r4, lr}
  4065e2:	460c      	mov	r4, r1
  4065e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4065e8:	f000 fe76 	bl	4072d8 <_read_r>
  4065ec:	2800      	cmp	r0, #0
  4065ee:	db03      	blt.n	4065f8 <__sread+0x18>
  4065f0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4065f2:	4403      	add	r3, r0
  4065f4:	6523      	str	r3, [r4, #80]	; 0x50
  4065f6:	bd10      	pop	{r4, pc}
  4065f8:	89a3      	ldrh	r3, [r4, #12]
  4065fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4065fe:	81a3      	strh	r3, [r4, #12]
  406600:	bd10      	pop	{r4, pc}

00406602 <__seofread>:
  406602:	2000      	movs	r0, #0
  406604:	4770      	bx	lr

00406606 <__swrite>:
  406606:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40660a:	461d      	mov	r5, r3
  40660c:	898b      	ldrh	r3, [r1, #12]
  40660e:	4607      	mov	r7, r0
  406610:	05db      	lsls	r3, r3, #23
  406612:	460c      	mov	r4, r1
  406614:	4616      	mov	r6, r2
  406616:	d505      	bpl.n	406624 <__swrite+0x1e>
  406618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40661c:	2200      	movs	r2, #0
  40661e:	2302      	movs	r3, #2
  406620:	f000 fe48 	bl	4072b4 <_lseek_r>
  406624:	89a3      	ldrh	r3, [r4, #12]
  406626:	4638      	mov	r0, r7
  406628:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40662c:	81a3      	strh	r3, [r4, #12]
  40662e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406632:	4632      	mov	r2, r6
  406634:	462b      	mov	r3, r5
  406636:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40663a:	f000 bd37 	b.w	4070ac <_write_r>

0040663e <__sseek>:
  40663e:	b510      	push	{r4, lr}
  406640:	460c      	mov	r4, r1
  406642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406646:	f000 fe35 	bl	4072b4 <_lseek_r>
  40664a:	1c43      	adds	r3, r0, #1
  40664c:	89a3      	ldrh	r3, [r4, #12]
  40664e:	d103      	bne.n	406658 <__sseek+0x1a>
  406650:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406654:	81a3      	strh	r3, [r4, #12]
  406656:	bd10      	pop	{r4, pc}
  406658:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40665c:	81a3      	strh	r3, [r4, #12]
  40665e:	6520      	str	r0, [r4, #80]	; 0x50
  406660:	bd10      	pop	{r4, pc}

00406662 <__sclose>:
  406662:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406666:	f000 bdad 	b.w	4071c4 <_close_r>

0040666a <strcmp>:
  40666a:	f810 2b01 	ldrb.w	r2, [r0], #1
  40666e:	f811 3b01 	ldrb.w	r3, [r1], #1
  406672:	2a01      	cmp	r2, #1
  406674:	bf28      	it	cs
  406676:	429a      	cmpcs	r2, r3
  406678:	d0f7      	beq.n	40666a <strcmp>
  40667a:	1ad0      	subs	r0, r2, r3
  40667c:	4770      	bx	lr
	...

00406680 <__ssprint_r>:
  406680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406684:	4680      	mov	r8, r0
  406686:	6890      	ldr	r0, [r2, #8]
  406688:	460c      	mov	r4, r1
  40668a:	4615      	mov	r5, r2
  40668c:	f8d2 9000 	ldr.w	r9, [r2]
  406690:	b118      	cbz	r0, 40669a <__ssprint_r+0x1a>
  406692:	2300      	movs	r3, #0
  406694:	9301      	str	r3, [sp, #4]
  406696:	461e      	mov	r6, r3
  406698:	e008      	b.n	4066ac <__ssprint_r+0x2c>
  40669a:	6050      	str	r0, [r2, #4]
  40669c:	e066      	b.n	40676c <__ssprint_r+0xec>
  40669e:	f8d9 3000 	ldr.w	r3, [r9]
  4066a2:	f8d9 6004 	ldr.w	r6, [r9, #4]
  4066a6:	9301      	str	r3, [sp, #4]
  4066a8:	f109 0908 	add.w	r9, r9, #8
  4066ac:	2e00      	cmp	r6, #0
  4066ae:	d0f6      	beq.n	40669e <__ssprint_r+0x1e>
  4066b0:	68a7      	ldr	r7, [r4, #8]
  4066b2:	42be      	cmp	r6, r7
  4066b4:	d347      	bcc.n	406746 <__ssprint_r+0xc6>
  4066b6:	89a2      	ldrh	r2, [r4, #12]
  4066b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
  4066bc:	d041      	beq.n	406742 <__ssprint_r+0xc2>
  4066be:	6823      	ldr	r3, [r4, #0]
  4066c0:	6921      	ldr	r1, [r4, #16]
  4066c2:	2002      	movs	r0, #2
  4066c4:	ebc1 0a03 	rsb	sl, r1, r3
  4066c8:	6963      	ldr	r3, [r4, #20]
  4066ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4066ce:	fb93 fbf0 	sdiv	fp, r3, r0
  4066d2:	f10a 0001 	add.w	r0, sl, #1
  4066d6:	4430      	add	r0, r6
  4066d8:	4583      	cmp	fp, r0
  4066da:	bf38      	it	cc
  4066dc:	4683      	movcc	fp, r0
  4066de:	0553      	lsls	r3, r2, #21
  4066e0:	4640      	mov	r0, r8
  4066e2:	d50f      	bpl.n	406704 <__ssprint_r+0x84>
  4066e4:	4659      	mov	r1, fp
  4066e6:	f7fe ff79 	bl	4055dc <_malloc_r>
  4066ea:	4607      	mov	r7, r0
  4066ec:	b198      	cbz	r0, 406716 <__ssprint_r+0x96>
  4066ee:	4652      	mov	r2, sl
  4066f0:	6921      	ldr	r1, [r4, #16]
  4066f2:	f7ff f989 	bl	405a08 <memcpy>
  4066f6:	89a2      	ldrh	r2, [r4, #12]
  4066f8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4066fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406700:	81a2      	strh	r2, [r4, #12]
  406702:	e015      	b.n	406730 <__ssprint_r+0xb0>
  406704:	465a      	mov	r2, fp
  406706:	f7ff fd8f 	bl	406228 <_realloc_r>
  40670a:	4607      	mov	r7, r0
  40670c:	b980      	cbnz	r0, 406730 <__ssprint_r+0xb0>
  40670e:	4640      	mov	r0, r8
  406710:	6921      	ldr	r1, [r4, #16]
  406712:	f7fe fc6f 	bl	404ff4 <_free_r>
  406716:	230c      	movs	r3, #12
  406718:	f8c8 3000 	str.w	r3, [r8]
  40671c:	89a3      	ldrh	r3, [r4, #12]
  40671e:	f04f 30ff 	mov.w	r0, #4294967295
  406722:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406726:	81a3      	strh	r3, [r4, #12]
  406728:	2300      	movs	r3, #0
  40672a:	60ab      	str	r3, [r5, #8]
  40672c:	606b      	str	r3, [r5, #4]
  40672e:	e01d      	b.n	40676c <__ssprint_r+0xec>
  406730:	6127      	str	r7, [r4, #16]
  406732:	ebca 030b 	rsb	r3, sl, fp
  406736:	4457      	add	r7, sl
  406738:	6027      	str	r7, [r4, #0]
  40673a:	f8c4 b014 	str.w	fp, [r4, #20]
  40673e:	4637      	mov	r7, r6
  406740:	60a3      	str	r3, [r4, #8]
  406742:	42be      	cmp	r6, r7
  406744:	d200      	bcs.n	406748 <__ssprint_r+0xc8>
  406746:	4637      	mov	r7, r6
  406748:	463a      	mov	r2, r7
  40674a:	6820      	ldr	r0, [r4, #0]
  40674c:	9901      	ldr	r1, [sp, #4]
  40674e:	f7ff f964 	bl	405a1a <memmove>
  406752:	68a3      	ldr	r3, [r4, #8]
  406754:	1bdb      	subs	r3, r3, r7
  406756:	60a3      	str	r3, [r4, #8]
  406758:	6823      	ldr	r3, [r4, #0]
  40675a:	441f      	add	r7, r3
  40675c:	68ab      	ldr	r3, [r5, #8]
  40675e:	6027      	str	r7, [r4, #0]
  406760:	1b9e      	subs	r6, r3, r6
  406762:	60ae      	str	r6, [r5, #8]
  406764:	2e00      	cmp	r6, #0
  406766:	d19a      	bne.n	40669e <__ssprint_r+0x1e>
  406768:	606e      	str	r6, [r5, #4]
  40676a:	4630      	mov	r0, r6
  40676c:	b003      	add	sp, #12
  40676e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406772 <_svfiprintf_r>:
  406772:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406776:	461e      	mov	r6, r3
  406778:	898b      	ldrh	r3, [r1, #12]
  40677a:	b0ad      	sub	sp, #180	; 0xb4
  40677c:	4688      	mov	r8, r1
  40677e:	0619      	lsls	r1, r3, #24
  406780:	4683      	mov	fp, r0
  406782:	9202      	str	r2, [sp, #8]
  406784:	d513      	bpl.n	4067ae <_svfiprintf_r+0x3c>
  406786:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40678a:	b983      	cbnz	r3, 4067ae <_svfiprintf_r+0x3c>
  40678c:	2140      	movs	r1, #64	; 0x40
  40678e:	f7fe ff25 	bl	4055dc <_malloc_r>
  406792:	f8c8 0000 	str.w	r0, [r8]
  406796:	f8c8 0010 	str.w	r0, [r8, #16]
  40679a:	b928      	cbnz	r0, 4067a8 <_svfiprintf_r+0x36>
  40679c:	230c      	movs	r3, #12
  40679e:	f8cb 3000 	str.w	r3, [fp]
  4067a2:	f04f 30ff 	mov.w	r0, #4294967295
  4067a6:	e3d4      	b.n	406f52 <_svfiprintf_r+0x7e0>
  4067a8:	2340      	movs	r3, #64	; 0x40
  4067aa:	f8c8 3014 	str.w	r3, [r8, #20]
  4067ae:	2300      	movs	r3, #0
  4067b0:	aa1c      	add	r2, sp, #112	; 0x70
  4067b2:	920f      	str	r2, [sp, #60]	; 0x3c
  4067b4:	9311      	str	r3, [sp, #68]	; 0x44
  4067b6:	9310      	str	r3, [sp, #64]	; 0x40
  4067b8:	4694      	mov	ip, r2
  4067ba:	930a      	str	r3, [sp, #40]	; 0x28
  4067bc:	9305      	str	r3, [sp, #20]
  4067be:	9b02      	ldr	r3, [sp, #8]
  4067c0:	461c      	mov	r4, r3
  4067c2:	f813 2b01 	ldrb.w	r2, [r3], #1
  4067c6:	b91a      	cbnz	r2, 4067d0 <_svfiprintf_r+0x5e>
  4067c8:	9802      	ldr	r0, [sp, #8]
  4067ca:	1a25      	subs	r5, r4, r0
  4067cc:	d103      	bne.n	4067d6 <_svfiprintf_r+0x64>
  4067ce:	e01d      	b.n	40680c <_svfiprintf_r+0x9a>
  4067d0:	2a25      	cmp	r2, #37	; 0x25
  4067d2:	d1f5      	bne.n	4067c0 <_svfiprintf_r+0x4e>
  4067d4:	e7f8      	b.n	4067c8 <_svfiprintf_r+0x56>
  4067d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4067d8:	9902      	ldr	r1, [sp, #8]
  4067da:	442b      	add	r3, r5
  4067dc:	9311      	str	r3, [sp, #68]	; 0x44
  4067de:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4067e0:	e88c 0022 	stmia.w	ip, {r1, r5}
  4067e4:	3301      	adds	r3, #1
  4067e6:	2b07      	cmp	r3, #7
  4067e8:	9310      	str	r3, [sp, #64]	; 0x40
  4067ea:	dc02      	bgt.n	4067f2 <_svfiprintf_r+0x80>
  4067ec:	f10c 0c08 	add.w	ip, ip, #8
  4067f0:	e009      	b.n	406806 <_svfiprintf_r+0x94>
  4067f2:	4658      	mov	r0, fp
  4067f4:	4641      	mov	r1, r8
  4067f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4067f8:	f7ff ff42 	bl	406680 <__ssprint_r>
  4067fc:	2800      	cmp	r0, #0
  4067fe:	f040 83a0 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406802:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406806:	9a05      	ldr	r2, [sp, #20]
  406808:	442a      	add	r2, r5
  40680a:	9205      	str	r2, [sp, #20]
  40680c:	7823      	ldrb	r3, [r4, #0]
  40680e:	2b00      	cmp	r3, #0
  406810:	f000 8390 	beq.w	406f34 <_svfiprintf_r+0x7c2>
  406814:	2200      	movs	r2, #0
  406816:	3401      	adds	r4, #1
  406818:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40681c:	f04f 3aff 	mov.w	sl, #4294967295
  406820:	9204      	str	r2, [sp, #16]
  406822:	4617      	mov	r7, r2
  406824:	1c65      	adds	r5, r4, #1
  406826:	7823      	ldrb	r3, [r4, #0]
  406828:	9502      	str	r5, [sp, #8]
  40682a:	2b58      	cmp	r3, #88	; 0x58
  40682c:	d064      	beq.n	4068f8 <_svfiprintf_r+0x186>
  40682e:	dc2d      	bgt.n	40688c <_svfiprintf_r+0x11a>
  406830:	2b2e      	cmp	r3, #46	; 0x2e
  406832:	d076      	beq.n	406922 <_svfiprintf_r+0x1b0>
  406834:	dc12      	bgt.n	40685c <_svfiprintf_r+0xea>
  406836:	2b2a      	cmp	r3, #42	; 0x2a
  406838:	d066      	beq.n	406908 <_svfiprintf_r+0x196>
  40683a:	dc08      	bgt.n	40684e <_svfiprintf_r+0xdc>
  40683c:	2b20      	cmp	r3, #32
  40683e:	d05f      	beq.n	406900 <_svfiprintf_r+0x18e>
  406840:	2b23      	cmp	r3, #35	; 0x23
  406842:	f040 8201 	bne.w	406c48 <_svfiprintf_r+0x4d6>
  406846:	f047 0701 	orr.w	r7, r7, #1
  40684a:	9c02      	ldr	r4, [sp, #8]
  40684c:	e7ea      	b.n	406824 <_svfiprintf_r+0xb2>
  40684e:	2b2b      	cmp	r3, #43	; 0x2b
  406850:	d101      	bne.n	406856 <_svfiprintf_r+0xe4>
  406852:	461a      	mov	r2, r3
  406854:	e7f9      	b.n	40684a <_svfiprintf_r+0xd8>
  406856:	2b2d      	cmp	r3, #45	; 0x2d
  406858:	d060      	beq.n	40691c <_svfiprintf_r+0x1aa>
  40685a:	e1f5      	b.n	406c48 <_svfiprintf_r+0x4d6>
  40685c:	2b39      	cmp	r3, #57	; 0x39
  40685e:	dc07      	bgt.n	406870 <_svfiprintf_r+0xfe>
  406860:	2b31      	cmp	r3, #49	; 0x31
  406862:	da7f      	bge.n	406964 <_svfiprintf_r+0x1f2>
  406864:	2b30      	cmp	r3, #48	; 0x30
  406866:	f040 81ef 	bne.w	406c48 <_svfiprintf_r+0x4d6>
  40686a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40686e:	e7ec      	b.n	40684a <_svfiprintf_r+0xd8>
  406870:	2b4f      	cmp	r3, #79	; 0x4f
  406872:	f000 80e0 	beq.w	406a36 <_svfiprintf_r+0x2c4>
  406876:	2b55      	cmp	r3, #85	; 0x55
  406878:	f000 8120 	beq.w	406abc <_svfiprintf_r+0x34a>
  40687c:	2b44      	cmp	r3, #68	; 0x44
  40687e:	f040 81e3 	bne.w	406c48 <_svfiprintf_r+0x4d6>
  406882:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406886:	f047 0710 	orr.w	r7, r7, #16
  40688a:	e094      	b.n	4069b6 <_svfiprintf_r+0x244>
  40688c:	2b6e      	cmp	r3, #110	; 0x6e
  40688e:	f000 80b6 	beq.w	4069fe <_svfiprintf_r+0x28c>
  406892:	dc0d      	bgt.n	4068b0 <_svfiprintf_r+0x13e>
  406894:	2b68      	cmp	r3, #104	; 0x68
  406896:	d076      	beq.n	406986 <_svfiprintf_r+0x214>
  406898:	dc05      	bgt.n	4068a6 <_svfiprintf_r+0x134>
  40689a:	2b63      	cmp	r3, #99	; 0x63
  40689c:	f000 8083 	beq.w	4069a6 <_svfiprintf_r+0x234>
  4068a0:	2b64      	cmp	r3, #100	; 0x64
  4068a2:	d026      	beq.n	4068f2 <_svfiprintf_r+0x180>
  4068a4:	e1d0      	b.n	406c48 <_svfiprintf_r+0x4d6>
  4068a6:	2b69      	cmp	r3, #105	; 0x69
  4068a8:	d023      	beq.n	4068f2 <_svfiprintf_r+0x180>
  4068aa:	2b6c      	cmp	r3, #108	; 0x6c
  4068ac:	d06e      	beq.n	40698c <_svfiprintf_r+0x21a>
  4068ae:	e1cb      	b.n	406c48 <_svfiprintf_r+0x4d6>
  4068b0:	2b71      	cmp	r3, #113	; 0x71
  4068b2:	d075      	beq.n	4069a0 <_svfiprintf_r+0x22e>
  4068b4:	dc13      	bgt.n	4068de <_svfiprintf_r+0x16c>
  4068b6:	2b6f      	cmp	r3, #111	; 0x6f
  4068b8:	f000 80bf 	beq.w	406a3a <_svfiprintf_r+0x2c8>
  4068bc:	2b70      	cmp	r3, #112	; 0x70
  4068be:	f040 81c3 	bne.w	406c48 <_svfiprintf_r+0x4d6>
  4068c2:	2330      	movs	r3, #48	; 0x30
  4068c4:	48a0      	ldr	r0, [pc, #640]	; (406b48 <_svfiprintf_r+0x3d6>)
  4068c6:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  4068ca:	2378      	movs	r3, #120	; 0x78
  4068cc:	6834      	ldr	r4, [r6, #0]
  4068ce:	2500      	movs	r5, #0
  4068d0:	f047 0702 	orr.w	r7, r7, #2
  4068d4:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4068d8:	3604      	adds	r6, #4
  4068da:	900a      	str	r0, [sp, #40]	; 0x28
  4068dc:	e12e      	b.n	406b3c <_svfiprintf_r+0x3ca>
  4068de:	2b75      	cmp	r3, #117	; 0x75
  4068e0:	f000 80ee 	beq.w	406ac0 <_svfiprintf_r+0x34e>
  4068e4:	2b78      	cmp	r3, #120	; 0x78
  4068e6:	f000 8103 	beq.w	406af0 <_svfiprintf_r+0x37e>
  4068ea:	2b73      	cmp	r3, #115	; 0x73
  4068ec:	f040 81ac 	bne.w	406c48 <_svfiprintf_r+0x4d6>
  4068f0:	e0bf      	b.n	406a72 <_svfiprintf_r+0x300>
  4068f2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4068f6:	e05e      	b.n	4069b6 <_svfiprintf_r+0x244>
  4068f8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4068fc:	4c93      	ldr	r4, [pc, #588]	; (406b4c <_svfiprintf_r+0x3da>)
  4068fe:	e0fa      	b.n	406af6 <_svfiprintf_r+0x384>
  406900:	2a00      	cmp	r2, #0
  406902:	bf08      	it	eq
  406904:	2220      	moveq	r2, #32
  406906:	e7a0      	b.n	40684a <_svfiprintf_r+0xd8>
  406908:	1d33      	adds	r3, r6, #4
  40690a:	6836      	ldr	r6, [r6, #0]
  40690c:	2e00      	cmp	r6, #0
  40690e:	9604      	str	r6, [sp, #16]
  406910:	db01      	blt.n	406916 <_svfiprintf_r+0x1a4>
  406912:	461e      	mov	r6, r3
  406914:	e799      	b.n	40684a <_svfiprintf_r+0xd8>
  406916:	4275      	negs	r5, r6
  406918:	9504      	str	r5, [sp, #16]
  40691a:	461e      	mov	r6, r3
  40691c:	f047 0704 	orr.w	r7, r7, #4
  406920:	e793      	b.n	40684a <_svfiprintf_r+0xd8>
  406922:	9c02      	ldr	r4, [sp, #8]
  406924:	7823      	ldrb	r3, [r4, #0]
  406926:	1c61      	adds	r1, r4, #1
  406928:	2b2a      	cmp	r3, #42	; 0x2a
  40692a:	d002      	beq.n	406932 <_svfiprintf_r+0x1c0>
  40692c:	f04f 0a00 	mov.w	sl, #0
  406930:	e00a      	b.n	406948 <_svfiprintf_r+0x1d6>
  406932:	f8d6 a000 	ldr.w	sl, [r6]
  406936:	1d33      	adds	r3, r6, #4
  406938:	f1ba 0f00 	cmp.w	sl, #0
  40693c:	461e      	mov	r6, r3
  40693e:	9102      	str	r1, [sp, #8]
  406940:	da83      	bge.n	40684a <_svfiprintf_r+0xd8>
  406942:	f04f 3aff 	mov.w	sl, #4294967295
  406946:	e780      	b.n	40684a <_svfiprintf_r+0xd8>
  406948:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40694c:	2809      	cmp	r0, #9
  40694e:	d805      	bhi.n	40695c <_svfiprintf_r+0x1ea>
  406950:	230a      	movs	r3, #10
  406952:	fb03 0a0a 	mla	sl, r3, sl, r0
  406956:	f811 3b01 	ldrb.w	r3, [r1], #1
  40695a:	e7f5      	b.n	406948 <_svfiprintf_r+0x1d6>
  40695c:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  406960:	9102      	str	r1, [sp, #8]
  406962:	e762      	b.n	40682a <_svfiprintf_r+0xb8>
  406964:	2500      	movs	r5, #0
  406966:	9504      	str	r5, [sp, #16]
  406968:	9c04      	ldr	r4, [sp, #16]
  40696a:	3b30      	subs	r3, #48	; 0x30
  40696c:	210a      	movs	r1, #10
  40696e:	fb01 3404 	mla	r4, r1, r4, r3
  406972:	9902      	ldr	r1, [sp, #8]
  406974:	9404      	str	r4, [sp, #16]
  406976:	f811 3b01 	ldrb.w	r3, [r1], #1
  40697a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40697e:	2809      	cmp	r0, #9
  406980:	d8ee      	bhi.n	406960 <_svfiprintf_r+0x1ee>
  406982:	9102      	str	r1, [sp, #8]
  406984:	e7f0      	b.n	406968 <_svfiprintf_r+0x1f6>
  406986:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40698a:	e75e      	b.n	40684a <_svfiprintf_r+0xd8>
  40698c:	9d02      	ldr	r5, [sp, #8]
  40698e:	782b      	ldrb	r3, [r5, #0]
  406990:	2b6c      	cmp	r3, #108	; 0x6c
  406992:	d102      	bne.n	40699a <_svfiprintf_r+0x228>
  406994:	3501      	adds	r5, #1
  406996:	9502      	str	r5, [sp, #8]
  406998:	e002      	b.n	4069a0 <_svfiprintf_r+0x22e>
  40699a:	f047 0710 	orr.w	r7, r7, #16
  40699e:	e754      	b.n	40684a <_svfiprintf_r+0xd8>
  4069a0:	f047 0720 	orr.w	r7, r7, #32
  4069a4:	e751      	b.n	40684a <_svfiprintf_r+0xd8>
  4069a6:	6833      	ldr	r3, [r6, #0]
  4069a8:	2500      	movs	r5, #0
  4069aa:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4069ae:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4069b2:	3604      	adds	r6, #4
  4069b4:	e152      	b.n	406c5c <_svfiprintf_r+0x4ea>
  4069b6:	06ba      	lsls	r2, r7, #26
  4069b8:	d507      	bpl.n	4069ca <_svfiprintf_r+0x258>
  4069ba:	3607      	adds	r6, #7
  4069bc:	f026 0307 	bic.w	r3, r6, #7
  4069c0:	f103 0608 	add.w	r6, r3, #8
  4069c4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4069c8:	e00d      	b.n	4069e6 <_svfiprintf_r+0x274>
  4069ca:	f017 0f10 	tst.w	r7, #16
  4069ce:	f106 0304 	add.w	r3, r6, #4
  4069d2:	d001      	beq.n	4069d8 <_svfiprintf_r+0x266>
  4069d4:	6834      	ldr	r4, [r6, #0]
  4069d6:	e004      	b.n	4069e2 <_svfiprintf_r+0x270>
  4069d8:	6834      	ldr	r4, [r6, #0]
  4069da:	f017 0f40 	tst.w	r7, #64	; 0x40
  4069de:	bf18      	it	ne
  4069e0:	b224      	sxthne	r4, r4
  4069e2:	17e5      	asrs	r5, r4, #31
  4069e4:	461e      	mov	r6, r3
  4069e6:	2c00      	cmp	r4, #0
  4069e8:	f175 0000 	sbcs.w	r0, r5, #0
  4069ec:	f280 80b0 	bge.w	406b50 <_svfiprintf_r+0x3de>
  4069f0:	232d      	movs	r3, #45	; 0x2d
  4069f2:	4264      	negs	r4, r4
  4069f4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4069f8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4069fc:	e0a8      	b.n	406b50 <_svfiprintf_r+0x3de>
  4069fe:	f017 0f20 	tst.w	r7, #32
  406a02:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406a06:	f106 0104 	add.w	r1, r6, #4
  406a0a:	d007      	beq.n	406a1c <_svfiprintf_r+0x2aa>
  406a0c:	9c05      	ldr	r4, [sp, #20]
  406a0e:	6830      	ldr	r0, [r6, #0]
  406a10:	17e5      	asrs	r5, r4, #31
  406a12:	4622      	mov	r2, r4
  406a14:	462b      	mov	r3, r5
  406a16:	e9c0 2300 	strd	r2, r3, [r0]
  406a1a:	e00a      	b.n	406a32 <_svfiprintf_r+0x2c0>
  406a1c:	06fb      	lsls	r3, r7, #27
  406a1e:	d405      	bmi.n	406a2c <_svfiprintf_r+0x2ba>
  406a20:	067f      	lsls	r7, r7, #25
  406a22:	d503      	bpl.n	406a2c <_svfiprintf_r+0x2ba>
  406a24:	6833      	ldr	r3, [r6, #0]
  406a26:	9c05      	ldr	r4, [sp, #20]
  406a28:	801c      	strh	r4, [r3, #0]
  406a2a:	e002      	b.n	406a32 <_svfiprintf_r+0x2c0>
  406a2c:	6833      	ldr	r3, [r6, #0]
  406a2e:	9d05      	ldr	r5, [sp, #20]
  406a30:	601d      	str	r5, [r3, #0]
  406a32:	460e      	mov	r6, r1
  406a34:	e6c3      	b.n	4067be <_svfiprintf_r+0x4c>
  406a36:	f047 0710 	orr.w	r7, r7, #16
  406a3a:	f017 0320 	ands.w	r3, r7, #32
  406a3e:	d008      	beq.n	406a52 <_svfiprintf_r+0x2e0>
  406a40:	3607      	adds	r6, #7
  406a42:	f026 0307 	bic.w	r3, r6, #7
  406a46:	f103 0608 	add.w	r6, r3, #8
  406a4a:	e9d3 4500 	ldrd	r4, r5, [r3]
  406a4e:	2300      	movs	r3, #0
  406a50:	e075      	b.n	406b3e <_svfiprintf_r+0x3cc>
  406a52:	f017 0110 	ands.w	r1, r7, #16
  406a56:	f106 0204 	add.w	r2, r6, #4
  406a5a:	d106      	bne.n	406a6a <_svfiprintf_r+0x2f8>
  406a5c:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  406a60:	d003      	beq.n	406a6a <_svfiprintf_r+0x2f8>
  406a62:	8834      	ldrh	r4, [r6, #0]
  406a64:	2500      	movs	r5, #0
  406a66:	4616      	mov	r6, r2
  406a68:	e7f1      	b.n	406a4e <_svfiprintf_r+0x2dc>
  406a6a:	6834      	ldr	r4, [r6, #0]
  406a6c:	2500      	movs	r5, #0
  406a6e:	4616      	mov	r6, r2
  406a70:	e065      	b.n	406b3e <_svfiprintf_r+0x3cc>
  406a72:	f8d6 9000 	ldr.w	r9, [r6]
  406a76:	2300      	movs	r3, #0
  406a78:	459a      	cmp	sl, r3
  406a7a:	f106 0604 	add.w	r6, r6, #4
  406a7e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  406a82:	4648      	mov	r0, r9
  406a84:	db11      	blt.n	406aaa <_svfiprintf_r+0x338>
  406a86:	4619      	mov	r1, r3
  406a88:	4652      	mov	r2, sl
  406a8a:	f8cd c004 	str.w	ip, [sp, #4]
  406a8e:	f7fe ffad 	bl	4059ec <memchr>
  406a92:	f8dd c004 	ldr.w	ip, [sp, #4]
  406a96:	2800      	cmp	r0, #0
  406a98:	f000 80e5 	beq.w	406c66 <_svfiprintf_r+0x4f4>
  406a9c:	ebc9 0000 	rsb	r0, r9, r0
  406aa0:	4550      	cmp	r0, sl
  406aa2:	bfb8      	it	lt
  406aa4:	4682      	movlt	sl, r0
  406aa6:	2500      	movs	r5, #0
  406aa8:	e0de      	b.n	406c68 <_svfiprintf_r+0x4f6>
  406aaa:	f8cd c004 	str.w	ip, [sp, #4]
  406aae:	f7fb fd61 	bl	402574 <strlen>
  406ab2:	2500      	movs	r5, #0
  406ab4:	4682      	mov	sl, r0
  406ab6:	f8dd c004 	ldr.w	ip, [sp, #4]
  406aba:	e0d5      	b.n	406c68 <_svfiprintf_r+0x4f6>
  406abc:	f047 0710 	orr.w	r7, r7, #16
  406ac0:	06bd      	lsls	r5, r7, #26
  406ac2:	d507      	bpl.n	406ad4 <_svfiprintf_r+0x362>
  406ac4:	3607      	adds	r6, #7
  406ac6:	f026 0307 	bic.w	r3, r6, #7
  406aca:	f103 0608 	add.w	r6, r3, #8
  406ace:	e9d3 4500 	ldrd	r4, r5, [r3]
  406ad2:	e00b      	b.n	406aec <_svfiprintf_r+0x37a>
  406ad4:	f017 0f10 	tst.w	r7, #16
  406ad8:	f106 0304 	add.w	r3, r6, #4
  406adc:	d103      	bne.n	406ae6 <_svfiprintf_r+0x374>
  406ade:	067c      	lsls	r4, r7, #25
  406ae0:	d501      	bpl.n	406ae6 <_svfiprintf_r+0x374>
  406ae2:	8834      	ldrh	r4, [r6, #0]
  406ae4:	e000      	b.n	406ae8 <_svfiprintf_r+0x376>
  406ae6:	6834      	ldr	r4, [r6, #0]
  406ae8:	2500      	movs	r5, #0
  406aea:	461e      	mov	r6, r3
  406aec:	2301      	movs	r3, #1
  406aee:	e026      	b.n	406b3e <_svfiprintf_r+0x3cc>
  406af0:	4c15      	ldr	r4, [pc, #84]	; (406b48 <_svfiprintf_r+0x3d6>)
  406af2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406af6:	06b8      	lsls	r0, r7, #26
  406af8:	940a      	str	r4, [sp, #40]	; 0x28
  406afa:	d507      	bpl.n	406b0c <_svfiprintf_r+0x39a>
  406afc:	3607      	adds	r6, #7
  406afe:	f026 0207 	bic.w	r2, r6, #7
  406b02:	f102 0608 	add.w	r6, r2, #8
  406b06:	e9d2 4500 	ldrd	r4, r5, [r2]
  406b0a:	e00b      	b.n	406b24 <_svfiprintf_r+0x3b2>
  406b0c:	f017 0f10 	tst.w	r7, #16
  406b10:	f106 0204 	add.w	r2, r6, #4
  406b14:	d103      	bne.n	406b1e <_svfiprintf_r+0x3ac>
  406b16:	0679      	lsls	r1, r7, #25
  406b18:	d501      	bpl.n	406b1e <_svfiprintf_r+0x3ac>
  406b1a:	8834      	ldrh	r4, [r6, #0]
  406b1c:	e000      	b.n	406b20 <_svfiprintf_r+0x3ae>
  406b1e:	6834      	ldr	r4, [r6, #0]
  406b20:	2500      	movs	r5, #0
  406b22:	4616      	mov	r6, r2
  406b24:	07fa      	lsls	r2, r7, #31
  406b26:	d509      	bpl.n	406b3c <_svfiprintf_r+0x3ca>
  406b28:	ea54 0005 	orrs.w	r0, r4, r5
  406b2c:	d006      	beq.n	406b3c <_svfiprintf_r+0x3ca>
  406b2e:	2230      	movs	r2, #48	; 0x30
  406b30:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  406b34:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  406b38:	f047 0702 	orr.w	r7, r7, #2
  406b3c:	2302      	movs	r3, #2
  406b3e:	2200      	movs	r2, #0
  406b40:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406b44:	e005      	b.n	406b52 <_svfiprintf_r+0x3e0>
  406b46:	bf00      	nop
  406b48:	00407ae5 	.word	0x00407ae5
  406b4c:	00407ad4 	.word	0x00407ad4
  406b50:	2301      	movs	r3, #1
  406b52:	f1ba 0f00 	cmp.w	sl, #0
  406b56:	bfa8      	it	ge
  406b58:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  406b5c:	ea54 0105 	orrs.w	r1, r4, r5
  406b60:	d102      	bne.n	406b68 <_svfiprintf_r+0x3f6>
  406b62:	f1ba 0f00 	cmp.w	sl, #0
  406b66:	d05e      	beq.n	406c26 <_svfiprintf_r+0x4b4>
  406b68:	2b01      	cmp	r3, #1
  406b6a:	d01f      	beq.n	406bac <_svfiprintf_r+0x43a>
  406b6c:	2b02      	cmp	r3, #2
  406b6e:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  406b72:	d045      	beq.n	406c00 <_svfiprintf_r+0x48e>
  406b74:	08e0      	lsrs	r0, r4, #3
  406b76:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  406b7a:	08e8      	lsrs	r0, r5, #3
  406b7c:	f004 0207 	and.w	r2, r4, #7
  406b80:	9106      	str	r1, [sp, #24]
  406b82:	9007      	str	r0, [sp, #28]
  406b84:	3230      	adds	r2, #48	; 0x30
  406b86:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  406b8a:	ea54 0105 	orrs.w	r1, r4, r5
  406b8e:	4699      	mov	r9, r3
  406b90:	701a      	strb	r2, [r3, #0]
  406b92:	f103 33ff 	add.w	r3, r3, #4294967295
  406b96:	d1ed      	bne.n	406b74 <_svfiprintf_r+0x402>
  406b98:	07f8      	lsls	r0, r7, #31
  406b9a:	4649      	mov	r1, r9
  406b9c:	d54e      	bpl.n	406c3c <_svfiprintf_r+0x4ca>
  406b9e:	2a30      	cmp	r2, #48	; 0x30
  406ba0:	d04c      	beq.n	406c3c <_svfiprintf_r+0x4ca>
  406ba2:	4699      	mov	r9, r3
  406ba4:	2330      	movs	r3, #48	; 0x30
  406ba6:	f801 3c01 	strb.w	r3, [r1, #-1]
  406baa:	e047      	b.n	406c3c <_svfiprintf_r+0x4ca>
  406bac:	2d00      	cmp	r5, #0
  406bae:	bf08      	it	eq
  406bb0:	2c0a      	cmpeq	r4, #10
  406bb2:	d205      	bcs.n	406bc0 <_svfiprintf_r+0x44e>
  406bb4:	3430      	adds	r4, #48	; 0x30
  406bb6:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  406bba:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  406bbe:	e03d      	b.n	406c3c <_svfiprintf_r+0x4ca>
  406bc0:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  406bc4:	9203      	str	r2, [sp, #12]
  406bc6:	4620      	mov	r0, r4
  406bc8:	4629      	mov	r1, r5
  406bca:	220a      	movs	r2, #10
  406bcc:	2300      	movs	r3, #0
  406bce:	f8cd c004 	str.w	ip, [sp, #4]
  406bd2:	f000 fc43 	bl	40745c <__aeabi_uldivmod>
  406bd6:	9b03      	ldr	r3, [sp, #12]
  406bd8:	3230      	adds	r2, #48	; 0x30
  406bda:	f803 2901 	strb.w	r2, [r3], #-1
  406bde:	4620      	mov	r0, r4
  406be0:	4629      	mov	r1, r5
  406be2:	f8dd 900c 	ldr.w	r9, [sp, #12]
  406be6:	220a      	movs	r2, #10
  406be8:	9303      	str	r3, [sp, #12]
  406bea:	2300      	movs	r3, #0
  406bec:	f000 fc36 	bl	40745c <__aeabi_uldivmod>
  406bf0:	4604      	mov	r4, r0
  406bf2:	460d      	mov	r5, r1
  406bf4:	ea54 0005 	orrs.w	r0, r4, r5
  406bf8:	f8dd c004 	ldr.w	ip, [sp, #4]
  406bfc:	d1e3      	bne.n	406bc6 <_svfiprintf_r+0x454>
  406bfe:	e01d      	b.n	406c3c <_svfiprintf_r+0x4ca>
  406c00:	990a      	ldr	r1, [sp, #40]	; 0x28
  406c02:	f004 020f 	and.w	r2, r4, #15
  406c06:	5c8a      	ldrb	r2, [r1, r2]
  406c08:	4699      	mov	r9, r3
  406c0a:	f803 2901 	strb.w	r2, [r3], #-1
  406c0e:	0922      	lsrs	r2, r4, #4
  406c10:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  406c14:	0929      	lsrs	r1, r5, #4
  406c16:	9008      	str	r0, [sp, #32]
  406c18:	9109      	str	r1, [sp, #36]	; 0x24
  406c1a:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  406c1e:	ea54 0205 	orrs.w	r2, r4, r5
  406c22:	d1ed      	bne.n	406c00 <_svfiprintf_r+0x48e>
  406c24:	e00a      	b.n	406c3c <_svfiprintf_r+0x4ca>
  406c26:	b93b      	cbnz	r3, 406c38 <_svfiprintf_r+0x4c6>
  406c28:	07f9      	lsls	r1, r7, #31
  406c2a:	d505      	bpl.n	406c38 <_svfiprintf_r+0x4c6>
  406c2c:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  406c30:	2330      	movs	r3, #48	; 0x30
  406c32:	f809 3d41 	strb.w	r3, [r9, #-65]!
  406c36:	e001      	b.n	406c3c <_svfiprintf_r+0x4ca>
  406c38:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  406c3c:	4655      	mov	r5, sl
  406c3e:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  406c42:	ebc9 0a0a 	rsb	sl, r9, sl
  406c46:	e00f      	b.n	406c68 <_svfiprintf_r+0x4f6>
  406c48:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406c4c:	2b00      	cmp	r3, #0
  406c4e:	f000 8171 	beq.w	406f34 <_svfiprintf_r+0x7c2>
  406c52:	2500      	movs	r5, #0
  406c54:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  406c58:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406c5c:	f04f 0a01 	mov.w	sl, #1
  406c60:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  406c64:	e000      	b.n	406c68 <_svfiprintf_r+0x4f6>
  406c66:	4605      	mov	r5, r0
  406c68:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  406c6c:	45aa      	cmp	sl, r5
  406c6e:	bfac      	ite	ge
  406c70:	4654      	movge	r4, sl
  406c72:	462c      	movlt	r4, r5
  406c74:	b103      	cbz	r3, 406c78 <_svfiprintf_r+0x506>
  406c76:	3401      	adds	r4, #1
  406c78:	f017 0302 	ands.w	r3, r7, #2
  406c7c:	9303      	str	r3, [sp, #12]
  406c7e:	bf18      	it	ne
  406c80:	3402      	addne	r4, #2
  406c82:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  406c86:	930b      	str	r3, [sp, #44]	; 0x2c
  406c88:	d13b      	bne.n	406d02 <_svfiprintf_r+0x590>
  406c8a:	9804      	ldr	r0, [sp, #16]
  406c8c:	1b03      	subs	r3, r0, r4
  406c8e:	2b00      	cmp	r3, #0
  406c90:	dd37      	ble.n	406d02 <_svfiprintf_r+0x590>
  406c92:	4aa6      	ldr	r2, [pc, #664]	; (406f2c <_svfiprintf_r+0x7ba>)
  406c94:	2b10      	cmp	r3, #16
  406c96:	f8cc 2000 	str.w	r2, [ip]
  406c9a:	dd1b      	ble.n	406cd4 <_svfiprintf_r+0x562>
  406c9c:	2210      	movs	r2, #16
  406c9e:	f8cc 2004 	str.w	r2, [ip, #4]
  406ca2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406ca4:	3210      	adds	r2, #16
  406ca6:	9211      	str	r2, [sp, #68]	; 0x44
  406ca8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406caa:	3201      	adds	r2, #1
  406cac:	2a07      	cmp	r2, #7
  406cae:	9210      	str	r2, [sp, #64]	; 0x40
  406cb0:	dc02      	bgt.n	406cb8 <_svfiprintf_r+0x546>
  406cb2:	f10c 0c08 	add.w	ip, ip, #8
  406cb6:	e00b      	b.n	406cd0 <_svfiprintf_r+0x55e>
  406cb8:	4658      	mov	r0, fp
  406cba:	4641      	mov	r1, r8
  406cbc:	aa0f      	add	r2, sp, #60	; 0x3c
  406cbe:	9301      	str	r3, [sp, #4]
  406cc0:	f7ff fcde 	bl	406680 <__ssprint_r>
  406cc4:	9b01      	ldr	r3, [sp, #4]
  406cc6:	2800      	cmp	r0, #0
  406cc8:	f040 813b 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406ccc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406cd0:	3b10      	subs	r3, #16
  406cd2:	e7de      	b.n	406c92 <_svfiprintf_r+0x520>
  406cd4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406cd6:	f8cc 3004 	str.w	r3, [ip, #4]
  406cda:	4413      	add	r3, r2
  406cdc:	9311      	str	r3, [sp, #68]	; 0x44
  406cde:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406ce0:	3301      	adds	r3, #1
  406ce2:	2b07      	cmp	r3, #7
  406ce4:	9310      	str	r3, [sp, #64]	; 0x40
  406ce6:	dc02      	bgt.n	406cee <_svfiprintf_r+0x57c>
  406ce8:	f10c 0c08 	add.w	ip, ip, #8
  406cec:	e009      	b.n	406d02 <_svfiprintf_r+0x590>
  406cee:	4658      	mov	r0, fp
  406cf0:	4641      	mov	r1, r8
  406cf2:	aa0f      	add	r2, sp, #60	; 0x3c
  406cf4:	f7ff fcc4 	bl	406680 <__ssprint_r>
  406cf8:	2800      	cmp	r0, #0
  406cfa:	f040 8122 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406cfe:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406d02:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  406d06:	b1db      	cbz	r3, 406d40 <_svfiprintf_r+0x5ce>
  406d08:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  406d0c:	f8cc 3000 	str.w	r3, [ip]
  406d10:	2301      	movs	r3, #1
  406d12:	f8cc 3004 	str.w	r3, [ip, #4]
  406d16:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d18:	3301      	adds	r3, #1
  406d1a:	9311      	str	r3, [sp, #68]	; 0x44
  406d1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406d1e:	3301      	adds	r3, #1
  406d20:	2b07      	cmp	r3, #7
  406d22:	9310      	str	r3, [sp, #64]	; 0x40
  406d24:	dc02      	bgt.n	406d2c <_svfiprintf_r+0x5ba>
  406d26:	f10c 0c08 	add.w	ip, ip, #8
  406d2a:	e009      	b.n	406d40 <_svfiprintf_r+0x5ce>
  406d2c:	4658      	mov	r0, fp
  406d2e:	4641      	mov	r1, r8
  406d30:	aa0f      	add	r2, sp, #60	; 0x3c
  406d32:	f7ff fca5 	bl	406680 <__ssprint_r>
  406d36:	2800      	cmp	r0, #0
  406d38:	f040 8103 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406d3c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406d40:	9b03      	ldr	r3, [sp, #12]
  406d42:	b1d3      	cbz	r3, 406d7a <_svfiprintf_r+0x608>
  406d44:	ab0e      	add	r3, sp, #56	; 0x38
  406d46:	f8cc 3000 	str.w	r3, [ip]
  406d4a:	2302      	movs	r3, #2
  406d4c:	f8cc 3004 	str.w	r3, [ip, #4]
  406d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d52:	3302      	adds	r3, #2
  406d54:	9311      	str	r3, [sp, #68]	; 0x44
  406d56:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406d58:	3301      	adds	r3, #1
  406d5a:	2b07      	cmp	r3, #7
  406d5c:	9310      	str	r3, [sp, #64]	; 0x40
  406d5e:	dc02      	bgt.n	406d66 <_svfiprintf_r+0x5f4>
  406d60:	f10c 0c08 	add.w	ip, ip, #8
  406d64:	e009      	b.n	406d7a <_svfiprintf_r+0x608>
  406d66:	4658      	mov	r0, fp
  406d68:	4641      	mov	r1, r8
  406d6a:	aa0f      	add	r2, sp, #60	; 0x3c
  406d6c:	f7ff fc88 	bl	406680 <__ssprint_r>
  406d70:	2800      	cmp	r0, #0
  406d72:	f040 80e6 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406d76:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406d7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406d7c:	2b80      	cmp	r3, #128	; 0x80
  406d7e:	d13f      	bne.n	406e00 <_svfiprintf_r+0x68e>
  406d80:	9b04      	ldr	r3, [sp, #16]
  406d82:	1b1b      	subs	r3, r3, r4
  406d84:	2b00      	cmp	r3, #0
  406d86:	9303      	str	r3, [sp, #12]
  406d88:	dd3a      	ble.n	406e00 <_svfiprintf_r+0x68e>
  406d8a:	9b03      	ldr	r3, [sp, #12]
  406d8c:	2b10      	cmp	r3, #16
  406d8e:	4b68      	ldr	r3, [pc, #416]	; (406f30 <_svfiprintf_r+0x7be>)
  406d90:	f8cc 3000 	str.w	r3, [ip]
  406d94:	dd1b      	ble.n	406dce <_svfiprintf_r+0x65c>
  406d96:	2310      	movs	r3, #16
  406d98:	f8cc 3004 	str.w	r3, [ip, #4]
  406d9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d9e:	3310      	adds	r3, #16
  406da0:	9311      	str	r3, [sp, #68]	; 0x44
  406da2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406da4:	3301      	adds	r3, #1
  406da6:	2b07      	cmp	r3, #7
  406da8:	9310      	str	r3, [sp, #64]	; 0x40
  406daa:	dc02      	bgt.n	406db2 <_svfiprintf_r+0x640>
  406dac:	f10c 0c08 	add.w	ip, ip, #8
  406db0:	e009      	b.n	406dc6 <_svfiprintf_r+0x654>
  406db2:	4658      	mov	r0, fp
  406db4:	4641      	mov	r1, r8
  406db6:	aa0f      	add	r2, sp, #60	; 0x3c
  406db8:	f7ff fc62 	bl	406680 <__ssprint_r>
  406dbc:	2800      	cmp	r0, #0
  406dbe:	f040 80c0 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406dc2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406dc6:	9b03      	ldr	r3, [sp, #12]
  406dc8:	3b10      	subs	r3, #16
  406dca:	9303      	str	r3, [sp, #12]
  406dcc:	e7dd      	b.n	406d8a <_svfiprintf_r+0x618>
  406dce:	9b03      	ldr	r3, [sp, #12]
  406dd0:	9803      	ldr	r0, [sp, #12]
  406dd2:	f8cc 3004 	str.w	r3, [ip, #4]
  406dd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406dd8:	4403      	add	r3, r0
  406dda:	9311      	str	r3, [sp, #68]	; 0x44
  406ddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406dde:	3301      	adds	r3, #1
  406de0:	2b07      	cmp	r3, #7
  406de2:	9310      	str	r3, [sp, #64]	; 0x40
  406de4:	dc02      	bgt.n	406dec <_svfiprintf_r+0x67a>
  406de6:	f10c 0c08 	add.w	ip, ip, #8
  406dea:	e009      	b.n	406e00 <_svfiprintf_r+0x68e>
  406dec:	4658      	mov	r0, fp
  406dee:	4641      	mov	r1, r8
  406df0:	aa0f      	add	r2, sp, #60	; 0x3c
  406df2:	f7ff fc45 	bl	406680 <__ssprint_r>
  406df6:	2800      	cmp	r0, #0
  406df8:	f040 80a3 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406dfc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406e00:	ebca 0505 	rsb	r5, sl, r5
  406e04:	2d00      	cmp	r5, #0
  406e06:	dd34      	ble.n	406e72 <_svfiprintf_r+0x700>
  406e08:	4b49      	ldr	r3, [pc, #292]	; (406f30 <_svfiprintf_r+0x7be>)
  406e0a:	2d10      	cmp	r5, #16
  406e0c:	f8cc 3000 	str.w	r3, [ip]
  406e10:	dd19      	ble.n	406e46 <_svfiprintf_r+0x6d4>
  406e12:	2310      	movs	r3, #16
  406e14:	f8cc 3004 	str.w	r3, [ip, #4]
  406e18:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e1a:	3310      	adds	r3, #16
  406e1c:	9311      	str	r3, [sp, #68]	; 0x44
  406e1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406e20:	3301      	adds	r3, #1
  406e22:	2b07      	cmp	r3, #7
  406e24:	9310      	str	r3, [sp, #64]	; 0x40
  406e26:	dc02      	bgt.n	406e2e <_svfiprintf_r+0x6bc>
  406e28:	f10c 0c08 	add.w	ip, ip, #8
  406e2c:	e009      	b.n	406e42 <_svfiprintf_r+0x6d0>
  406e2e:	4658      	mov	r0, fp
  406e30:	4641      	mov	r1, r8
  406e32:	aa0f      	add	r2, sp, #60	; 0x3c
  406e34:	f7ff fc24 	bl	406680 <__ssprint_r>
  406e38:	2800      	cmp	r0, #0
  406e3a:	f040 8082 	bne.w	406f42 <_svfiprintf_r+0x7d0>
  406e3e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406e42:	3d10      	subs	r5, #16
  406e44:	e7e0      	b.n	406e08 <_svfiprintf_r+0x696>
  406e46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e48:	f8cc 5004 	str.w	r5, [ip, #4]
  406e4c:	441d      	add	r5, r3
  406e4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406e50:	9511      	str	r5, [sp, #68]	; 0x44
  406e52:	3301      	adds	r3, #1
  406e54:	2b07      	cmp	r3, #7
  406e56:	9310      	str	r3, [sp, #64]	; 0x40
  406e58:	dc02      	bgt.n	406e60 <_svfiprintf_r+0x6ee>
  406e5a:	f10c 0c08 	add.w	ip, ip, #8
  406e5e:	e008      	b.n	406e72 <_svfiprintf_r+0x700>
  406e60:	4658      	mov	r0, fp
  406e62:	4641      	mov	r1, r8
  406e64:	aa0f      	add	r2, sp, #60	; 0x3c
  406e66:	f7ff fc0b 	bl	406680 <__ssprint_r>
  406e6a:	2800      	cmp	r0, #0
  406e6c:	d169      	bne.n	406f42 <_svfiprintf_r+0x7d0>
  406e6e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406e72:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e74:	e88c 0600 	stmia.w	ip, {r9, sl}
  406e78:	4453      	add	r3, sl
  406e7a:	9311      	str	r3, [sp, #68]	; 0x44
  406e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406e7e:	3301      	adds	r3, #1
  406e80:	2b07      	cmp	r3, #7
  406e82:	9310      	str	r3, [sp, #64]	; 0x40
  406e84:	dc02      	bgt.n	406e8c <_svfiprintf_r+0x71a>
  406e86:	f10c 0308 	add.w	r3, ip, #8
  406e8a:	e007      	b.n	406e9c <_svfiprintf_r+0x72a>
  406e8c:	4658      	mov	r0, fp
  406e8e:	4641      	mov	r1, r8
  406e90:	aa0f      	add	r2, sp, #60	; 0x3c
  406e92:	f7ff fbf5 	bl	406680 <__ssprint_r>
  406e96:	2800      	cmp	r0, #0
  406e98:	d153      	bne.n	406f42 <_svfiprintf_r+0x7d0>
  406e9a:	ab1c      	add	r3, sp, #112	; 0x70
  406e9c:	077a      	lsls	r2, r7, #29
  406e9e:	d40a      	bmi.n	406eb6 <_svfiprintf_r+0x744>
  406ea0:	9d05      	ldr	r5, [sp, #20]
  406ea2:	9804      	ldr	r0, [sp, #16]
  406ea4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406ea6:	4284      	cmp	r4, r0
  406ea8:	bfac      	ite	ge
  406eaa:	192d      	addge	r5, r5, r4
  406eac:	182d      	addlt	r5, r5, r0
  406eae:	9505      	str	r5, [sp, #20]
  406eb0:	2b00      	cmp	r3, #0
  406eb2:	d035      	beq.n	406f20 <_svfiprintf_r+0x7ae>
  406eb4:	e02e      	b.n	406f14 <_svfiprintf_r+0x7a2>
  406eb6:	9904      	ldr	r1, [sp, #16]
  406eb8:	1b0d      	subs	r5, r1, r4
  406eba:	2d00      	cmp	r5, #0
  406ebc:	ddf0      	ble.n	406ea0 <_svfiprintf_r+0x72e>
  406ebe:	4a1b      	ldr	r2, [pc, #108]	; (406f2c <_svfiprintf_r+0x7ba>)
  406ec0:	2d10      	cmp	r5, #16
  406ec2:	601a      	str	r2, [r3, #0]
  406ec4:	dd15      	ble.n	406ef2 <_svfiprintf_r+0x780>
  406ec6:	2210      	movs	r2, #16
  406ec8:	605a      	str	r2, [r3, #4]
  406eca:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406ecc:	3210      	adds	r2, #16
  406ece:	9211      	str	r2, [sp, #68]	; 0x44
  406ed0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406ed2:	3201      	adds	r2, #1
  406ed4:	2a07      	cmp	r2, #7
  406ed6:	9210      	str	r2, [sp, #64]	; 0x40
  406ed8:	dc01      	bgt.n	406ede <_svfiprintf_r+0x76c>
  406eda:	3308      	adds	r3, #8
  406edc:	e007      	b.n	406eee <_svfiprintf_r+0x77c>
  406ede:	4658      	mov	r0, fp
  406ee0:	4641      	mov	r1, r8
  406ee2:	aa0f      	add	r2, sp, #60	; 0x3c
  406ee4:	f7ff fbcc 	bl	406680 <__ssprint_r>
  406ee8:	2800      	cmp	r0, #0
  406eea:	d12a      	bne.n	406f42 <_svfiprintf_r+0x7d0>
  406eec:	ab1c      	add	r3, sp, #112	; 0x70
  406eee:	3d10      	subs	r5, #16
  406ef0:	e7e5      	b.n	406ebe <_svfiprintf_r+0x74c>
  406ef2:	605d      	str	r5, [r3, #4]
  406ef4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406ef6:	441d      	add	r5, r3
  406ef8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406efa:	9511      	str	r5, [sp, #68]	; 0x44
  406efc:	3301      	adds	r3, #1
  406efe:	2b07      	cmp	r3, #7
  406f00:	9310      	str	r3, [sp, #64]	; 0x40
  406f02:	ddcd      	ble.n	406ea0 <_svfiprintf_r+0x72e>
  406f04:	4658      	mov	r0, fp
  406f06:	4641      	mov	r1, r8
  406f08:	aa0f      	add	r2, sp, #60	; 0x3c
  406f0a:	f7ff fbb9 	bl	406680 <__ssprint_r>
  406f0e:	2800      	cmp	r0, #0
  406f10:	d0c6      	beq.n	406ea0 <_svfiprintf_r+0x72e>
  406f12:	e016      	b.n	406f42 <_svfiprintf_r+0x7d0>
  406f14:	4658      	mov	r0, fp
  406f16:	4641      	mov	r1, r8
  406f18:	aa0f      	add	r2, sp, #60	; 0x3c
  406f1a:	f7ff fbb1 	bl	406680 <__ssprint_r>
  406f1e:	b980      	cbnz	r0, 406f42 <_svfiprintf_r+0x7d0>
  406f20:	2300      	movs	r3, #0
  406f22:	9310      	str	r3, [sp, #64]	; 0x40
  406f24:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406f28:	e449      	b.n	4067be <_svfiprintf_r+0x4c>
  406f2a:	bf00      	nop
  406f2c:	00407c58 	.word	0x00407c58
  406f30:	00407c68 	.word	0x00407c68
  406f34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406f36:	b123      	cbz	r3, 406f42 <_svfiprintf_r+0x7d0>
  406f38:	4658      	mov	r0, fp
  406f3a:	4641      	mov	r1, r8
  406f3c:	aa0f      	add	r2, sp, #60	; 0x3c
  406f3e:	f7ff fb9f 	bl	406680 <__ssprint_r>
  406f42:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  406f46:	9805      	ldr	r0, [sp, #20]
  406f48:	f013 0f40 	tst.w	r3, #64	; 0x40
  406f4c:	bf18      	it	ne
  406f4e:	f04f 30ff 	movne.w	r0, #4294967295
  406f52:	b02d      	add	sp, #180	; 0xb4
  406f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406f58 <__swbuf_r>:
  406f58:	b570      	push	{r4, r5, r6, lr}
  406f5a:	460d      	mov	r5, r1
  406f5c:	4614      	mov	r4, r2
  406f5e:	4606      	mov	r6, r0
  406f60:	b118      	cbz	r0, 406f6a <__swbuf_r+0x12>
  406f62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406f64:	b90b      	cbnz	r3, 406f6a <__swbuf_r+0x12>
  406f66:	f7fd feab 	bl	404cc0 <__sinit>
  406f6a:	69a3      	ldr	r3, [r4, #24]
  406f6c:	60a3      	str	r3, [r4, #8]
  406f6e:	89a3      	ldrh	r3, [r4, #12]
  406f70:	0719      	lsls	r1, r3, #28
  406f72:	d50d      	bpl.n	406f90 <__swbuf_r+0x38>
  406f74:	6923      	ldr	r3, [r4, #16]
  406f76:	b15b      	cbz	r3, 406f90 <__swbuf_r+0x38>
  406f78:	89a3      	ldrh	r3, [r4, #12]
  406f7a:	b2ed      	uxtb	r5, r5
  406f7c:	049a      	lsls	r2, r3, #18
  406f7e:	d410      	bmi.n	406fa2 <__swbuf_r+0x4a>
  406f80:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406f84:	81a3      	strh	r3, [r4, #12]
  406f86:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406f88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  406f8c:	6663      	str	r3, [r4, #100]	; 0x64
  406f8e:	e008      	b.n	406fa2 <__swbuf_r+0x4a>
  406f90:	4630      	mov	r0, r6
  406f92:	4621      	mov	r1, r4
  406f94:	f7fc ff14 	bl	403dc0 <__swsetup_r>
  406f98:	2800      	cmp	r0, #0
  406f9a:	d0ed      	beq.n	406f78 <__swbuf_r+0x20>
  406f9c:	f04f 30ff 	mov.w	r0, #4294967295
  406fa0:	bd70      	pop	{r4, r5, r6, pc}
  406fa2:	6923      	ldr	r3, [r4, #16]
  406fa4:	6820      	ldr	r0, [r4, #0]
  406fa6:	1ac0      	subs	r0, r0, r3
  406fa8:	6963      	ldr	r3, [r4, #20]
  406faa:	4298      	cmp	r0, r3
  406fac:	db05      	blt.n	406fba <__swbuf_r+0x62>
  406fae:	4630      	mov	r0, r6
  406fb0:	4621      	mov	r1, r4
  406fb2:	f7fd fe3c 	bl	404c2e <_fflush_r>
  406fb6:	2800      	cmp	r0, #0
  406fb8:	d1f0      	bne.n	406f9c <__swbuf_r+0x44>
  406fba:	68a3      	ldr	r3, [r4, #8]
  406fbc:	3001      	adds	r0, #1
  406fbe:	3b01      	subs	r3, #1
  406fc0:	60a3      	str	r3, [r4, #8]
  406fc2:	6823      	ldr	r3, [r4, #0]
  406fc4:	1c5a      	adds	r2, r3, #1
  406fc6:	6022      	str	r2, [r4, #0]
  406fc8:	701d      	strb	r5, [r3, #0]
  406fca:	6963      	ldr	r3, [r4, #20]
  406fcc:	4298      	cmp	r0, r3
  406fce:	d004      	beq.n	406fda <__swbuf_r+0x82>
  406fd0:	89a3      	ldrh	r3, [r4, #12]
  406fd2:	07db      	lsls	r3, r3, #31
  406fd4:	d507      	bpl.n	406fe6 <__swbuf_r+0x8e>
  406fd6:	2d0a      	cmp	r5, #10
  406fd8:	d105      	bne.n	406fe6 <__swbuf_r+0x8e>
  406fda:	4630      	mov	r0, r6
  406fdc:	4621      	mov	r1, r4
  406fde:	f7fd fe26 	bl	404c2e <_fflush_r>
  406fe2:	2800      	cmp	r0, #0
  406fe4:	d1da      	bne.n	406f9c <__swbuf_r+0x44>
  406fe6:	4628      	mov	r0, r5
  406fe8:	bd70      	pop	{r4, r5, r6, pc}

00406fea <__swbuf>:
  406fea:	460a      	mov	r2, r1
  406fec:	4902      	ldr	r1, [pc, #8]	; (406ff8 <__swbuf+0xe>)
  406fee:	4603      	mov	r3, r0
  406ff0:	6808      	ldr	r0, [r1, #0]
  406ff2:	4619      	mov	r1, r3
  406ff4:	f7ff bfb0 	b.w	406f58 <__swbuf_r>
  406ff8:	200000f0 	.word	0x200000f0

00406ffc <_wcrtomb_r>:
  406ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407000:	461d      	mov	r5, r3
  407002:	4b10      	ldr	r3, [pc, #64]	; (407044 <_wcrtomb_r+0x48>)
  407004:	b086      	sub	sp, #24
  407006:	4604      	mov	r4, r0
  407008:	4690      	mov	r8, r2
  40700a:	460e      	mov	r6, r1
  40700c:	681f      	ldr	r7, [r3, #0]
  40700e:	b939      	cbnz	r1, 407020 <_wcrtomb_r+0x24>
  407010:	f7fe fa4e 	bl	4054b0 <__locale_charset>
  407014:	9500      	str	r5, [sp, #0]
  407016:	4603      	mov	r3, r0
  407018:	a903      	add	r1, sp, #12
  40701a:	4620      	mov	r0, r4
  40701c:	4632      	mov	r2, r6
  40701e:	e006      	b.n	40702e <_wcrtomb_r+0x32>
  407020:	f7fe fa46 	bl	4054b0 <__locale_charset>
  407024:	9500      	str	r5, [sp, #0]
  407026:	4603      	mov	r3, r0
  407028:	4631      	mov	r1, r6
  40702a:	4620      	mov	r0, r4
  40702c:	4642      	mov	r2, r8
  40702e:	47b8      	blx	r7
  407030:	1c43      	adds	r3, r0, #1
  407032:	d103      	bne.n	40703c <_wcrtomb_r+0x40>
  407034:	2300      	movs	r3, #0
  407036:	602b      	str	r3, [r5, #0]
  407038:	238a      	movs	r3, #138	; 0x8a
  40703a:	6023      	str	r3, [r4, #0]
  40703c:	b006      	add	sp, #24
  40703e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407042:	bf00      	nop
  407044:	200009ac 	.word	0x200009ac

00407048 <wcrtomb>:
  407048:	b530      	push	{r4, r5, lr}
  40704a:	4613      	mov	r3, r2
  40704c:	4a04      	ldr	r2, [pc, #16]	; (407060 <wcrtomb+0x18>)
  40704e:	4605      	mov	r5, r0
  407050:	460c      	mov	r4, r1
  407052:	6810      	ldr	r0, [r2, #0]
  407054:	4629      	mov	r1, r5
  407056:	4622      	mov	r2, r4
  407058:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40705c:	f7ff bfce 	b.w	406ffc <_wcrtomb_r>
  407060:	200000f0 	.word	0x200000f0

00407064 <__ascii_wctomb>:
  407064:	b149      	cbz	r1, 40707a <__ascii_wctomb+0x16>
  407066:	2aff      	cmp	r2, #255	; 0xff
  407068:	d904      	bls.n	407074 <__ascii_wctomb+0x10>
  40706a:	238a      	movs	r3, #138	; 0x8a
  40706c:	6003      	str	r3, [r0, #0]
  40706e:	f04f 30ff 	mov.w	r0, #4294967295
  407072:	4770      	bx	lr
  407074:	700a      	strb	r2, [r1, #0]
  407076:	2001      	movs	r0, #1
  407078:	4770      	bx	lr
  40707a:	4608      	mov	r0, r1
  40707c:	4770      	bx	lr

0040707e <_wctomb_r>:
  40707e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  407082:	4698      	mov	r8, r3
  407084:	4b08      	ldr	r3, [pc, #32]	; (4070a8 <_wctomb_r+0x2a>)
  407086:	4605      	mov	r5, r0
  407088:	681c      	ldr	r4, [r3, #0]
  40708a:	460f      	mov	r7, r1
  40708c:	4616      	mov	r6, r2
  40708e:	f7fe fa0f 	bl	4054b0 <__locale_charset>
  407092:	f8cd 8000 	str.w	r8, [sp]
  407096:	4603      	mov	r3, r0
  407098:	4639      	mov	r1, r7
  40709a:	4628      	mov	r0, r5
  40709c:	4632      	mov	r2, r6
  40709e:	47a0      	blx	r4
  4070a0:	b002      	add	sp, #8
  4070a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070a6:	bf00      	nop
  4070a8:	200009ac 	.word	0x200009ac

004070ac <_write_r>:
  4070ac:	b538      	push	{r3, r4, r5, lr}
  4070ae:	4c07      	ldr	r4, [pc, #28]	; (4070cc <_write_r+0x20>)
  4070b0:	4605      	mov	r5, r0
  4070b2:	2000      	movs	r0, #0
  4070b4:	6020      	str	r0, [r4, #0]
  4070b6:	4608      	mov	r0, r1
  4070b8:	4611      	mov	r1, r2
  4070ba:	461a      	mov	r2, r3
  4070bc:	f7f9 fbac 	bl	400818 <_write>
  4070c0:	1c43      	adds	r3, r0, #1
  4070c2:	d102      	bne.n	4070ca <_write_r+0x1e>
  4070c4:	6823      	ldr	r3, [r4, #0]
  4070c6:	b103      	cbz	r3, 4070ca <_write_r+0x1e>
  4070c8:	602b      	str	r3, [r5, #0]
  4070ca:	bd38      	pop	{r3, r4, r5, pc}
  4070cc:	20000ad4 	.word	0x20000ad4

004070d0 <__register_exitproc>:
  4070d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4070d4:	4698      	mov	r8, r3
  4070d6:	4b22      	ldr	r3, [pc, #136]	; (407160 <__register_exitproc+0x90>)
  4070d8:	4606      	mov	r6, r0
  4070da:	681c      	ldr	r4, [r3, #0]
  4070dc:	460f      	mov	r7, r1
  4070de:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  4070e2:	4691      	mov	r9, r2
  4070e4:	b918      	cbnz	r0, 4070ee <__register_exitproc+0x1e>
  4070e6:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  4070ea:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4070ee:	6843      	ldr	r3, [r0, #4]
  4070f0:	2b1f      	cmp	r3, #31
  4070f2:	dd16      	ble.n	407122 <__register_exitproc+0x52>
  4070f4:	4b1b      	ldr	r3, [pc, #108]	; (407164 <__register_exitproc+0x94>)
  4070f6:	b91b      	cbnz	r3, 407100 <__register_exitproc+0x30>
  4070f8:	f04f 30ff 	mov.w	r0, #4294967295
  4070fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407100:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407104:	f7fe fa5a 	bl	4055bc <malloc>
  407108:	2800      	cmp	r0, #0
  40710a:	d0f5      	beq.n	4070f8 <__register_exitproc+0x28>
  40710c:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  407110:	2500      	movs	r5, #0
  407112:	6045      	str	r5, [r0, #4]
  407114:	6001      	str	r1, [r0, #0]
  407116:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40711a:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  40711e:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  407122:	6844      	ldr	r4, [r0, #4]
  407124:	b1a6      	cbz	r6, 407150 <__register_exitproc+0x80>
  407126:	2201      	movs	r2, #1
  407128:	40a2      	lsls	r2, r4
  40712a:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  40712e:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  407132:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  407136:	2e02      	cmp	r6, #2
  407138:	ea41 0102 	orr.w	r1, r1, r2
  40713c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407140:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  407144:	d104      	bne.n	407150 <__register_exitproc+0x80>
  407146:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  40714a:	431a      	orrs	r2, r3
  40714c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  407150:	1c63      	adds	r3, r4, #1
  407152:	3402      	adds	r4, #2
  407154:	6043      	str	r3, [r0, #4]
  407156:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  40715a:	2000      	movs	r0, #0
  40715c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407160:	00407a9c 	.word	0x00407a9c
  407164:	004055bd 	.word	0x004055bd

00407168 <_calloc_r>:
  407168:	b510      	push	{r4, lr}
  40716a:	4351      	muls	r1, r2
  40716c:	f7fe fa36 	bl	4055dc <_malloc_r>
  407170:	4604      	mov	r4, r0
  407172:	b320      	cbz	r0, 4071be <_calloc_r+0x56>
  407174:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407178:	f022 0203 	bic.w	r2, r2, #3
  40717c:	3a04      	subs	r2, #4
  40717e:	2a24      	cmp	r2, #36	; 0x24
  407180:	d81a      	bhi.n	4071b8 <_calloc_r+0x50>
  407182:	2a13      	cmp	r2, #19
  407184:	d912      	bls.n	4071ac <_calloc_r+0x44>
  407186:	2100      	movs	r1, #0
  407188:	2a1b      	cmp	r2, #27
  40718a:	6001      	str	r1, [r0, #0]
  40718c:	6041      	str	r1, [r0, #4]
  40718e:	d802      	bhi.n	407196 <_calloc_r+0x2e>
  407190:	f100 0308 	add.w	r3, r0, #8
  407194:	e00b      	b.n	4071ae <_calloc_r+0x46>
  407196:	2a24      	cmp	r2, #36	; 0x24
  407198:	6081      	str	r1, [r0, #8]
  40719a:	60c1      	str	r1, [r0, #12]
  40719c:	bf11      	iteee	ne
  40719e:	f100 0310 	addne.w	r3, r0, #16
  4071a2:	6101      	streq	r1, [r0, #16]
  4071a4:	f100 0318 	addeq.w	r3, r0, #24
  4071a8:	6141      	streq	r1, [r0, #20]
  4071aa:	e000      	b.n	4071ae <_calloc_r+0x46>
  4071ac:	4603      	mov	r3, r0
  4071ae:	2200      	movs	r2, #0
  4071b0:	601a      	str	r2, [r3, #0]
  4071b2:	605a      	str	r2, [r3, #4]
  4071b4:	609a      	str	r2, [r3, #8]
  4071b6:	e002      	b.n	4071be <_calloc_r+0x56>
  4071b8:	2100      	movs	r1, #0
  4071ba:	f7fb f8c3 	bl	402344 <memset>
  4071be:	4620      	mov	r0, r4
  4071c0:	bd10      	pop	{r4, pc}
	...

004071c4 <_close_r>:
  4071c4:	b538      	push	{r3, r4, r5, lr}
  4071c6:	4c06      	ldr	r4, [pc, #24]	; (4071e0 <_close_r+0x1c>)
  4071c8:	2300      	movs	r3, #0
  4071ca:	4605      	mov	r5, r0
  4071cc:	4608      	mov	r0, r1
  4071ce:	6023      	str	r3, [r4, #0]
  4071d0:	f7f9 ffd2 	bl	401178 <_close>
  4071d4:	1c43      	adds	r3, r0, #1
  4071d6:	d102      	bne.n	4071de <_close_r+0x1a>
  4071d8:	6823      	ldr	r3, [r4, #0]
  4071da:	b103      	cbz	r3, 4071de <_close_r+0x1a>
  4071dc:	602b      	str	r3, [r5, #0]
  4071de:	bd38      	pop	{r3, r4, r5, pc}
  4071e0:	20000ad4 	.word	0x20000ad4

004071e4 <_fclose_r>:
  4071e4:	b570      	push	{r4, r5, r6, lr}
  4071e6:	4605      	mov	r5, r0
  4071e8:	460c      	mov	r4, r1
  4071ea:	b909      	cbnz	r1, 4071f0 <_fclose_r+0xc>
  4071ec:	2000      	movs	r0, #0
  4071ee:	bd70      	pop	{r4, r5, r6, pc}
  4071f0:	b118      	cbz	r0, 4071fa <_fclose_r+0x16>
  4071f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4071f4:	b90b      	cbnz	r3, 4071fa <_fclose_r+0x16>
  4071f6:	f7fd fd63 	bl	404cc0 <__sinit>
  4071fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4071fe:	2b00      	cmp	r3, #0
  407200:	d0f4      	beq.n	4071ec <_fclose_r+0x8>
  407202:	4628      	mov	r0, r5
  407204:	4621      	mov	r1, r4
  407206:	f7fd fd12 	bl	404c2e <_fflush_r>
  40720a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40720c:	4606      	mov	r6, r0
  40720e:	b133      	cbz	r3, 40721e <_fclose_r+0x3a>
  407210:	4628      	mov	r0, r5
  407212:	69e1      	ldr	r1, [r4, #28]
  407214:	4798      	blx	r3
  407216:	2800      	cmp	r0, #0
  407218:	bfb8      	it	lt
  40721a:	f04f 36ff 	movlt.w	r6, #4294967295
  40721e:	89a3      	ldrh	r3, [r4, #12]
  407220:	061b      	lsls	r3, r3, #24
  407222:	d503      	bpl.n	40722c <_fclose_r+0x48>
  407224:	4628      	mov	r0, r5
  407226:	6921      	ldr	r1, [r4, #16]
  407228:	f7fd fee4 	bl	404ff4 <_free_r>
  40722c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40722e:	b141      	cbz	r1, 407242 <_fclose_r+0x5e>
  407230:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407234:	4299      	cmp	r1, r3
  407236:	d002      	beq.n	40723e <_fclose_r+0x5a>
  407238:	4628      	mov	r0, r5
  40723a:	f7fd fedb 	bl	404ff4 <_free_r>
  40723e:	2300      	movs	r3, #0
  407240:	6323      	str	r3, [r4, #48]	; 0x30
  407242:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407244:	b121      	cbz	r1, 407250 <_fclose_r+0x6c>
  407246:	4628      	mov	r0, r5
  407248:	f7fd fed4 	bl	404ff4 <_free_r>
  40724c:	2300      	movs	r3, #0
  40724e:	6463      	str	r3, [r4, #68]	; 0x44
  407250:	f7fd fde8 	bl	404e24 <__sfp_lock_acquire>
  407254:	2300      	movs	r3, #0
  407256:	81a3      	strh	r3, [r4, #12]
  407258:	f7fd fde5 	bl	404e26 <__sfp_lock_release>
  40725c:	4630      	mov	r0, r6
  40725e:	bd70      	pop	{r4, r5, r6, pc}

00407260 <fclose>:
  407260:	4b02      	ldr	r3, [pc, #8]	; (40726c <fclose+0xc>)
  407262:	4601      	mov	r1, r0
  407264:	6818      	ldr	r0, [r3, #0]
  407266:	f7ff bfbd 	b.w	4071e4 <_fclose_r>
  40726a:	bf00      	nop
  40726c:	200000f0 	.word	0x200000f0

00407270 <_fstat_r>:
  407270:	b538      	push	{r3, r4, r5, lr}
  407272:	4c07      	ldr	r4, [pc, #28]	; (407290 <_fstat_r+0x20>)
  407274:	2300      	movs	r3, #0
  407276:	4605      	mov	r5, r0
  407278:	4608      	mov	r0, r1
  40727a:	4611      	mov	r1, r2
  40727c:	6023      	str	r3, [r4, #0]
  40727e:	f7f9 ff7f 	bl	401180 <_fstat>
  407282:	1c43      	adds	r3, r0, #1
  407284:	d102      	bne.n	40728c <_fstat_r+0x1c>
  407286:	6823      	ldr	r3, [r4, #0]
  407288:	b103      	cbz	r3, 40728c <_fstat_r+0x1c>
  40728a:	602b      	str	r3, [r5, #0]
  40728c:	bd38      	pop	{r3, r4, r5, pc}
  40728e:	bf00      	nop
  407290:	20000ad4 	.word	0x20000ad4

00407294 <_isatty_r>:
  407294:	b538      	push	{r3, r4, r5, lr}
  407296:	4c06      	ldr	r4, [pc, #24]	; (4072b0 <_isatty_r+0x1c>)
  407298:	2300      	movs	r3, #0
  40729a:	4605      	mov	r5, r0
  40729c:	4608      	mov	r0, r1
  40729e:	6023      	str	r3, [r4, #0]
  4072a0:	f7f9 ff74 	bl	40118c <_isatty>
  4072a4:	1c43      	adds	r3, r0, #1
  4072a6:	d102      	bne.n	4072ae <_isatty_r+0x1a>
  4072a8:	6823      	ldr	r3, [r4, #0]
  4072aa:	b103      	cbz	r3, 4072ae <_isatty_r+0x1a>
  4072ac:	602b      	str	r3, [r5, #0]
  4072ae:	bd38      	pop	{r3, r4, r5, pc}
  4072b0:	20000ad4 	.word	0x20000ad4

004072b4 <_lseek_r>:
  4072b4:	b538      	push	{r3, r4, r5, lr}
  4072b6:	4c07      	ldr	r4, [pc, #28]	; (4072d4 <_lseek_r+0x20>)
  4072b8:	4605      	mov	r5, r0
  4072ba:	2000      	movs	r0, #0
  4072bc:	6020      	str	r0, [r4, #0]
  4072be:	4608      	mov	r0, r1
  4072c0:	4611      	mov	r1, r2
  4072c2:	461a      	mov	r2, r3
  4072c4:	f7f9 ff64 	bl	401190 <_lseek>
  4072c8:	1c43      	adds	r3, r0, #1
  4072ca:	d102      	bne.n	4072d2 <_lseek_r+0x1e>
  4072cc:	6823      	ldr	r3, [r4, #0]
  4072ce:	b103      	cbz	r3, 4072d2 <_lseek_r+0x1e>
  4072d0:	602b      	str	r3, [r5, #0]
  4072d2:	bd38      	pop	{r3, r4, r5, pc}
  4072d4:	20000ad4 	.word	0x20000ad4

004072d8 <_read_r>:
  4072d8:	b538      	push	{r3, r4, r5, lr}
  4072da:	4c07      	ldr	r4, [pc, #28]	; (4072f8 <_read_r+0x20>)
  4072dc:	4605      	mov	r5, r0
  4072de:	2000      	movs	r0, #0
  4072e0:	6020      	str	r0, [r4, #0]
  4072e2:	4608      	mov	r0, r1
  4072e4:	4611      	mov	r1, r2
  4072e6:	461a      	mov	r2, r3
  4072e8:	f7f8 ff44 	bl	400174 <_read>
  4072ec:	1c43      	adds	r3, r0, #1
  4072ee:	d102      	bne.n	4072f6 <_read_r+0x1e>
  4072f0:	6823      	ldr	r3, [r4, #0]
  4072f2:	b103      	cbz	r3, 4072f6 <_read_r+0x1e>
  4072f4:	602b      	str	r3, [r5, #0]
  4072f6:	bd38      	pop	{r3, r4, r5, pc}
  4072f8:	20000ad4 	.word	0x20000ad4

004072fc <__gedf2>:
  4072fc:	f04f 3cff 	mov.w	ip, #4294967295
  407300:	e006      	b.n	407310 <__cmpdf2+0x4>
  407302:	bf00      	nop

00407304 <__ledf2>:
  407304:	f04f 0c01 	mov.w	ip, #1
  407308:	e002      	b.n	407310 <__cmpdf2+0x4>
  40730a:	bf00      	nop

0040730c <__cmpdf2>:
  40730c:	f04f 0c01 	mov.w	ip, #1
  407310:	f84d cd04 	str.w	ip, [sp, #-4]!
  407314:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407318:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40731c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407320:	bf18      	it	ne
  407322:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407326:	d01b      	beq.n	407360 <__cmpdf2+0x54>
  407328:	b001      	add	sp, #4
  40732a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40732e:	bf0c      	ite	eq
  407330:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407334:	ea91 0f03 	teqne	r1, r3
  407338:	bf02      	ittt	eq
  40733a:	ea90 0f02 	teqeq	r0, r2
  40733e:	2000      	moveq	r0, #0
  407340:	4770      	bxeq	lr
  407342:	f110 0f00 	cmn.w	r0, #0
  407346:	ea91 0f03 	teq	r1, r3
  40734a:	bf58      	it	pl
  40734c:	4299      	cmppl	r1, r3
  40734e:	bf08      	it	eq
  407350:	4290      	cmpeq	r0, r2
  407352:	bf2c      	ite	cs
  407354:	17d8      	asrcs	r0, r3, #31
  407356:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40735a:	f040 0001 	orr.w	r0, r0, #1
  40735e:	4770      	bx	lr
  407360:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407364:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407368:	d102      	bne.n	407370 <__cmpdf2+0x64>
  40736a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40736e:	d107      	bne.n	407380 <__cmpdf2+0x74>
  407370:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407374:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407378:	d1d6      	bne.n	407328 <__cmpdf2+0x1c>
  40737a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40737e:	d0d3      	beq.n	407328 <__cmpdf2+0x1c>
  407380:	f85d 0b04 	ldr.w	r0, [sp], #4
  407384:	4770      	bx	lr
  407386:	bf00      	nop

00407388 <__aeabi_cdrcmple>:
  407388:	4684      	mov	ip, r0
  40738a:	4610      	mov	r0, r2
  40738c:	4662      	mov	r2, ip
  40738e:	468c      	mov	ip, r1
  407390:	4619      	mov	r1, r3
  407392:	4663      	mov	r3, ip
  407394:	e000      	b.n	407398 <__aeabi_cdcmpeq>
  407396:	bf00      	nop

00407398 <__aeabi_cdcmpeq>:
  407398:	b501      	push	{r0, lr}
  40739a:	f7ff ffb7 	bl	40730c <__cmpdf2>
  40739e:	2800      	cmp	r0, #0
  4073a0:	bf48      	it	mi
  4073a2:	f110 0f00 	cmnmi.w	r0, #0
  4073a6:	bd01      	pop	{r0, pc}

004073a8 <__aeabi_dcmpeq>:
  4073a8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073ac:	f7ff fff4 	bl	407398 <__aeabi_cdcmpeq>
  4073b0:	bf0c      	ite	eq
  4073b2:	2001      	moveq	r0, #1
  4073b4:	2000      	movne	r0, #0
  4073b6:	f85d fb08 	ldr.w	pc, [sp], #8
  4073ba:	bf00      	nop

004073bc <__aeabi_dcmplt>:
  4073bc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073c0:	f7ff ffea 	bl	407398 <__aeabi_cdcmpeq>
  4073c4:	bf34      	ite	cc
  4073c6:	2001      	movcc	r0, #1
  4073c8:	2000      	movcs	r0, #0
  4073ca:	f85d fb08 	ldr.w	pc, [sp], #8
  4073ce:	bf00      	nop

004073d0 <__aeabi_dcmple>:
  4073d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073d4:	f7ff ffe0 	bl	407398 <__aeabi_cdcmpeq>
  4073d8:	bf94      	ite	ls
  4073da:	2001      	movls	r0, #1
  4073dc:	2000      	movhi	r0, #0
  4073de:	f85d fb08 	ldr.w	pc, [sp], #8
  4073e2:	bf00      	nop

004073e4 <__aeabi_dcmpge>:
  4073e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073e8:	f7ff ffce 	bl	407388 <__aeabi_cdrcmple>
  4073ec:	bf94      	ite	ls
  4073ee:	2001      	movls	r0, #1
  4073f0:	2000      	movhi	r0, #0
  4073f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4073f6:	bf00      	nop

004073f8 <__aeabi_dcmpgt>:
  4073f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073fc:	f7ff ffc4 	bl	407388 <__aeabi_cdrcmple>
  407400:	bf34      	ite	cc
  407402:	2001      	movcc	r0, #1
  407404:	2000      	movcs	r0, #0
  407406:	f85d fb08 	ldr.w	pc, [sp], #8
  40740a:	bf00      	nop

0040740c <__aeabi_d2iz>:
  40740c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407410:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407414:	d215      	bcs.n	407442 <__aeabi_d2iz+0x36>
  407416:	d511      	bpl.n	40743c <__aeabi_d2iz+0x30>
  407418:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40741c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407420:	d912      	bls.n	407448 <__aeabi_d2iz+0x3c>
  407422:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407426:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40742a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40742e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407432:	fa23 f002 	lsr.w	r0, r3, r2
  407436:	bf18      	it	ne
  407438:	4240      	negne	r0, r0
  40743a:	4770      	bx	lr
  40743c:	f04f 0000 	mov.w	r0, #0
  407440:	4770      	bx	lr
  407442:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407446:	d105      	bne.n	407454 <__aeabi_d2iz+0x48>
  407448:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40744c:	bf08      	it	eq
  40744e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407452:	4770      	bx	lr
  407454:	f04f 0000 	mov.w	r0, #0
  407458:	4770      	bx	lr
  40745a:	bf00      	nop

0040745c <__aeabi_uldivmod>:
  40745c:	b94b      	cbnz	r3, 407472 <__aeabi_uldivmod+0x16>
  40745e:	b942      	cbnz	r2, 407472 <__aeabi_uldivmod+0x16>
  407460:	2900      	cmp	r1, #0
  407462:	bf08      	it	eq
  407464:	2800      	cmpeq	r0, #0
  407466:	d002      	beq.n	40746e <__aeabi_uldivmod+0x12>
  407468:	f04f 31ff 	mov.w	r1, #4294967295
  40746c:	4608      	mov	r0, r1
  40746e:	f000 b83b 	b.w	4074e8 <__aeabi_idiv0>
  407472:	b082      	sub	sp, #8
  407474:	46ec      	mov	ip, sp
  407476:	e92d 5000 	stmdb	sp!, {ip, lr}
  40747a:	f000 f81d 	bl	4074b8 <__gnu_uldivmod_helper>
  40747e:	f8dd e004 	ldr.w	lr, [sp, #4]
  407482:	b002      	add	sp, #8
  407484:	bc0c      	pop	{r2, r3}
  407486:	4770      	bx	lr

00407488 <__gnu_ldivmod_helper>:
  407488:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40748c:	9e08      	ldr	r6, [sp, #32]
  40748e:	4614      	mov	r4, r2
  407490:	461d      	mov	r5, r3
  407492:	4680      	mov	r8, r0
  407494:	4689      	mov	r9, r1
  407496:	f000 f829 	bl	4074ec <__divdi3>
  40749a:	fb04 f301 	mul.w	r3, r4, r1
  40749e:	fba4 ab00 	umull	sl, fp, r4, r0
  4074a2:	fb00 3205 	mla	r2, r0, r5, r3
  4074a6:	4493      	add	fp, r2
  4074a8:	ebb8 080a 	subs.w	r8, r8, sl
  4074ac:	eb69 090b 	sbc.w	r9, r9, fp
  4074b0:	e9c6 8900 	strd	r8, r9, [r6]
  4074b4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

004074b8 <__gnu_uldivmod_helper>:
  4074b8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  4074bc:	9e08      	ldr	r6, [sp, #32]
  4074be:	4614      	mov	r4, r2
  4074c0:	461d      	mov	r5, r3
  4074c2:	4680      	mov	r8, r0
  4074c4:	4689      	mov	r9, r1
  4074c6:	f000 f961 	bl	40778c <__udivdi3>
  4074ca:	fb00 f505 	mul.w	r5, r0, r5
  4074ce:	fba0 ab04 	umull	sl, fp, r0, r4
  4074d2:	fb04 5401 	mla	r4, r4, r1, r5
  4074d6:	44a3      	add	fp, r4
  4074d8:	ebb8 080a 	subs.w	r8, r8, sl
  4074dc:	eb69 090b 	sbc.w	r9, r9, fp
  4074e0:	e9c6 8900 	strd	r8, r9, [r6]
  4074e4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

004074e8 <__aeabi_idiv0>:
  4074e8:	4770      	bx	lr
  4074ea:	bf00      	nop

004074ec <__divdi3>:
  4074ec:	2900      	cmp	r1, #0
  4074ee:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4074f2:	f2c0 80a1 	blt.w	407638 <__divdi3+0x14c>
  4074f6:	2400      	movs	r4, #0
  4074f8:	2b00      	cmp	r3, #0
  4074fa:	f2c0 8098 	blt.w	40762e <__divdi3+0x142>
  4074fe:	4615      	mov	r5, r2
  407500:	4606      	mov	r6, r0
  407502:	460f      	mov	r7, r1
  407504:	2b00      	cmp	r3, #0
  407506:	d13f      	bne.n	407588 <__divdi3+0x9c>
  407508:	428a      	cmp	r2, r1
  40750a:	d958      	bls.n	4075be <__divdi3+0xd2>
  40750c:	fab2 f382 	clz	r3, r2
  407510:	b14b      	cbz	r3, 407526 <__divdi3+0x3a>
  407512:	f1c3 0220 	rsb	r2, r3, #32
  407516:	fa01 f703 	lsl.w	r7, r1, r3
  40751a:	fa20 f202 	lsr.w	r2, r0, r2
  40751e:	409d      	lsls	r5, r3
  407520:	fa00 f603 	lsl.w	r6, r0, r3
  407524:	4317      	orrs	r7, r2
  407526:	0c29      	lsrs	r1, r5, #16
  407528:	fbb7 f2f1 	udiv	r2, r7, r1
  40752c:	fb01 7712 	mls	r7, r1, r2, r7
  407530:	b2a8      	uxth	r0, r5
  407532:	fb00 f302 	mul.w	r3, r0, r2
  407536:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40753a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40753e:	42bb      	cmp	r3, r7
  407540:	d909      	bls.n	407556 <__divdi3+0x6a>
  407542:	197f      	adds	r7, r7, r5
  407544:	f102 3cff 	add.w	ip, r2, #4294967295
  407548:	f080 8105 	bcs.w	407756 <__divdi3+0x26a>
  40754c:	42bb      	cmp	r3, r7
  40754e:	f240 8102 	bls.w	407756 <__divdi3+0x26a>
  407552:	3a02      	subs	r2, #2
  407554:	442f      	add	r7, r5
  407556:	1aff      	subs	r7, r7, r3
  407558:	fbb7 f3f1 	udiv	r3, r7, r1
  40755c:	fb01 7113 	mls	r1, r1, r3, r7
  407560:	fb00 f003 	mul.w	r0, r0, r3
  407564:	b2b6      	uxth	r6, r6
  407566:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40756a:	4288      	cmp	r0, r1
  40756c:	d908      	bls.n	407580 <__divdi3+0x94>
  40756e:	1949      	adds	r1, r1, r5
  407570:	f103 37ff 	add.w	r7, r3, #4294967295
  407574:	f080 80f1 	bcs.w	40775a <__divdi3+0x26e>
  407578:	4288      	cmp	r0, r1
  40757a:	f240 80ee 	bls.w	40775a <__divdi3+0x26e>
  40757e:	3b02      	subs	r3, #2
  407580:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  407584:	2300      	movs	r3, #0
  407586:	e003      	b.n	407590 <__divdi3+0xa4>
  407588:	428b      	cmp	r3, r1
  40758a:	d90a      	bls.n	4075a2 <__divdi3+0xb6>
  40758c:	2300      	movs	r3, #0
  40758e:	461a      	mov	r2, r3
  407590:	4610      	mov	r0, r2
  407592:	4619      	mov	r1, r3
  407594:	b114      	cbz	r4, 40759c <__divdi3+0xb0>
  407596:	4240      	negs	r0, r0
  407598:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40759c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4075a0:	4770      	bx	lr
  4075a2:	fab3 f883 	clz	r8, r3
  4075a6:	f1b8 0f00 	cmp.w	r8, #0
  4075aa:	f040 8088 	bne.w	4076be <__divdi3+0x1d2>
  4075ae:	428b      	cmp	r3, r1
  4075b0:	d302      	bcc.n	4075b8 <__divdi3+0xcc>
  4075b2:	4282      	cmp	r2, r0
  4075b4:	f200 80e2 	bhi.w	40777c <__divdi3+0x290>
  4075b8:	2300      	movs	r3, #0
  4075ba:	2201      	movs	r2, #1
  4075bc:	e7e8      	b.n	407590 <__divdi3+0xa4>
  4075be:	b912      	cbnz	r2, 4075c6 <__divdi3+0xda>
  4075c0:	2301      	movs	r3, #1
  4075c2:	fbb3 f5f2 	udiv	r5, r3, r2
  4075c6:	fab5 f285 	clz	r2, r5
  4075ca:	2a00      	cmp	r2, #0
  4075cc:	d13a      	bne.n	407644 <__divdi3+0x158>
  4075ce:	1b7f      	subs	r7, r7, r5
  4075d0:	0c28      	lsrs	r0, r5, #16
  4075d2:	fa1f fc85 	uxth.w	ip, r5
  4075d6:	2301      	movs	r3, #1
  4075d8:	fbb7 f1f0 	udiv	r1, r7, r0
  4075dc:	fb00 7711 	mls	r7, r0, r1, r7
  4075e0:	fb0c f201 	mul.w	r2, ip, r1
  4075e4:	ea4f 4816 	mov.w	r8, r6, lsr #16
  4075e8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  4075ec:	42ba      	cmp	r2, r7
  4075ee:	d907      	bls.n	407600 <__divdi3+0x114>
  4075f0:	197f      	adds	r7, r7, r5
  4075f2:	f101 38ff 	add.w	r8, r1, #4294967295
  4075f6:	d202      	bcs.n	4075fe <__divdi3+0x112>
  4075f8:	42ba      	cmp	r2, r7
  4075fa:	f200 80c4 	bhi.w	407786 <__divdi3+0x29a>
  4075fe:	4641      	mov	r1, r8
  407600:	1abf      	subs	r7, r7, r2
  407602:	fbb7 f2f0 	udiv	r2, r7, r0
  407606:	fb00 7012 	mls	r0, r0, r2, r7
  40760a:	fb0c fc02 	mul.w	ip, ip, r2
  40760e:	b2b6      	uxth	r6, r6
  407610:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  407614:	4584      	cmp	ip, r0
  407616:	d907      	bls.n	407628 <__divdi3+0x13c>
  407618:	1940      	adds	r0, r0, r5
  40761a:	f102 37ff 	add.w	r7, r2, #4294967295
  40761e:	d202      	bcs.n	407626 <__divdi3+0x13a>
  407620:	4584      	cmp	ip, r0
  407622:	f200 80ae 	bhi.w	407782 <__divdi3+0x296>
  407626:	463a      	mov	r2, r7
  407628:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40762c:	e7b0      	b.n	407590 <__divdi3+0xa4>
  40762e:	43e4      	mvns	r4, r4
  407630:	4252      	negs	r2, r2
  407632:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407636:	e762      	b.n	4074fe <__divdi3+0x12>
  407638:	4240      	negs	r0, r0
  40763a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40763e:	f04f 34ff 	mov.w	r4, #4294967295
  407642:	e759      	b.n	4074f8 <__divdi3+0xc>
  407644:	4095      	lsls	r5, r2
  407646:	f1c2 0920 	rsb	r9, r2, #32
  40764a:	fa27 f109 	lsr.w	r1, r7, r9
  40764e:	fa26 f909 	lsr.w	r9, r6, r9
  407652:	4097      	lsls	r7, r2
  407654:	0c28      	lsrs	r0, r5, #16
  407656:	fbb1 f8f0 	udiv	r8, r1, r0
  40765a:	fb00 1118 	mls	r1, r0, r8, r1
  40765e:	fa1f fc85 	uxth.w	ip, r5
  407662:	fb0c f308 	mul.w	r3, ip, r8
  407666:	ea49 0907 	orr.w	r9, r9, r7
  40766a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40766e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  407672:	428b      	cmp	r3, r1
  407674:	fa06 f602 	lsl.w	r6, r6, r2
  407678:	d908      	bls.n	40768c <__divdi3+0x1a0>
  40767a:	1949      	adds	r1, r1, r5
  40767c:	f108 32ff 	add.w	r2, r8, #4294967295
  407680:	d27a      	bcs.n	407778 <__divdi3+0x28c>
  407682:	428b      	cmp	r3, r1
  407684:	d978      	bls.n	407778 <__divdi3+0x28c>
  407686:	f1a8 0802 	sub.w	r8, r8, #2
  40768a:	4429      	add	r1, r5
  40768c:	1ac9      	subs	r1, r1, r3
  40768e:	fbb1 f3f0 	udiv	r3, r1, r0
  407692:	fb00 1713 	mls	r7, r0, r3, r1
  407696:	fb0c f203 	mul.w	r2, ip, r3
  40769a:	fa1f f989 	uxth.w	r9, r9
  40769e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  4076a2:	42ba      	cmp	r2, r7
  4076a4:	d907      	bls.n	4076b6 <__divdi3+0x1ca>
  4076a6:	197f      	adds	r7, r7, r5
  4076a8:	f103 31ff 	add.w	r1, r3, #4294967295
  4076ac:	d260      	bcs.n	407770 <__divdi3+0x284>
  4076ae:	42ba      	cmp	r2, r7
  4076b0:	d95e      	bls.n	407770 <__divdi3+0x284>
  4076b2:	3b02      	subs	r3, #2
  4076b4:	442f      	add	r7, r5
  4076b6:	1abf      	subs	r7, r7, r2
  4076b8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4076bc:	e78c      	b.n	4075d8 <__divdi3+0xec>
  4076be:	f1c8 0220 	rsb	r2, r8, #32
  4076c2:	fa25 f102 	lsr.w	r1, r5, r2
  4076c6:	fa03 fc08 	lsl.w	ip, r3, r8
  4076ca:	fa27 f302 	lsr.w	r3, r7, r2
  4076ce:	fa20 f202 	lsr.w	r2, r0, r2
  4076d2:	fa07 f708 	lsl.w	r7, r7, r8
  4076d6:	ea41 0c0c 	orr.w	ip, r1, ip
  4076da:	ea4f 491c 	mov.w	r9, ip, lsr #16
  4076de:	fbb3 f1f9 	udiv	r1, r3, r9
  4076e2:	fb09 3311 	mls	r3, r9, r1, r3
  4076e6:	fa1f fa8c 	uxth.w	sl, ip
  4076ea:	fb0a fb01 	mul.w	fp, sl, r1
  4076ee:	4317      	orrs	r7, r2
  4076f0:	0c3a      	lsrs	r2, r7, #16
  4076f2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  4076f6:	459b      	cmp	fp, r3
  4076f8:	fa05 f008 	lsl.w	r0, r5, r8
  4076fc:	d908      	bls.n	407710 <__divdi3+0x224>
  4076fe:	eb13 030c 	adds.w	r3, r3, ip
  407702:	f101 32ff 	add.w	r2, r1, #4294967295
  407706:	d235      	bcs.n	407774 <__divdi3+0x288>
  407708:	459b      	cmp	fp, r3
  40770a:	d933      	bls.n	407774 <__divdi3+0x288>
  40770c:	3902      	subs	r1, #2
  40770e:	4463      	add	r3, ip
  407710:	ebcb 0303 	rsb	r3, fp, r3
  407714:	fbb3 f2f9 	udiv	r2, r3, r9
  407718:	fb09 3312 	mls	r3, r9, r2, r3
  40771c:	fb0a fa02 	mul.w	sl, sl, r2
  407720:	b2bf      	uxth	r7, r7
  407722:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  407726:	45ba      	cmp	sl, r7
  407728:	d908      	bls.n	40773c <__divdi3+0x250>
  40772a:	eb17 070c 	adds.w	r7, r7, ip
  40772e:	f102 33ff 	add.w	r3, r2, #4294967295
  407732:	d21b      	bcs.n	40776c <__divdi3+0x280>
  407734:	45ba      	cmp	sl, r7
  407736:	d919      	bls.n	40776c <__divdi3+0x280>
  407738:	3a02      	subs	r2, #2
  40773a:	4467      	add	r7, ip
  40773c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  407740:	fba5 0100 	umull	r0, r1, r5, r0
  407744:	ebca 0707 	rsb	r7, sl, r7
  407748:	428f      	cmp	r7, r1
  40774a:	f04f 0300 	mov.w	r3, #0
  40774e:	d30a      	bcc.n	407766 <__divdi3+0x27a>
  407750:	d005      	beq.n	40775e <__divdi3+0x272>
  407752:	462a      	mov	r2, r5
  407754:	e71c      	b.n	407590 <__divdi3+0xa4>
  407756:	4662      	mov	r2, ip
  407758:	e6fd      	b.n	407556 <__divdi3+0x6a>
  40775a:	463b      	mov	r3, r7
  40775c:	e710      	b.n	407580 <__divdi3+0x94>
  40775e:	fa06 f608 	lsl.w	r6, r6, r8
  407762:	4286      	cmp	r6, r0
  407764:	d2f5      	bcs.n	407752 <__divdi3+0x266>
  407766:	1e6a      	subs	r2, r5, #1
  407768:	2300      	movs	r3, #0
  40776a:	e711      	b.n	407590 <__divdi3+0xa4>
  40776c:	461a      	mov	r2, r3
  40776e:	e7e5      	b.n	40773c <__divdi3+0x250>
  407770:	460b      	mov	r3, r1
  407772:	e7a0      	b.n	4076b6 <__divdi3+0x1ca>
  407774:	4611      	mov	r1, r2
  407776:	e7cb      	b.n	407710 <__divdi3+0x224>
  407778:	4690      	mov	r8, r2
  40777a:	e787      	b.n	40768c <__divdi3+0x1a0>
  40777c:	4643      	mov	r3, r8
  40777e:	4642      	mov	r2, r8
  407780:	e706      	b.n	407590 <__divdi3+0xa4>
  407782:	3a02      	subs	r2, #2
  407784:	e750      	b.n	407628 <__divdi3+0x13c>
  407786:	3902      	subs	r1, #2
  407788:	442f      	add	r7, r5
  40778a:	e739      	b.n	407600 <__divdi3+0x114>

0040778c <__udivdi3>:
  40778c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407790:	4614      	mov	r4, r2
  407792:	4605      	mov	r5, r0
  407794:	460e      	mov	r6, r1
  407796:	2b00      	cmp	r3, #0
  407798:	d143      	bne.n	407822 <__udivdi3+0x96>
  40779a:	428a      	cmp	r2, r1
  40779c:	d953      	bls.n	407846 <__udivdi3+0xba>
  40779e:	fab2 f782 	clz	r7, r2
  4077a2:	b157      	cbz	r7, 4077ba <__udivdi3+0x2e>
  4077a4:	f1c7 0620 	rsb	r6, r7, #32
  4077a8:	fa20 f606 	lsr.w	r6, r0, r6
  4077ac:	fa01 f307 	lsl.w	r3, r1, r7
  4077b0:	fa02 f407 	lsl.w	r4, r2, r7
  4077b4:	fa00 f507 	lsl.w	r5, r0, r7
  4077b8:	431e      	orrs	r6, r3
  4077ba:	0c21      	lsrs	r1, r4, #16
  4077bc:	fbb6 f2f1 	udiv	r2, r6, r1
  4077c0:	fb01 6612 	mls	r6, r1, r2, r6
  4077c4:	b2a0      	uxth	r0, r4
  4077c6:	fb00 f302 	mul.w	r3, r0, r2
  4077ca:	0c2f      	lsrs	r7, r5, #16
  4077cc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4077d0:	42b3      	cmp	r3, r6
  4077d2:	d909      	bls.n	4077e8 <__udivdi3+0x5c>
  4077d4:	1936      	adds	r6, r6, r4
  4077d6:	f102 37ff 	add.w	r7, r2, #4294967295
  4077da:	f080 80fd 	bcs.w	4079d8 <__udivdi3+0x24c>
  4077de:	42b3      	cmp	r3, r6
  4077e0:	f240 80fa 	bls.w	4079d8 <__udivdi3+0x24c>
  4077e4:	3a02      	subs	r2, #2
  4077e6:	4426      	add	r6, r4
  4077e8:	1af6      	subs	r6, r6, r3
  4077ea:	fbb6 f3f1 	udiv	r3, r6, r1
  4077ee:	fb01 6113 	mls	r1, r1, r3, r6
  4077f2:	fb00 f003 	mul.w	r0, r0, r3
  4077f6:	b2ad      	uxth	r5, r5
  4077f8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  4077fc:	4288      	cmp	r0, r1
  4077fe:	d908      	bls.n	407812 <__udivdi3+0x86>
  407800:	1909      	adds	r1, r1, r4
  407802:	f103 36ff 	add.w	r6, r3, #4294967295
  407806:	f080 80e9 	bcs.w	4079dc <__udivdi3+0x250>
  40780a:	4288      	cmp	r0, r1
  40780c:	f240 80e6 	bls.w	4079dc <__udivdi3+0x250>
  407810:	3b02      	subs	r3, #2
  407812:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  407816:	2300      	movs	r3, #0
  407818:	4610      	mov	r0, r2
  40781a:	4619      	mov	r1, r3
  40781c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407820:	4770      	bx	lr
  407822:	428b      	cmp	r3, r1
  407824:	d84c      	bhi.n	4078c0 <__udivdi3+0x134>
  407826:	fab3 f683 	clz	r6, r3
  40782a:	2e00      	cmp	r6, #0
  40782c:	d14f      	bne.n	4078ce <__udivdi3+0x142>
  40782e:	428b      	cmp	r3, r1
  407830:	d302      	bcc.n	407838 <__udivdi3+0xac>
  407832:	4282      	cmp	r2, r0
  407834:	f200 80dd 	bhi.w	4079f2 <__udivdi3+0x266>
  407838:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40783c:	2300      	movs	r3, #0
  40783e:	2201      	movs	r2, #1
  407840:	4610      	mov	r0, r2
  407842:	4619      	mov	r1, r3
  407844:	4770      	bx	lr
  407846:	b912      	cbnz	r2, 40784e <__udivdi3+0xc2>
  407848:	2401      	movs	r4, #1
  40784a:	fbb4 f4f2 	udiv	r4, r4, r2
  40784e:	fab4 f284 	clz	r2, r4
  407852:	2a00      	cmp	r2, #0
  407854:	f040 8082 	bne.w	40795c <__udivdi3+0x1d0>
  407858:	1b09      	subs	r1, r1, r4
  40785a:	0c26      	lsrs	r6, r4, #16
  40785c:	b2a7      	uxth	r7, r4
  40785e:	2301      	movs	r3, #1
  407860:	fbb1 f0f6 	udiv	r0, r1, r6
  407864:	fb06 1110 	mls	r1, r6, r0, r1
  407868:	fb07 f200 	mul.w	r2, r7, r0
  40786c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  407870:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  407874:	428a      	cmp	r2, r1
  407876:	d907      	bls.n	407888 <__udivdi3+0xfc>
  407878:	1909      	adds	r1, r1, r4
  40787a:	f100 3cff 	add.w	ip, r0, #4294967295
  40787e:	d202      	bcs.n	407886 <__udivdi3+0xfa>
  407880:	428a      	cmp	r2, r1
  407882:	f200 80c8 	bhi.w	407a16 <__udivdi3+0x28a>
  407886:	4660      	mov	r0, ip
  407888:	1a89      	subs	r1, r1, r2
  40788a:	fbb1 f2f6 	udiv	r2, r1, r6
  40788e:	fb06 1112 	mls	r1, r6, r2, r1
  407892:	fb07 f702 	mul.w	r7, r7, r2
  407896:	b2ad      	uxth	r5, r5
  407898:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40789c:	42af      	cmp	r7, r5
  40789e:	d908      	bls.n	4078b2 <__udivdi3+0x126>
  4078a0:	192c      	adds	r4, r5, r4
  4078a2:	f102 31ff 	add.w	r1, r2, #4294967295
  4078a6:	f080 809b 	bcs.w	4079e0 <__udivdi3+0x254>
  4078aa:	42a7      	cmp	r7, r4
  4078ac:	f240 8098 	bls.w	4079e0 <__udivdi3+0x254>
  4078b0:	3a02      	subs	r2, #2
  4078b2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  4078b6:	4610      	mov	r0, r2
  4078b8:	4619      	mov	r1, r3
  4078ba:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4078be:	4770      	bx	lr
  4078c0:	2300      	movs	r3, #0
  4078c2:	461a      	mov	r2, r3
  4078c4:	4610      	mov	r0, r2
  4078c6:	4619      	mov	r1, r3
  4078c8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4078cc:	4770      	bx	lr
  4078ce:	f1c6 0520 	rsb	r5, r6, #32
  4078d2:	fa22 f705 	lsr.w	r7, r2, r5
  4078d6:	fa03 f406 	lsl.w	r4, r3, r6
  4078da:	fa21 f305 	lsr.w	r3, r1, r5
  4078de:	fa01 fb06 	lsl.w	fp, r1, r6
  4078e2:	fa20 f505 	lsr.w	r5, r0, r5
  4078e6:	433c      	orrs	r4, r7
  4078e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
  4078ec:	fbb3 fcf8 	udiv	ip, r3, r8
  4078f0:	fb08 331c 	mls	r3, r8, ip, r3
  4078f4:	fa1f f984 	uxth.w	r9, r4
  4078f8:	fb09 fa0c 	mul.w	sl, r9, ip
  4078fc:	ea45 0b0b 	orr.w	fp, r5, fp
  407900:	ea4f 451b 	mov.w	r5, fp, lsr #16
  407904:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  407908:	459a      	cmp	sl, r3
  40790a:	fa02 f206 	lsl.w	r2, r2, r6
  40790e:	d904      	bls.n	40791a <__udivdi3+0x18e>
  407910:	191b      	adds	r3, r3, r4
  407912:	f10c 35ff 	add.w	r5, ip, #4294967295
  407916:	d36f      	bcc.n	4079f8 <__udivdi3+0x26c>
  407918:	46ac      	mov	ip, r5
  40791a:	ebca 0303 	rsb	r3, sl, r3
  40791e:	fbb3 f5f8 	udiv	r5, r3, r8
  407922:	fb08 3315 	mls	r3, r8, r5, r3
  407926:	fb09 f905 	mul.w	r9, r9, r5
  40792a:	fa1f fb8b 	uxth.w	fp, fp
  40792e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  407932:	45b9      	cmp	r9, r7
  407934:	d904      	bls.n	407940 <__udivdi3+0x1b4>
  407936:	193f      	adds	r7, r7, r4
  407938:	f105 33ff 	add.w	r3, r5, #4294967295
  40793c:	d362      	bcc.n	407a04 <__udivdi3+0x278>
  40793e:	461d      	mov	r5, r3
  407940:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  407944:	fbac 2302 	umull	r2, r3, ip, r2
  407948:	ebc9 0707 	rsb	r7, r9, r7
  40794c:	429f      	cmp	r7, r3
  40794e:	f04f 0500 	mov.w	r5, #0
  407952:	d34a      	bcc.n	4079ea <__udivdi3+0x25e>
  407954:	d046      	beq.n	4079e4 <__udivdi3+0x258>
  407956:	4662      	mov	r2, ip
  407958:	462b      	mov	r3, r5
  40795a:	e75d      	b.n	407818 <__udivdi3+0x8c>
  40795c:	4094      	lsls	r4, r2
  40795e:	f1c2 0920 	rsb	r9, r2, #32
  407962:	fa21 fc09 	lsr.w	ip, r1, r9
  407966:	4091      	lsls	r1, r2
  407968:	fa20 f909 	lsr.w	r9, r0, r9
  40796c:	0c26      	lsrs	r6, r4, #16
  40796e:	fbbc f8f6 	udiv	r8, ip, r6
  407972:	fb06 cc18 	mls	ip, r6, r8, ip
  407976:	b2a7      	uxth	r7, r4
  407978:	fb07 f308 	mul.w	r3, r7, r8
  40797c:	ea49 0901 	orr.w	r9, r9, r1
  407980:	ea4f 4119 	mov.w	r1, r9, lsr #16
  407984:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  407988:	4563      	cmp	r3, ip
  40798a:	fa00 f502 	lsl.w	r5, r0, r2
  40798e:	d909      	bls.n	4079a4 <__udivdi3+0x218>
  407990:	eb1c 0c04 	adds.w	ip, ip, r4
  407994:	f108 32ff 	add.w	r2, r8, #4294967295
  407998:	d23b      	bcs.n	407a12 <__udivdi3+0x286>
  40799a:	4563      	cmp	r3, ip
  40799c:	d939      	bls.n	407a12 <__udivdi3+0x286>
  40799e:	f1a8 0802 	sub.w	r8, r8, #2
  4079a2:	44a4      	add	ip, r4
  4079a4:	ebc3 0c0c 	rsb	ip, r3, ip
  4079a8:	fbbc f3f6 	udiv	r3, ip, r6
  4079ac:	fb06 c113 	mls	r1, r6, r3, ip
  4079b0:	fb07 f203 	mul.w	r2, r7, r3
  4079b4:	fa1f f989 	uxth.w	r9, r9
  4079b8:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  4079bc:	428a      	cmp	r2, r1
  4079be:	d907      	bls.n	4079d0 <__udivdi3+0x244>
  4079c0:	1909      	adds	r1, r1, r4
  4079c2:	f103 30ff 	add.w	r0, r3, #4294967295
  4079c6:	d222      	bcs.n	407a0e <__udivdi3+0x282>
  4079c8:	428a      	cmp	r2, r1
  4079ca:	d920      	bls.n	407a0e <__udivdi3+0x282>
  4079cc:	3b02      	subs	r3, #2
  4079ce:	4421      	add	r1, r4
  4079d0:	1a89      	subs	r1, r1, r2
  4079d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4079d6:	e743      	b.n	407860 <__udivdi3+0xd4>
  4079d8:	463a      	mov	r2, r7
  4079da:	e705      	b.n	4077e8 <__udivdi3+0x5c>
  4079dc:	4633      	mov	r3, r6
  4079de:	e718      	b.n	407812 <__udivdi3+0x86>
  4079e0:	460a      	mov	r2, r1
  4079e2:	e766      	b.n	4078b2 <__udivdi3+0x126>
  4079e4:	40b0      	lsls	r0, r6
  4079e6:	4290      	cmp	r0, r2
  4079e8:	d2b5      	bcs.n	407956 <__udivdi3+0x1ca>
  4079ea:	f10c 32ff 	add.w	r2, ip, #4294967295
  4079ee:	2300      	movs	r3, #0
  4079f0:	e712      	b.n	407818 <__udivdi3+0x8c>
  4079f2:	4633      	mov	r3, r6
  4079f4:	4632      	mov	r2, r6
  4079f6:	e70f      	b.n	407818 <__udivdi3+0x8c>
  4079f8:	459a      	cmp	sl, r3
  4079fa:	d98d      	bls.n	407918 <__udivdi3+0x18c>
  4079fc:	f1ac 0c02 	sub.w	ip, ip, #2
  407a00:	4423      	add	r3, r4
  407a02:	e78a      	b.n	40791a <__udivdi3+0x18e>
  407a04:	45b9      	cmp	r9, r7
  407a06:	d99a      	bls.n	40793e <__udivdi3+0x1b2>
  407a08:	3d02      	subs	r5, #2
  407a0a:	4427      	add	r7, r4
  407a0c:	e798      	b.n	407940 <__udivdi3+0x1b4>
  407a0e:	4603      	mov	r3, r0
  407a10:	e7de      	b.n	4079d0 <__udivdi3+0x244>
  407a12:	4690      	mov	r8, r2
  407a14:	e7c6      	b.n	4079a4 <__udivdi3+0x218>
  407a16:	3802      	subs	r0, #2
  407a18:	4421      	add	r1, r4
  407a1a:	e735      	b.n	407888 <__udivdi3+0xfc>
  407a1c:	092d452d 	.word	0x092d452d
  407a20:	20495754 	.word	0x20495754
  407a24:	7473616d 	.word	0x7473616d
  407a28:	69207265 	.word	0x69207265
  407a2c:	6974696e 	.word	0x6974696e
  407a30:	7a696c61 	.word	0x7a696c61
  407a34:	6f697461 	.word	0x6f697461
  407a38:	6166206e 	.word	0x6166206e
  407a3c:	64656c69 	.word	0x64656c69
  407a40:	00000d2e 	.word	0x00000d2e
  407a44:	72617453 	.word	0x72617453
  407a48:	00002174 	.word	0x00002174
  407a4c:	6c656341 	.word	0x6c656341
  407a50:	29476d28 	.word	0x29476d28
  407a54:	3d780a3a 	.word	0x3d780a3a
  407a58:	66312e25 	.word	0x66312e25
  407a5c:	253d790a 	.word	0x253d790a
  407a60:	0a66312e 	.word	0x0a66312e
  407a64:	2e253d7a 	.word	0x2e253d7a
  407a68:	0a0a6631 	.word	0x0a0a6631
  407a6c:	6f727947 	.word	0x6f727947
  407a70:	732fb028 	.word	0x732fb028
  407a74:	780a3a29 	.word	0x780a3a29
  407a78:	312e253d 	.word	0x312e253d
  407a7c:	3d790a66 	.word	0x3d790a66
  407a80:	66312e25 	.word	0x66312e25
  407a84:	253d7a0a 	.word	0x253d7a0a
  407a88:	0a66312e 	.word	0x0a66312e
  407a8c:	6369540a 	.word	0x6369540a
  407a90:	253d736b 	.word	0x253d736b
  407a94:	6d207531 	.word	0x6d207531
  407a98:	00000073 	.word	0x00000073

00407a9c <_global_impure_ptr>:
  407a9c:	200000f8 000a0043                       ... C...

00407aa4 <blanks.6743>:
  407aa4:	20202020 20202020 20202020 20202020                     

00407ab4 <zeroes.6744>:
  407ab4:	30303030 30303030 30303030 30303030     0000000000000000
  407ac4:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  407ad4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  407ae4:	32313000 36353433 61393837 65646362     .0123456789abcde
  407af4:	00300066                                f.0.

00407af8 <blanks.6701>:
  407af8:	20202020 20202020 20202020 20202020                     

00407b08 <zeroes.6702>:
  407b08:	30303030 30303030 30303030 30303030     0000000000000000
  407b18:	69666e49 7974696e 4e614e00 534f5000     Infinity.NaN.POS
  407b28:	2e005849 00000000                       IX......

00407b30 <p05.5289>:
  407b30:	00000005 00000019 0000007d 00000000     ........}.......

00407b40 <__mprec_tens>:
  407b40:	00000000 3ff00000 00000000 40240000     .......?......$@
  407b50:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407b60:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407b70:	00000000 412e8480 00000000 416312d0     .......A......cA
  407b80:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407b90:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407ba0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407bb0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407bc0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407bd0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407be0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407bf0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407c00:	79d99db4 44ea7843                       ...yCx.D

00407c08 <__mprec_tinytens>:
  407c08:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  407c18:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  407c28:	64ac6f43 0ac80628                       Co.d(...

00407c30 <__mprec_bigtens>:
  407c30:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407c40:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407c50:	7f73bf3c 75154fdd                       <.s..O.u

00407c58 <blanks.6687>:
  407c58:	20202020 20202020 20202020 20202020                     

00407c68 <zeroes.6688>:
  407c68:	30303030 30303030 30303030 30303030     0000000000000000

00407c78 <_init>:
  407c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c7a:	bf00      	nop
  407c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c7e:	bc08      	pop	{r3}
  407c80:	469e      	mov	lr, r3
  407c82:	4770      	bx	lr

00407c84 <__init_array_start>:
  407c84:	00403e75 	.word	0x00403e75

00407c88 <__frame_dummy_init_array_entry>:
  407c88:	0040013d                                =.@.

00407c8c <_fini>:
  407c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c8e:	bf00      	nop
  407c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c92:	bc08      	pop	{r3}
  407c94:	469e      	mov	lr, r3
  407c96:	4770      	bx	lr

00407c98 <__fini_array_start>:
  407c98:	00400115 	.word	0x00400115

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <primeiro>:
200000e8:	00000001 00000000                       ........

200000f0 <_impure_ptr>:
200000f0:	200000f8 00000000                       ... ....

200000f8 <impure_data>:
200000f8:	00000000 200003e4 2000044c 200004b4     ....... L.. ... 
	...
2000012c:	00407aa0 00000000 00000000 00000000     .z@.............
	...
200001a0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001b0:	0005deec 0000000b 00000000 00000000     ................
	...

20000520 <lc_ctype_charset>:
20000520:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000540 <__mb_cur_max>:
20000540:	00000001                                ....

20000544 <lc_message_charset>:
20000544:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000564 <lconv>:
20000564:	00407b2b 00407aa3 00407aa3 00407aa3     +{@..z@..z@..z@.
20000574:	00407aa3 00407aa3 00407aa3 00407aa3     .z@..z@..z@..z@.
20000584:	00407aa3 00407aa3 ffffffff ffffffff     .z@..z@.........
20000594:	ffffffff 0000ffff                       ........

2000059c <__malloc_av_>:
	...
200005a4:	2000059c 2000059c 200005a4 200005a4     ... ... ... ... 
200005b4:	200005ac 200005ac 200005b4 200005b4     ... ... ... ... 
200005c4:	200005bc 200005bc 200005c4 200005c4     ... ... ... ... 
200005d4:	200005cc 200005cc 200005d4 200005d4     ... ... ... ... 
200005e4:	200005dc 200005dc 200005e4 200005e4     ... ... ... ... 
200005f4:	200005ec 200005ec 200005f4 200005f4     ... ... ... ... 
20000604:	200005fc 200005fc 20000604 20000604     ... ... ... ... 
20000614:	2000060c 2000060c 20000614 20000614     ... ... ... ... 
20000624:	2000061c 2000061c 20000624 20000624     ... ... $.. $.. 
20000634:	2000062c 2000062c 20000634 20000634     ,.. ,.. 4.. 4.. 
20000644:	2000063c 2000063c 20000644 20000644     <.. <.. D.. D.. 
20000654:	2000064c 2000064c 20000654 20000654     L.. L.. T.. T.. 
20000664:	2000065c 2000065c 20000664 20000664     \.. \.. d.. d.. 
20000674:	2000066c 2000066c 20000674 20000674     l.. l.. t.. t.. 
20000684:	2000067c 2000067c 20000684 20000684     |.. |.. ... ... 
20000694:	2000068c 2000068c 20000694 20000694     ... ... ... ... 
200006a4:	2000069c 2000069c 200006a4 200006a4     ... ... ... ... 
200006b4:	200006ac 200006ac 200006b4 200006b4     ... ... ... ... 
200006c4:	200006bc 200006bc 200006c4 200006c4     ... ... ... ... 
200006d4:	200006cc 200006cc 200006d4 200006d4     ... ... ... ... 
200006e4:	200006dc 200006dc 200006e4 200006e4     ... ... ... ... 
200006f4:	200006ec 200006ec 200006f4 200006f4     ... ... ... ... 
20000704:	200006fc 200006fc 20000704 20000704     ... ... ... ... 
20000714:	2000070c 2000070c 20000714 20000714     ... ... ... ... 
20000724:	2000071c 2000071c 20000724 20000724     ... ... $.. $.. 
20000734:	2000072c 2000072c 20000734 20000734     ,.. ,.. 4.. 4.. 
20000744:	2000073c 2000073c 20000744 20000744     <.. <.. D.. D.. 
20000754:	2000074c 2000074c 20000754 20000754     L.. L.. T.. T.. 
20000764:	2000075c 2000075c 20000764 20000764     \.. \.. d.. d.. 
20000774:	2000076c 2000076c 20000774 20000774     l.. l.. t.. t.. 
20000784:	2000077c 2000077c 20000784 20000784     |.. |.. ... ... 
20000794:	2000078c 2000078c 20000794 20000794     ... ... ... ... 
200007a4:	2000079c 2000079c 200007a4 200007a4     ... ... ... ... 
200007b4:	200007ac 200007ac 200007b4 200007b4     ... ... ... ... 
200007c4:	200007bc 200007bc 200007c4 200007c4     ... ... ... ... 
200007d4:	200007cc 200007cc 200007d4 200007d4     ... ... ... ... 
200007e4:	200007dc 200007dc 200007e4 200007e4     ... ... ... ... 
200007f4:	200007ec 200007ec 200007f4 200007f4     ... ... ... ... 
20000804:	200007fc 200007fc 20000804 20000804     ... ... ... ... 
20000814:	2000080c 2000080c 20000814 20000814     ... ... ... ... 
20000824:	2000081c 2000081c 20000824 20000824     ... ... $.. $.. 
20000834:	2000082c 2000082c 20000834 20000834     ,.. ,.. 4.. 4.. 
20000844:	2000083c 2000083c 20000844 20000844     <.. <.. D.. D.. 
20000854:	2000084c 2000084c 20000854 20000854     L.. L.. T.. T.. 
20000864:	2000085c 2000085c 20000864 20000864     \.. \.. d.. d.. 
20000874:	2000086c 2000086c 20000874 20000874     l.. l.. t.. t.. 
20000884:	2000087c 2000087c 20000884 20000884     |.. |.. ... ... 
20000894:	2000088c 2000088c 20000894 20000894     ... ... ... ... 
200008a4:	2000089c 2000089c 200008a4 200008a4     ... ... ... ... 
200008b4:	200008ac 200008ac 200008b4 200008b4     ... ... ... ... 
200008c4:	200008bc 200008bc 200008c4 200008c4     ... ... ... ... 
200008d4:	200008cc 200008cc 200008d4 200008d4     ... ... ... ... 
200008e4:	200008dc 200008dc 200008e4 200008e4     ... ... ... ... 
200008f4:	200008ec 200008ec 200008f4 200008f4     ... ... ... ... 
20000904:	200008fc 200008fc 20000904 20000904     ... ... ... ... 
20000914:	2000090c 2000090c 20000914 20000914     ... ... ... ... 
20000924:	2000091c 2000091c 20000924 20000924     ... ... $.. $.. 
20000934:	2000092c 2000092c 20000934 20000934     ,.. ,.. 4.. 4.. 
20000944:	2000093c 2000093c 20000944 20000944     <.. <.. D.. D.. 
20000954:	2000094c 2000094c 20000954 20000954     L.. L.. T.. T.. 
20000964:	2000095c 2000095c 20000964 20000964     \.. \.. d.. d.. 
20000974:	2000096c 2000096c 20000974 20000974     l.. l.. t.. t.. 
20000984:	2000097c 2000097c 20000984 20000984     |.. |.. ... ... 
20000994:	2000098c 2000098c 20000994 20000994     ... ... ... ... 

200009a4 <__malloc_sbrk_base>:
200009a4:	ffffffff                                ....

200009a8 <__malloc_trim_threshold>:
200009a8:	00020000                                ....

200009ac <__wctomb>:
200009ac:	00407065                                ep@.
