Summary
======
Overall execution cycle = 120945331
Total execution cycles per core:
- Processor 0 = 120412402
- Processor 1 = 120026072
- Processor 2 = 120945331
- Processor 3 = 120451949
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 109982088
- Processor 1 = 109642796
- Processor 2 = 110514993
- Processor 3 = 110057045
======
Data cache miss rate for each core
- Processor 0 = 0.5105405772280927 (1274998/2497349)
- Processor 1 = 0.510231410321273 (1270715/2490468)
- Processor 2 = 0.5122414516688939 (1285243/2509057)
- Processor 3 = 0.510276146595838 (1277286/2503127)
======
Amount of Data traffic in bytes on the bus
= 78721600
======
Number of invalidations or updates on the bus
= 159697
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2120951, numSharedAccess = 376398
- Cache 1: numPrivateAccess = 2135115, numSharedAccess = 355353
- Cache 2: numPrivateAccess = 2121411, numSharedAccess = 387646
- Cache 3: numPrivateAccess = 2110585, numSharedAccess = 392542
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 1
- Cache 2: numO = 0
- Cache 3: numO = 1
