Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 19 00:11:26 2025
| Host         : alina running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_alu_wrapper_timing_summary_routed.rpt -pb design_alu_wrapper_timing_summary_routed.pb -rpx design_alu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_alu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.766        0.000                      0                 2126        0.060        0.000                      0                 2126        9.020        0.000                       0                  1095  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.766        0.000                      0                 2126        0.060        0.000                      0                 2126        9.020        0.000                       0                  1095  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.766ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.447ns (34.954%)  route 4.554ns (65.046%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.648 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.955     9.604    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.334     9.938 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.938    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.523    22.702    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.075    22.704    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.704    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 12.766    

Slack (MET) :             12.775ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 2.579ns (36.900%)  route 4.410ns (63.100%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.783 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.812     9.595    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.331     9.926 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.926    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.520    22.699    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    22.701    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                 12.775    

Slack (MET) :             12.996ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.321ns (34.514%)  route 4.404ns (65.486%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.557 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.806     9.363    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.299     9.662 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.662    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.523    22.702    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.029    22.658    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.658    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                 12.996    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 2.533ns (37.762%)  route 4.175ns (62.238%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.762 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     9.339    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.306     9.645 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.645    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.520    22.699    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.031    22.657    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.657    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.106ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.437ns (36.830%)  route 4.180ns (63.170%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.669 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.582     9.251    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.303     9.554 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.554    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.523    22.702    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.031    22.660    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.660    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                 13.106    

Slack (MET) :             13.128ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.461ns (37.086%)  route 4.175ns (62.914%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.671 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.577     9.248    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.325     9.573 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.573    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.520    22.699    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    22.701    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 13.128    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.335ns (35.832%)  route 4.182ns (64.168%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.574 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.583     9.158    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.296     9.454 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.454    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.523    22.702    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.075    22.704    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.704    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 2.455ns (38.005%)  route 4.005ns (61.995%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.688 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     9.095    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.302     9.397 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.397    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.520    22.699    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.029    22.655    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.296ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 2.224ns (34.376%)  route 4.246ns (65.624%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.949     7.661    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.785 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.785    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.425 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.647     9.073    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X28Y88         LUT3 (Prop_lut3_I0_O)        0.334     9.407 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.407    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X28Y88         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.522    22.701    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.075    22.703    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 13.296    

Slack (MET) :             13.308ns  (required time - arrival time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 2.003ns (31.014%)  route 4.455ns (68.986%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.643     2.937    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y82         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          1.049     4.504    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.153     4.657 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.735     5.392    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.331     5.723 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.589    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.713 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.945     7.657    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.781 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.781    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.205 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.861     9.066    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X28Y88         LUT3 (Prop_lut3_I0_O)        0.329     9.395 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.395    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X28Y88         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.522    22.701    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.075    22.703    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                 13.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.921%)  route 0.166ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.659     0.995    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.166     1.302    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X31Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.845     1.211    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.066     1.242    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.659     0.995    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.163     1.299    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X30Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.845     1.211    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.059     1.235    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.197%)  route 0.122ns (48.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.576     0.912    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y94         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.122     1.162    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.843     1.209    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.114     1.135    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.824     1.190    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.039    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.187ns (33.445%)  route 0.372ns (66.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.576     0.912    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.372     1.425    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X29Y100        LUT3 (Prop_lut3_I1_O)        0.046     1.471 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.471    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X29Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.931     1.297    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.566     0.902    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y81         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.097    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][7]
    SLICE_X26Y81         LUT6 (Prop_lut6_I4_O)        0.045     1.142 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.142    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[7]
    SLICE_X26Y81         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.834     1.200    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y81         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.285     0.915    
    SLICE_X26Y81         FDRE (Hold_fdre_C_D)         0.121     1.036    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y95         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.201     1.236    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y95         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.844     1.210    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.786%)  route 0.203ns (49.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.656     0.992    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.203     1.359    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X26Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.404 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.404    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X26Y97         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.844     1.210    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y97         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.120     1.295    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.326%)  route 0.372ns (66.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.576     0.912    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.372     1.425    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X29Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.470 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.470    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X29Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.931     1.297    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.944%)  route 0.170ns (57.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.659     0.995    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.170     1.293    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[24]
    SLICE_X30Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.845     1.211    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)        -0.001     1.175    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y82    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X39Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X39Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X39Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X39Y83    design_alu_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.104ns  (logic 0.124ns (5.894%)  route 1.980ns (94.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.980     1.980    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.104 r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.104    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y83         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.459     2.638    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y83         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.045ns (5.345%)  route 0.797ns (94.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.797     0.797    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.842    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y83         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.813     1.179    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y83         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.441ns  (logic 5.928ns (21.603%)  route 21.513ns (78.397%))
  Logic Levels:           24  (CARRY4=7 LUT3=1 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.645     2.939    design_alu_i/axi_gpio_B/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=90, routed)          2.718     6.113    design_alu_i/ALU_0/inst/B[0]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.117     6.230 r  design_alu_i/ALU_0/inst/RESULT[15]_INST_0_i_24/O
                         net (fo=1, routed)           0.286     6.516    design_alu_i/ALU_0/inst/RESULT[15]_INST_0_i_24_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I2_O)        0.348     6.864 r  design_alu_i/ALU_0/inst/RESULT[15]_INST_0_i_15/O
                         net (fo=22, routed)          1.039     7.903    design_alu_i/ALU_0/inst/p_1_out__0[7]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_alu_i/ALU_0/inst/i__carry__0_i_2/O
                         net (fo=10, routed)          0.817     8.843    design_alu_i/ALU_0/inst/p_0_in1_in[4]
    SLICE_X42Y94         LUT4 (Prop_lut4_I2_O)        0.124     8.967 r  design_alu_i/ALU_0/inst/div_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.967    design_alu_i/ALU_0/inst/div_out0_carry_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.347 r  design_alu_i/ALU_0/inst/div_out0_carry/CO[3]
                         net (fo=27, routed)          1.357    10.705    design_alu_i/ALU_0/inst/p_1_out[6]
    SLICE_X45Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  design_alu_i/ALU_0/inst/i__carry_i_9/O
                         net (fo=2, routed)           0.817    11.646    design_alu_i/ALU_0/inst/i__carry_i_9_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  design_alu_i/ALU_0/inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    11.770    design_alu_i/ALU_0/inst/i__carry_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.171 r  design_alu_i/ALU_0/inst/div_out0_inferred__0/i__carry/CO[3]
                         net (fo=30, routed)          1.381    13.552    design_alu_i/ALU_0/inst/p_1_out[5]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124    13.676 r  design_alu_i/ALU_0/inst/i__carry_i_2__6/O
                         net (fo=9, routed)           1.050    14.726    design_alu_i/ALU_0/inst/p_0_in1_in__1[2]
    SLICE_X45Y94         LUT6 (Prop_lut6_I4_O)        0.124    14.850 r  design_alu_i/ALU_0/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    15.419    design_alu_i/ALU_0/inst/i__carry_i_3__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.926 r  design_alu_i/ALU_0/inst/div_out0_inferred__1/i__carry/CO[3]
                         net (fo=26, routed)          1.377    17.303    design_alu_i/ALU_0/inst/p_1_out[4]
    SLICE_X46Y93         LUT5 (Prop_lut5_I1_O)        0.124    17.427 r  design_alu_i/ALU_0/inst/i__carry_i_2__8/O
                         net (fo=9, routed)           0.817    18.244    design_alu_i/ALU_0/inst/p_0_in1_in__2[2]
    SLICE_X47Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.368 r  design_alu_i/ALU_0/inst/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    18.368    design_alu_i/ALU_0/inst/i__carry_i_7__3_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.918 r  design_alu_i/ALU_0/inst/div_out0_inferred__2/i__carry/CO[3]
                         net (fo=30, routed)          1.156    20.073    design_alu_i/ALU_0/inst/p_1_out[3]
    SLICE_X46Y91         LUT5 (Prop_lut5_I1_O)        0.124    20.197 r  design_alu_i/ALU_0/inst/i__carry__0_i_2__2/O
                         net (fo=8, routed)           0.857    21.054    design_alu_i/ALU_0/inst/p_0_in1_in__3[4]
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    21.178 r  design_alu_i/ALU_0/inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.540    21.718    design_alu_i/ALU_0/inst/i__carry_i_2__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.122 r  design_alu_i/ALU_0/inst/div_out0_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.165    23.287    design_alu_i/ALU_0/inst/p_1_out[2]
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    23.411 r  design_alu_i/ALU_0/inst/i__carry__0_i_2__3/O
                         net (fo=5, routed)           1.189    24.600    design_alu_i/ALU_0/inst/p_0_in1_in__4[4]
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.124    24.724 r  design_alu_i/ALU_0/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    24.724    design_alu_i/ALU_0/inst/i__carry_i_6_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.122 r  design_alu_i/ALU_0/inst/div_out0_inferred__4/i__carry/CO[3]
                         net (fo=13, routed)          1.099    26.221    design_alu_i/ALU_0/inst/p_1_out[1]
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.345 r  design_alu_i/ALU_0/inst/i__carry_i_12/O
                         net (fo=2, routed)           1.107    27.451    design_alu_i/ALU_0/inst/i__carry_i_12_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.124    27.575 r  design_alu_i/ALU_0/inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.340    27.916    design_alu_i/ALU_0/inst/i__carry_i_3__8_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.423 r  design_alu_i/ALU_0/inst/div_out0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           1.255    29.677    design_alu_i/ALU_0/inst/mult_inst/p_1_out[0]
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124    29.801 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[0]_INST_0/O
                         net (fo=1, routed)           0.579    30.380    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X45Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.471     2.650    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.386ns  (logic 7.060ns (27.810%)  route 18.326ns (72.190%))
  Logic Levels:           24  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.024 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.941    13.965    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_5
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.302    14.267 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15/O
                         net (fo=1, routed)           0.665    14.932    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0/O
                         net (fo=7, routed)           1.136    16.192    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.316 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000    16.316    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.956 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    17.772    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0_n_4
    SLICE_X46Y89         LUT5 (Prop_lut5_I4_O)        0.306    18.078 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1/O
                         net (fo=5, routed)           0.760    18.839    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    19.277 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0/O[3]
                         net (fo=1, routed)           0.852    20.129    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0_n_4
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.306    20.435 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.162    20.597    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9__1_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.721 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_2__2/O
                         net (fo=7, routed)           1.144    21.865    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_2__2_n_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    21.989 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.989    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.341 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0/O[3]
                         net (fo=3, routed)           0.734    23.075    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0_n_4
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.307    23.382 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.847    24.228    design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_7_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.124    24.352 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_2/O
                         net (fo=3, routed)           0.530    24.883    design_alu_i/ALU_0/inst/mult_inst/p[15]
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    25.321 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.815    26.136    design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_16_n_4
    SLICE_X37Y89         LUT5 (Prop_lut5_I1_O)        0.306    26.442 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    26.876    design_alu_i/ALU_0/inst/mult_inst/RESULT[13]_INST_0_i_3_n_0
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    27.000 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.645    27.645    design_alu_i/ALU_0/inst/mult_inst/RESULT[13]_INST_0_i_1_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    27.769 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[13]_INST_0/O
                         net (fo=1, routed)           0.563    28.331    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X36Y89         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.477     2.656    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.059ns  (logic 7.347ns (29.319%)  route 17.712ns (70.681%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.024 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.941    13.965    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_5
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.302    14.267 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15/O
                         net (fo=1, routed)           0.665    14.932    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0/O
                         net (fo=7, routed)           1.136    16.192    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.316 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000    16.316    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.956 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    17.772    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0_n_4
    SLICE_X46Y89         LUT5 (Prop_lut5_I4_O)        0.306    18.078 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1/O
                         net (fo=5, routed)           0.760    18.839    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    19.277 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0/O[3]
                         net (fo=1, routed)           0.852    20.129    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0_n_4
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.306    20.435 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.162    20.597    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9__1_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.721 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_2__2/O
                         net (fo=7, routed)           1.144    21.865    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_2__2_n_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    21.989 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.989    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.341 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0/O[3]
                         net (fo=3, routed)           0.734    23.075    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0_n_4
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.307    23.382 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.847    24.228    design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_7_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.124    24.352 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_2/O
                         net (fo=3, routed)           0.783    25.135    design_alu_i/ALU_0/inst/mult_inst/p[15]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.533 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.533    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.755 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1/O[0]
                         net (fo=1, routed)           0.654    26.409    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1_n_7
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.328    26.737 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.308    27.045    design_alu_i/ALU_0/inst/mult_inst/RESULT[14]_INST_0_i_1_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.331    27.376 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[14]_INST_0/O
                         net (fo=1, routed)           0.628    28.004    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X36Y92         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.478     2.657    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.884ns  (logic 7.076ns (28.436%)  route 17.808ns (71.564%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.024 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.941    13.965    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_5
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.302    14.267 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15/O
                         net (fo=1, routed)           0.665    14.932    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0/O
                         net (fo=7, routed)           1.136    16.192    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.316 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000    16.316    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.956 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    17.772    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0_n_4
    SLICE_X46Y89         LUT5 (Prop_lut5_I4_O)        0.306    18.078 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1/O
                         net (fo=5, routed)           0.760    18.839    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    19.277 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0/O[3]
                         net (fo=1, routed)           0.852    20.129    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0_n_4
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.306    20.435 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9__1/O
                         net (fo=1, routed)           0.162    20.597    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9__1_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.721 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_2__2/O
                         net (fo=7, routed)           1.144    21.865    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_2__2_n_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    21.989 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.989    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.341 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0/O[3]
                         net (fo=3, routed)           0.734    23.075    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0_n_4
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.307    23.382 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.847    24.228    design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_7_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.124    24.352 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_2/O
                         net (fo=3, routed)           0.783    25.135    design_alu_i/ALU_0/inst/mult_inst/p[15]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.533 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.533    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.690 f  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1/CO[1]
                         net (fo=1, routed)           0.793    26.483    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1_n_2
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.329    26.812 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.590    27.402    design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_6_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.124    27.526 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0/O
                         net (fo=1, routed)           0.303    27.829    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X36Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.478     2.657    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.858ns  (logic 5.297ns (21.309%)  route 19.561ns (78.691%))
  Logic Levels:           22  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.645     2.939    design_alu_i/axi_gpio_B/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=90, routed)          2.718     6.113    design_alu_i/ALU_0/inst/B[0]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.117     6.230 r  design_alu_i/ALU_0/inst/RESULT[15]_INST_0_i_24/O
                         net (fo=1, routed)           0.286     6.516    design_alu_i/ALU_0/inst/RESULT[15]_INST_0_i_24_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I2_O)        0.348     6.864 r  design_alu_i/ALU_0/inst/RESULT[15]_INST_0_i_15/O
                         net (fo=22, routed)          1.039     7.903    design_alu_i/ALU_0/inst/p_1_out__0[7]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_alu_i/ALU_0/inst/i__carry__0_i_2/O
                         net (fo=10, routed)          0.817     8.843    design_alu_i/ALU_0/inst/p_0_in1_in[4]
    SLICE_X42Y94         LUT4 (Prop_lut4_I2_O)        0.124     8.967 r  design_alu_i/ALU_0/inst/div_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.967    design_alu_i/ALU_0/inst/div_out0_carry_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.347 r  design_alu_i/ALU_0/inst/div_out0_carry/CO[3]
                         net (fo=27, routed)          1.357    10.705    design_alu_i/ALU_0/inst/p_1_out[6]
    SLICE_X45Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  design_alu_i/ALU_0/inst/i__carry_i_9/O
                         net (fo=2, routed)           0.817    11.646    design_alu_i/ALU_0/inst/i__carry_i_9_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  design_alu_i/ALU_0/inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    11.770    design_alu_i/ALU_0/inst/i__carry_i_5_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.171 r  design_alu_i/ALU_0/inst/div_out0_inferred__0/i__carry/CO[3]
                         net (fo=30, routed)          1.381    13.552    design_alu_i/ALU_0/inst/p_1_out[5]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124    13.676 r  design_alu_i/ALU_0/inst/i__carry_i_2__6/O
                         net (fo=9, routed)           1.050    14.726    design_alu_i/ALU_0/inst/p_0_in1_in__1[2]
    SLICE_X45Y94         LUT6 (Prop_lut6_I4_O)        0.124    14.850 r  design_alu_i/ALU_0/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    15.419    design_alu_i/ALU_0/inst/i__carry_i_3__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.926 r  design_alu_i/ALU_0/inst/div_out0_inferred__1/i__carry/CO[3]
                         net (fo=26, routed)          1.377    17.303    design_alu_i/ALU_0/inst/p_1_out[4]
    SLICE_X46Y93         LUT5 (Prop_lut5_I1_O)        0.124    17.427 r  design_alu_i/ALU_0/inst/i__carry_i_2__8/O
                         net (fo=9, routed)           0.817    18.244    design_alu_i/ALU_0/inst/p_0_in1_in__2[2]
    SLICE_X47Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.368 r  design_alu_i/ALU_0/inst/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    18.368    design_alu_i/ALU_0/inst/i__carry_i_7__3_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.918 r  design_alu_i/ALU_0/inst/div_out0_inferred__2/i__carry/CO[3]
                         net (fo=30, routed)          1.156    20.073    design_alu_i/ALU_0/inst/p_1_out[3]
    SLICE_X46Y91         LUT5 (Prop_lut5_I1_O)        0.124    20.197 r  design_alu_i/ALU_0/inst/i__carry__0_i_2__2/O
                         net (fo=8, routed)           0.857    21.054    design_alu_i/ALU_0/inst/p_0_in1_in__3[4]
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    21.178 r  design_alu_i/ALU_0/inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.540    21.718    design_alu_i/ALU_0/inst/i__carry_i_2__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.122 r  design_alu_i/ALU_0/inst/div_out0_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.165    23.287    design_alu_i/ALU_0/inst/p_1_out[2]
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    23.411 r  design_alu_i/ALU_0/inst/i__carry__0_i_2__3/O
                         net (fo=5, routed)           1.189    24.600    design_alu_i/ALU_0/inst/p_0_in1_in__4[4]
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.124    24.724 r  design_alu_i/ALU_0/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    24.724    design_alu_i/ALU_0/inst/i__carry_i_6_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.122 r  design_alu_i/ALU_0/inst/div_out0_inferred__4/i__carry/CO[3]
                         net (fo=13, routed)          1.517    26.639    design_alu_i/ALU_0/inst/mult_inst/p_1_out[1]
    SLICE_X46Y83         LUT6 (Prop_lut6_I4_O)        0.124    26.763 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    26.928    design_alu_i/ALU_0/inst/mult_inst/RESULT[1]_INST_0_i_2_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    27.052 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[1]_INST_0/O
                         net (fo=1, routed)           0.745    27.797    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X36Y84         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.473     2.652    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y84         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.741ns  (logic 7.199ns (29.098%)  route 17.542ns (70.902%))
  Logic Levels:           23  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.024 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.941    13.965    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_5
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.302    14.267 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15/O
                         net (fo=1, routed)           0.665    14.932    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0/O
                         net (fo=7, routed)           1.136    16.192    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.316 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000    16.316    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.956 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    17.772    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0_n_4
    SLICE_X46Y89         LUT5 (Prop_lut5_I4_O)        0.306    18.078 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1/O
                         net (fo=5, routed)           0.681    18.759    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__9/O
                         net (fo=1, routed)           0.000    18.883    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__9_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.131 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0/O[2]
                         net (fo=2, routed)           0.743    19.874    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0_n_5
    SLICE_X41Y90         LUT5 (Prop_lut5_I1_O)        0.302    20.176 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__1/O
                         net (fo=6, routed)           0.680    20.857    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__1_n_0
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.124    20.981 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__10/O
                         net (fo=1, routed)           0.000    20.981    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.211 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0/O[1]
                         net (fo=3, routed)           0.965    22.176    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0_n_6
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.334    22.510 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.815    23.325    design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_7_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.332    23.657 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_1/O
                         net (fo=3, routed)           0.489    24.145    design_alu_i/ALU_0/inst/mult_inst/p[13]
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    24.701 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_16/O[2]
                         net (fo=1, routed)           0.957    25.658    design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_16_n_5
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.330    25.988 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.645    26.633    design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0_i_3_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.326    26.959 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0/O
                         net (fo=1, routed)           0.727    27.686    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X36Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.479     2.658    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.926ns  (logic 7.057ns (29.495%)  route 16.869ns (70.505%))
  Logic Levels:           23  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.024 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.941    13.965    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_5
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.302    14.267 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15/O
                         net (fo=1, routed)           0.665    14.932    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0/O
                         net (fo=7, routed)           1.136    16.192    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.316 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000    16.316    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.956 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    17.772    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0_n_4
    SLICE_X46Y89         LUT5 (Prop_lut5_I4_O)        0.306    18.078 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1/O
                         net (fo=5, routed)           0.681    18.759    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__9/O
                         net (fo=1, routed)           0.000    18.883    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__9_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.131 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0/O[2]
                         net (fo=2, routed)           0.743    19.874    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0_n_5
    SLICE_X41Y90         LUT5 (Prop_lut5_I1_O)        0.302    20.176 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__1/O
                         net (fo=6, routed)           0.680    20.857    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__1_n_0
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.124    20.981 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__10/O
                         net (fo=1, routed)           0.000    20.981    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.211 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0/O[1]
                         net (fo=3, routed)           0.965    22.176    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0_n_6
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.334    22.510 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.815    23.325    design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_7_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.332    23.657 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_1/O
                         net (fo=3, routed)           0.361    24.017    design_alu_i/ALU_0/inst/mult_inst/p[13]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    24.424 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0/O[1]
                         net (fo=1, routed)           0.995    25.420    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0_n_6
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.332    25.752 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.788    26.540    design_alu_i/ALU_0/inst/mult_inst/RESULT[11]_INST_0_i_2_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I3_O)        0.331    26.871 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[11]_INST_0/O
                         net (fo=1, routed)           0.000    26.871    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X37Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.476     2.655    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.278ns  (logic 6.111ns (27.431%)  route 16.167ns (72.569%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.024 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.941    13.965    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_5
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.302    14.267 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15/O
                         net (fo=1, routed)           0.665    14.932    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_15_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0/O
                         net (fo=7, routed)           1.136    16.192    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__0_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.316 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000    16.316    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__8_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.956 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    17.772    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i__carry__0_n_4
    SLICE_X46Y89         LUT5 (Prop_lut5_I4_O)        0.306    18.078 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1/O
                         net (fo=5, routed)           0.681    18.759    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__1_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__9/O
                         net (fo=1, routed)           0.000    18.883    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__9_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.131 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0/O[2]
                         net (fo=2, routed)           0.743    19.874    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__0_n_5
    SLICE_X41Y90         LUT5 (Prop_lut5_I1_O)        0.302    20.176 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__1/O
                         net (fo=6, routed)           0.680    20.857    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__1_n_0
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.124    20.981 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__10/O
                         net (fo=1, routed)           0.000    20.981    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_3__10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.211 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0/O[1]
                         net (fo=3, routed)           0.965    22.176    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0_n_6
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.334    22.510 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.815    23.325    design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_7_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.332    23.657 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0_i_1/O
                         net (fo=3, routed)           0.961    24.617    design_alu_i/ALU_0/inst/mult_inst/p[13]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.741 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0/O
                         net (fo=1, routed)           0.481    25.223    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X37Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.478     2.657    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.535ns  (logic 5.904ns (27.416%)  route 15.631ns (72.584%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.671 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.670    13.341    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.303    13.644 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_16/O
                         net (fo=1, routed)           0.633    14.277    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_16_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.401 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           1.158    15.558    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X45Y89         LUT5 (Prop_lut5_I0_O)        0.124    15.682 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.682    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.929 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           1.124    17.053    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.299    17.352 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__11/O
                         net (fo=1, routed)           0.000    17.352    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__11_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.600 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry/O[3]
                         net (fo=1, routed)           0.680    18.280    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry_n_4
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.306    18.586 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.282    18.868    design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_6_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.992 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_4/O
                         net (fo=7, routed)           0.999    19.991    design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_4_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    20.115 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000    20.115    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_2__11_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.467 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry/O[3]
                         net (fo=3, routed)           1.255    21.722    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry_n_4
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.307    22.029 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    22.029    design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_5_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.277 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_3/O[2]
                         net (fo=1, routed)           0.600    22.876    design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_3_n_5
    SLICE_X39Y87         LUT5 (Prop_lut5_I1_O)        0.328    23.204 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.436    23.641    design_alu_i/ALU_0/inst/mult_inst/RESULT[8]_INST_0_i_1_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.326    23.967 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[8]_INST_0/O
                         net (fo=1, routed)           0.513    24.480    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X35Y90         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.478     2.657    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.510ns  (logic 5.980ns (27.802%)  route 15.530ns (72.198%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.651     2.945    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=34, routed)          2.563     5.964    design_alu_i/ALU_0/inst/mult_inst/A[3]
    SLICE_X43Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.275     6.363    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9_n_0
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.124     6.487 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=16, routed)          1.794     8.281    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.405 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.405    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_6__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.653 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.866     9.519    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X49Y85         LUT5 (Prop_lut5_I1_O)        0.302     9.821 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=5, routed)           0.685    10.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.043 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=3, routed)           1.099    12.142    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.302    12.444 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    12.444    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.671 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.670    13.341    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.303    13.644 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_16/O
                         net (fo=1, routed)           0.633    14.277    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_16_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.401 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           1.158    15.558    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X45Y89         LUT5 (Prop_lut5_I0_O)        0.124    15.682 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.682    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.929 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           1.124    17.053    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.299    17.352 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__11/O
                         net (fo=1, routed)           0.000    17.352    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__11_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.600 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry/O[3]
                         net (fo=1, routed)           0.680    18.280    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry_n_4
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.306    18.586 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.282    18.868    design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_6_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.992 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_4/O
                         net (fo=7, routed)           0.999    19.991    design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_4_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    20.115 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000    20.115    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_2__11_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.467 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry/O[3]
                         net (fo=3, routed)           1.255    21.722    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry_n_4
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.307    22.029 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    22.029    design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_5_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.381 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.416    22.796    design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_3_n_4
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.300    23.096 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.436    23.533    design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0_i_1_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.326    23.859 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0/O
                         net (fo=1, routed)           0.596    24.455    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X33Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.476     2.655    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.457%)  route 0.575ns (75.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.556     0.892    design_alu_i/axi_gpio_B/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.387     1.420    design_alu_i/ALU_0/inst/mult_inst/B[7]
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.465 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[10]_INST_0/O
                         net (fo=1, routed)           0.187     1.652    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X37Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.823     1.189    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.231ns (27.790%)  route 0.600ns (72.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.548     0.884    design_alu_i/axi_gpio_opcode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=19, routed)          0.235     1.259    design_alu_i/ALU_0/inst/mult_inst/opcode[1]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3/O
                         net (fo=8, routed)           0.365     1.670    design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.715 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.715    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X37Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.822     1.188    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.060%)  route 0.623ns (72.940%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.548     0.884    design_alu_i/axi_gpio_opcode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=19, routed)          0.235     1.259    design_alu_i/ALU_0/inst/mult_inst/opcode[1]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3/O
                         net (fo=8, routed)           0.278     1.582    design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.627 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0/O
                         net (fo=1, routed)           0.110     1.737    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X36Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.823     1.189    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.047%)  route 0.623ns (72.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.548     0.884    design_alu_i/axi_gpio_opcode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=19, routed)          0.235     1.259    design_alu_i/ALU_0/inst/mult_inst/opcode[1]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3/O
                         net (fo=8, routed)           0.195     1.499    design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.544 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[8]_INST_0/O
                         net (fo=1, routed)           0.194     1.738    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X35Y90         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.824     1.190    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.106%)  route 0.658ns (75.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.556     0.892    design_alu_i/axi_gpio_B/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_alu_i/axi_gpio_B/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=72, routed)          0.384     1.440    design_alu_i/ALU_0/inst/mult_inst/B[6]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.485 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[12]_INST_0/O
                         net (fo=1, routed)           0.274     1.759    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X36Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.824     1.190    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.291%)  route 0.648ns (73.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.548     0.884    design_alu_i/axi_gpio_opcode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=19, routed)          0.235     1.259    design_alu_i/ALU_0/inst/mult_inst/opcode[1]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3/O
                         net (fo=8, routed)           0.187     1.491    design_alu_i/ALU_0/inst/mult_inst/RESULT[15]_INST_0_i_3_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.536 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[9]_INST_0/O
                         net (fo=1, routed)           0.226     1.762    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X33Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.823     1.189    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.231ns (25.113%)  route 0.689ns (74.887%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.548     0.884    design_alu_i/axi_gpio_opcode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=12, routed)          0.340     1.365    design_alu_i/ALU_0/inst/mult_inst/opcode[0]
    SLICE_X42Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.410 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[3]_INST_0_i_4/O
                         net (fo=9, routed)           0.195     1.604    design_alu_i/ALU_0/inst/mult_inst/opcode_1_sn_1
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.649 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[3]_INST_0/O
                         net (fo=1, routed)           0.154     1.803    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X41Y87         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.820     1.186    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.231ns (24.333%)  route 0.718ns (75.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.548     0.884    design_alu_i/axi_gpio_opcode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=19, routed)          0.451     1.476    design_alu_i/ALU_0/inst/mult_inst/opcode[1]
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.521 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.050     1.571    design_alu_i/ALU_0/inst/mult_inst/RESULT[0]_INST_0_i_1_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.616 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[0]_INST_0/O
                         net (fo=1, routed)           0.217     1.833    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X45Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.817     1.183    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.231ns (23.502%)  route 0.752ns (76.498%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.548     0.884    design_alu_i/axi_gpio_opcode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  design_alu_i/axi_gpio_opcode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=19, routed)          0.236     1.260    design_alu_i/ALU_0/inst/mult_inst/opcode[1]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.305 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.281     1.586    design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0_i_1_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.631 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[7]_INST_0/O
                         net (fo=1, routed)           0.236     1.866    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X32Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.823     1.189    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.384ns (39.070%)  route 0.599ns (60.930%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.556     0.892    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=44, routed)          0.233     1.288    design_alu_i/ALU_0/inst/mult_inst/A[7]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.333 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     1.333    design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_2__3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.403 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.175     1.579    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__1_n_7
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.105     1.684 r  design_alu_i/ALU_0/inst/mult_inst/RESULT[13]_INST_0/O
                         net (fo=1, routed)           0.191     1.874    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X36Y89         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.822     1.188    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





