Protel Design System Design Rule Check
PCB File : F:\faded away\BISS0001\PCB_Project\PCB22.PcbDoc
Date     : 2019/4/13 ÐÇÆÚÁù
Time     : 12:30:11

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=40mil) (Preferred=40mil) (InNetClass('power'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1354.606mil,523.032mil) on Top Overlay And Pad C1-2(1305mil,541.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1255.394mil,523.032mil) on Top Overlay And Pad C1-2(1305mil,541.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1251.968mil,753.504mil) on Top Overlay And Pad C2-2(1233.661mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1251.968mil,816.496mil) on Top Overlay And Pad C2-2(1233.661mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1115.354mil,945mil) on Top Overlay And Pad C3-2(1100mil,959.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1084.646mil,945mil) on Top Overlay And Pad C3-2(1100mil,959.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.315mil,502.146mil) on Top Overlay And Pad C4-2(1114.685mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.315mil,532.854mil) on Top Overlay And Pad C4-2(1114.685mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (160.748mil,507.645mil) on Top Overlay And Pad C5-2(175.118mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (160.748mil,538.354mil) on Top Overlay And Pad C5-2(175.118mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (160.748mil,425.645mil) on Top Overlay And Pad C6-2(175.118mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (160.748mil,456.354mil) on Top Overlay And Pad C6-2(175.118mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1089.646mil,224.685mil) on Top Overlay And Pad C7-2(1105mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1120.354mil,224.685mil) on Top Overlay And Pad C7-2(1105mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1280.354mil,945.315mil) on Top Overlay And Pad R1-2(1265mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1249.646mil,945.315mil) on Top Overlay And Pad R1-2(1265mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1200.354mil,945.315mil) on Top Overlay And Pad R2-2(1185mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1169.646mil,945.315mil) on Top Overlay And Pad R2-2(1185mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.315mil,579.646mil) on Top Overlay And Pad R3-2(1114.685mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.315mil,610.354mil) on Top Overlay And Pad R3-2(1114.685mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1189.685mil,700.354mil) on Top Overlay And Pad R4-2(1175.315mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1189.685mil,669.646mil) on Top Overlay And Pad R4-2(1175.315mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (259.37mil,725.354mil) on Top Overlay And Pad R5-2(245mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (259.37mil,694.646mil) on Top Overlay And Pad R5-2(245mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (254.685mil,640.354mil) on Top Overlay And Pad R6-2(240.315mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (254.685mil,609.646mil) on Top Overlay And Pad R6-2(240.315mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (249.685mil,380.354mil) on Top Overlay And Pad R7-2(235.315mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (249.685mil,349.646mil) on Top Overlay And Pad R7-2(235.315mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.315mil,424.646mil) on Top Overlay And Pad R8-2(1114.685mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.315mil,455.354mil) on Top Overlay And Pad R8-2(1114.685mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1174.646mil,224.685mil) on Top Overlay And Pad R9-2(1190mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1205.354mil,224.685mil) on Top Overlay And Pad R9-2(1190mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (249.685mil,270.354mil) on Top Overlay And Pad R10-2(235.315mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (249.685mil,239.646mil) on Top Overlay And Pad R10-2(235.315mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1095.315mil,334.646mil) on Top Overlay And Pad R13-2(1109.685mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1095.315mil,365.354mil) on Top Overlay And Pad R13-2(1109.685mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.895mil < 10mil) Between Track (486.575mil,98.583mil)(486.575mil,171.417mil) on Top Overlay And Pad R11-1(518.071mil,135mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.895mil < 10mil) Between Track (683.425mil,106.26mil)(683.425mil,174.37mil) on Top Overlay And Pad R11-2(651.929mil,135mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (733.268mil,53.346mil)(1019.685mil,53.346mil) on Top Overlay And Pad R12-3(973.425mil,91.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Track (733.268mil,53.346mil)(733.268mil,241.339mil) on Top Overlay And Pad R12-1(776.575mil,91.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (733.268mil,53.346mil)(1019.685mil,53.346mil) on Top Overlay And Pad R12-1(776.575mil,91.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.86mil < 10mil) Between Track (733.268mil,241.339mil)(1019.685mil,241.339mil) on Top Overlay And Pad R12-2(875mil,200mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5" (155.685mil,770mil) on Top Overlay And Pad P3-3(210mil,815mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.646mil,635.433mil)(1239.646mil,692.717mil) on Top Overlay And Pad C1-1(1305mil,658.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1370.354mil,635.433mil)(1370.354mil,692.717mil) on Top Overlay And Pad C1-1(1305mil,658.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.646mil,692.717mil)(1370.354mil,692.717mil) on Top Overlay And Pad C1-1(1305mil,658.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.646mil,523.032mil)(1239.646mil,564.567mil) on Top Overlay And Pad C1-2(1305mil,541.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1370.354mil,523.032mil)(1370.354mil,564.567mil) on Top Overlay And Pad C1-2(1305mil,541.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1255.394mil,507.284mil)(1354.606mil,507.284mil) on Top Overlay And Pad C1-2(1305mil,541.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "P1" (1249mil,496mil) on Top Overlay And Pad C1-2(1305mil,541.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C1" (1241mil,722mil) on Top Overlay And Pad C2-2(1233.661mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1214.37mil,737.756mil)(1251.968mil,737.756mil) on Top Overlay And Pad C2-2(1233.661mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1214.37mil,832.244mil)(1251.968mil,832.244mil) on Top Overlay And Pad C2-2(1233.661mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1267.716mil,753.504mil)(1267.716mil,816.496mil) on Top Overlay And Pad C2-2(1233.661mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1082.283mil,737.756mil)(1082.283mil,832.244mil) on Top Overlay And Pad C2-1(1116.339mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4" (1086mil,745mil) on Top Overlay And Pad C2-1(1116.339mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1082.283mil,737.756mil)(1135.63mil,737.756mil) on Top Overlay And Pad C2-1(1116.339mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1082.283mil,832.244mil)(1135.63mil,832.244mil) on Top Overlay And Pad C2-1(1116.339mil,785mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1084.646mil,929.252mil)(1115.354mil,929.252mil) on Top Overlay And Pad C3-2(1100mil,959.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1068.898mil,945mil)(1068.898mil,973.937mil) on Top Overlay And Pad C3-2(1100mil,959.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1131.102mil,945mil)(1131.102mil,973.937mil) on Top Overlay And Pad C3-2(1100mil,959.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1068.898mil,1005.433mil)(1068.898mil,1050.118mil) on Top Overlay And Pad C3-1(1100mil,1020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1131.102mil,1005.433mil)(1131.102mil,1050.118mil) on Top Overlay And Pad C3-1(1100mil,1020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1068.898mil,1050.118mil)(1131.102mil,1050.118mil) on Top Overlay And Pad C3-1(1100mil,1020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1084.567mil,502.146mil)(1084.567mil,532.854mil) on Top Overlay And Pad C4-2(1114.685mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R8" (1086mil,500mil) on Top Overlay And Pad C4-2(1114.685mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.315mil,486.398mil)(1129.252mil,486.398mil) on Top Overlay And Pad C4-2(1114.685mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.315mil,548.602mil)(1129.252mil,548.602mil) on Top Overlay And Pad C4-2(1114.685mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1205.433mil,486.398mil)(1205.433mil,548.602mil) on Top Overlay And Pad C4-1(1175.315mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,486.398mil)(1205.433mil,486.398mil) on Top Overlay And Pad C4-1(1175.315mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,548.602mil)(1205.433mil,548.602mil) on Top Overlay And Pad C4-1(1175.315mil,517.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (145mil,507.645mil)(145mil,538.354mil) on Top Overlay And Pad C5-2(175.118mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C6" (146.433mil,501mil) on Top Overlay And Pad C5-2(175.118mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (160.748mil,491.897mil)(189.685mil,491.897mil) on Top Overlay And Pad C5-2(175.118mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (160.748mil,554.102mil)(189.685mil,554.102mil) on Top Overlay And Pad C5-2(175.118mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (265.866mil,491.897mil)(265.866mil,554.102mil) on Top Overlay And Pad C5-1(235.748mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.181mil,491.897mil)(265.866mil,491.897mil) on Top Overlay And Pad C5-1(235.748mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.181mil,554.102mil)(265.866mil,554.102mil) on Top Overlay And Pad C5-1(235.748mil,523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (145mil,425.645mil)(145mil,456.354mil) on Top Overlay And Pad C6-2(175.118mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (160.748mil,409.897mil)(189.685mil,409.897mil) on Top Overlay And Pad C6-2(175.118mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R7" (146mil,425mil) on Top Overlay And Pad C6-2(175.118mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (160.748mil,472.102mil)(189.685mil,472.102mil) on Top Overlay And Pad C6-2(175.118mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (265.866mil,409.897mil)(265.866mil,472.102mil) on Top Overlay And Pad C6-1(235.748mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.181mil,409.897mil)(265.866mil,409.897mil) on Top Overlay And Pad C6-1(235.748mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.181mil,472.102mil)(265.866mil,472.102mil) on Top Overlay And Pad C6-1(235.748mil,441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1073.898mil,195.748mil)(1073.898mil,224.685mil) on Top Overlay And Pad C7-2(1105mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1136.102mil,195.748mil)(1136.102mil,224.685mil) on Top Overlay And Pad C7-2(1105mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1089.646mil,240.433mil)(1120.354mil,240.433mil) on Top Overlay And Pad C7-2(1105mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1073.898mil,119.567mil)(1073.898mil,164.252mil) on Top Overlay And Pad C7-1(1105mil,149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1136.102mil,119.567mil)(1136.102mil,164.252mil) on Top Overlay And Pad C7-1(1105mil,149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1073.898mil,119.567mil)(1136.102mil,119.567mil) on Top Overlay And Pad C7-1(1105mil,149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1233.898mil,945.315mil)(1233.898mil,974.252mil) on Top Overlay And Pad R1-2(1265mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1296.102mil,945.315mil)(1296.102mil,974.252mil) on Top Overlay And Pad R1-2(1265mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1249.646mil,929.567mil)(1280.354mil,929.567mil) on Top Overlay And Pad R1-2(1265mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1233.898mil,1005.748mil)(1233.898mil,1050.433mil) on Top Overlay And Pad R1-1(1265mil,1020.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1296.102mil,1005.748mil)(1296.102mil,1050.433mil) on Top Overlay And Pad R1-1(1265mil,1020.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1233.898mil,1050.433mil)(1296.102mil,1050.433mil) on Top Overlay And Pad R1-1(1265mil,1020.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1153.898mil,945.315mil)(1153.898mil,974.252mil) on Top Overlay And Pad R2-2(1185mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1216.102mil,945.315mil)(1216.102mil,974.252mil) on Top Overlay And Pad R2-2(1185mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1169.646mil,929.567mil)(1200.354mil,929.567mil) on Top Overlay And Pad R2-2(1185mil,959.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1153.898mil,1005.748mil)(1153.898mil,1050.433mil) on Top Overlay And Pad R2-1(1185mil,1020.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1216.102mil,1005.748mil)(1216.102mil,1050.433mil) on Top Overlay And Pad R2-1(1185mil,1020.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1153.898mil,1050.433mil)(1216.102mil,1050.433mil) on Top Overlay And Pad R2-1(1185mil,1020.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1084.567mil,579.646mil)(1084.567mil,610.354mil) on Top Overlay And Pad R3-2(1114.685mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (1086mil,578mil) on Top Overlay And Pad R3-2(1114.685mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.315mil,563.898mil)(1129.252mil,563.898mil) on Top Overlay And Pad R3-2(1114.685mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.315mil,626.102mil)(1129.252mil,626.102mil) on Top Overlay And Pad R3-2(1114.685mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1205.433mil,563.898mil)(1205.433mil,626.102mil) on Top Overlay And Pad R3-1(1175.315mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,563.898mil)(1205.433mil,563.898mil) on Top Overlay And Pad R3-1(1175.315mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,626.102mil)(1205.433mil,626.102mil) on Top Overlay And Pad R3-1(1175.315mil,595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,653.898mil)(1189.685mil,653.898mil) on Top Overlay And Pad R4-2(1175.315mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,716.102mil)(1189.685mil,716.102mil) on Top Overlay And Pad R4-2(1175.315mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1205.433mil,669.646mil)(1205.433mil,700.354mil) on Top Overlay And Pad R4-2(1175.315mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1084.567mil,653.898mil)(1084.567mil,716.102mil) on Top Overlay And Pad R4-1(1114.685mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (1086mil,655mil) on Top Overlay And Pad R4-1(1114.685mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1084.567mil,653.898mil)(1129.252mil,653.898mil) on Top Overlay And Pad R4-1(1114.685mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1084.567mil,716.102mil)(1129.252mil,716.102mil) on Top Overlay And Pad R4-1(1114.685mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.118mil,694.646mil)(275.118mil,725.354mil) on Top Overlay And Pad R5-2(245mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (230.433mil,678.898mil)(259.37mil,678.898mil) on Top Overlay And Pad R5-2(245mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (230.433mil,741.102mil)(259.37mil,741.102mil) on Top Overlay And Pad R5-2(245mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (154.252mil,678.898mil)(154.252mil,741.102mil) on Top Overlay And Pad R5-1(184.37mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R6" (151mil,685mil) on Top Overlay And Pad R5-1(184.37mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (154.252mil,678.898mil)(198.937mil,678.898mil) on Top Overlay And Pad R5-1(184.37mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (154.252mil,741.102mil)(198.937mil,741.102mil) on Top Overlay And Pad R5-1(184.37mil,710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (270.433mil,609.646mil)(270.433mil,640.354mil) on Top Overlay And Pad R6-2(240.315mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (225.748mil,593.898mil)(254.685mil,593.898mil) on Top Overlay And Pad R6-2(240.315mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (225.748mil,656.102mil)(254.685mil,656.102mil) on Top Overlay And Pad R6-2(240.315mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (149.567mil,593.898mil)(149.567mil,656.102mil) on Top Overlay And Pad R6-1(179.685mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C5" (146.433mil,583mil) on Top Overlay And Pad R6-1(179.685mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (149.567mil,593.898mil)(194.252mil,593.898mil) on Top Overlay And Pad R6-1(179.685mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (149.567mil,656.102mil)(194.252mil,656.102mil) on Top Overlay And Pad R6-1(179.685mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (265.433mil,349.646mil)(265.433mil,380.354mil) on Top Overlay And Pad R7-2(235.315mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.748mil,333.897mil)(249.685mil,333.897mil) on Top Overlay And Pad R7-2(235.315mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.748mil,396.102mil)(249.685mil,396.102mil) on Top Overlay And Pad R7-2(235.315mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (144.567mil,333.898mil)(144.567mil,396.102mil) on Top Overlay And Pad R7-1(174.685mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (144.567mil,333.898mil)(189.252mil,333.898mil) on Top Overlay And Pad R7-1(174.685mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (144.567mil,396.102mil)(189.252mil,396.102mil) on Top Overlay And Pad R7-1(174.685mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Text "R10" (146mil,315mil) on Top Overlay And Pad R7-1(174.685mil,365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1084.567mil,424.646mil)(1084.567mil,455.354mil) on Top Overlay And Pad R8-2(1114.685mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R13" (1081mil,410mil) on Top Overlay And Pad R8-2(1114.685mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.315mil,408.898mil)(1129.252mil,408.898mil) on Top Overlay And Pad R8-2(1114.685mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.315mil,471.103mil)(1129.252mil,471.103mil) on Top Overlay And Pad R8-2(1114.685mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1205.433mil,408.898mil)(1205.433mil,471.102mil) on Top Overlay And Pad R8-1(1175.315mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,408.898mil)(1205.433mil,408.898mil) on Top Overlay And Pad R8-1(1175.315mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.748mil,471.102mil)(1205.433mil,471.102mil) on Top Overlay And Pad R8-1(1175.315mil,440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1158.898mil,195.748mil)(1158.898mil,224.685mil) on Top Overlay And Pad R9-2(1190mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1221.102mil,195.748mil)(1221.102mil,224.685mil) on Top Overlay And Pad R9-2(1190mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1174.646mil,240.433mil)(1205.354mil,240.433mil) on Top Overlay And Pad R9-2(1190mil,210.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1158.898mil,119.567mil)(1158.898mil,164.252mil) on Top Overlay And Pad R9-1(1190mil,149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1221.102mil,119.567mil)(1221.102mil,164.252mil) on Top Overlay And Pad R9-1(1190mil,149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1158.898mil,119.567mil)(1221.102mil,119.567mil) on Top Overlay And Pad R9-1(1190mil,149.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (265.433mil,239.646mil)(265.433mil,270.354mil) on Top Overlay And Pad R10-2(235.315mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.748mil,286.102mil)(249.685mil,286.102mil) on Top Overlay And Pad R10-2(235.315mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.748mil,223.898mil)(249.685mil,223.898mil) on Top Overlay And Pad R10-2(235.315mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (144.567mil,223.898mil)(144.567mil,286.102mil) on Top Overlay And Pad R10-1(174.685mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (144.567mil,286.102mil)(189.252mil,286.102mil) on Top Overlay And Pad R10-1(174.685mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (144.567mil,223.898mil)(189.252mil,223.898mil) on Top Overlay And Pad R10-1(174.685mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "P2" (136mil,229mil) on Top Overlay And Pad R10-1(174.685mil,255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1079.567mil,334.646mil)(1079.567mil,365.354mil) on Top Overlay And Pad R13-2(1109.685mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1095.315mil,318.898mil)(1124.252mil,318.898mil) on Top Overlay And Pad R13-2(1109.685mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1095.315mil,381.103mil)(1124.252mil,381.103mil) on Top Overlay And Pad R13-2(1109.685mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1200.433mil,318.898mil)(1200.433mil,381.102mil) on Top Overlay And Pad R13-1(1170.315mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1155.748mil,318.898mil)(1200.433mil,318.898mil) on Top Overlay And Pad R13-1(1170.315mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1155.748mil,381.102mil)(1200.433mil,381.102mil) on Top Overlay And Pad R13-1(1170.315mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :164

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P1" (1249mil,496mil) on Top Overlay And Arc (1255.394mil,523.032mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (1241mil,722mil) on Top Overlay And Arc (1251.968mil,753.504mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (1086mil,500mil) on Top Overlay And Arc (1100.315mil,502.146mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.555mil < 10mil) Between Text "R8" (1086mil,500mil) on Top Overlay And Arc (1100.315mil,532.854mil) on Top Overlay Silk Text to Silk Clearance [1.555mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (146.433mil,501mil) on Top Overlay And Arc (160.748mil,507.645mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.134mil < 10mil) Between Text "C6" (146.433mil,501mil) on Top Overlay And Arc (160.748mil,538.354mil) on Top Overlay Silk Text to Silk Clearance [7.134mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (146mil,425mil) on Top Overlay And Arc (160.748mil,425.645mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.003mil < 10mil) Between Text "R7" (146mil,425mil) on Top Overlay And Arc (160.748mil,456.354mil) on Top Overlay Silk Text to Silk Clearance [0.003mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (1086mil,578mil) on Top Overlay And Arc (1100.315mil,579.646mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.812mil < 10mil) Between Text "C4" (1086mil,578mil) on Top Overlay And Arc (1100.315mil,610.354mil) on Top Overlay Silk Text to Silk Clearance [2.812mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (1081mil,410mil) on Top Overlay And Arc (1100.315mil,424.646mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.137mil < 10mil) Between Text "P1" (1249mil,496mil) on Top Overlay And Track (1239.646mil,523.032mil)(1239.646mil,564.567mil) on Top Overlay Silk Text to Silk Clearance [3.137mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P1" (1249mil,496mil) on Top Overlay And Track (1255.394mil,507.284mil)(1354.606mil,507.284mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1086mil,745mil) on Top Overlay And Track (1082.283mil,737.756mil)(1082.283mil,832.244mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.517mil < 10mil) Between Text "C1" (1241mil,722mil) on Top Overlay And Track (1267.716mil,753.504mil)(1267.716mil,816.496mil) on Top Overlay Silk Text to Silk Clearance [0.517mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (1241mil,722mil) on Top Overlay And Track (1214.37mil,737.756mil)(1251.968mil,737.756mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.807mil < 10mil) Between Text "R4" (1086mil,745mil) on Top Overlay And Track (1082.283mil,737.756mil)(1135.63mil,737.756mil) on Top Overlay Silk Text to Silk Clearance [0.807mil]
   Violation between Silk To Silk Clearance Constraint: (7.165mil < 10mil) Between Text "R8" (1086mil,500mil) on Top Overlay And Track (1100.315mil,486.398mil)(1129.252mil,486.398mil) on Top Overlay Silk Text to Silk Clearance [7.165mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (1086mil,500mil) on Top Overlay And Track (1084.567mil,502.146mil)(1084.567mil,532.854mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.666mil < 10mil) Between Text "C6" (146.433mil,501mil) on Top Overlay And Track (160.748mil,491.897mil)(189.685mil,491.897mil) on Top Overlay Silk Text to Silk Clearance [2.666mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (146.433mil,501mil) on Top Overlay And Track (145mil,507.645mil)(145mil,538.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.666mil < 10mil) Between Text "R7" (146mil,425mil) on Top Overlay And Track (160.748mil,409.897mil)(189.685mil,409.897mil) on Top Overlay Silk Text to Silk Clearance [8.666mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (146mil,425mil) on Top Overlay And Track (145mil,425.645mil)(145mil,456.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.665mil < 10mil) Between Text "C4" (1086mil,578mil) on Top Overlay And Track (1100.315mil,563.898mil)(1129.252mil,563.898mil) on Top Overlay Silk Text to Silk Clearance [7.665mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (1086mil,578mil) on Top Overlay And Track (1084.567mil,579.646mil)(1084.567mil,610.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (1086mil,655mil) on Top Overlay And Track (1084.567mil,653.898mil)(1129.252mil,653.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (1086mil,655mil) on Top Overlay And Track (1084.567mil,653.898mil)(1084.567mil,716.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (151mil,685mil) on Top Overlay And Track (154.252mil,678.898mil)(198.937mil,678.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (151mil,685mil) on Top Overlay And Track (154.252mil,678.898mil)(154.252mil,741.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (146.433mil,583mil) on Top Overlay And Track (149.567mil,593.898mil)(194.252mil,593.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (146.433mil,583mil) on Top Overlay And Track (149.567mil,593.898mil)(149.567mil,656.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (146mil,315mil) on Top Overlay And Track (144.567mil,333.898mil)(189.252mil,333.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.832mil < 10mil) Between Text "R10" (146mil,315mil) on Top Overlay And Track (220.748mil,333.897mil)(249.685mil,333.897mil) on Top Overlay Silk Text to Silk Clearance [5.832mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (146mil,315mil) on Top Overlay And Track (144.567mil,333.898mil)(144.567mil,396.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (1081mil,410mil) on Top Overlay And Track (1100.315mil,408.898mil)(1129.252mil,408.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (1081mil,410mil) on Top Overlay And Track (1084.567mil,424.646mil)(1084.567mil,455.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (136mil,229mil) on Top Overlay And Track (144.567mil,223.898mil)(189.252mil,223.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (136mil,229mil) on Top Overlay And Track (144.567mil,223.898mil)(144.567mil,286.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.551mil < 10mil) Between Text "R11" (490mil,249mil) on Top Overlay And Track (480mil,275mil)(480mil,1075mil) on Top Overlay Silk Text to Silk Clearance [2.551mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (490mil,249mil) on Top Overlay And Track (480mil,275mil)(910mil,275mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (736mil,268mil) on Top Overlay And Track (480mil,275mil)(910mil,275mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (155.685mil,770mil) on Top Overlay And Track (160mil,765mil)(260mil,765mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (155.685mil,770mil) on Top Overlay And Track (160mil,765mil)(160mil,1065mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :43

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 207
Time Elapsed        : 00:00:01