0.7
2020.2
Oct 13 2023
20:47:58
F:/VIVADO_CLASS/20240521_SV_adder/20240521_SV_Adder.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,uvm,,,,,,
F:/VIVADO_CLASS/20240521_SV_adder/20240521_SV_Adder.srcs/sim_1/new/tb_adder.sv,1716293091,systemVerilog,,,,$unit_tb_adder_sv;adder_intf;tb_adder,,uvm,,,,,,
F:/VIVADO_CLASS/20240521_SV_adder/20240521_SV_Adder.srcs/sources_1/new/adder.v,1716258168,verilog,,,,adder,,uvm,,,,,,
