<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: SPI_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_a_l.html">STM8AL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling SPI module (SPI)  
 <a href="struct_s_p_i__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af5e538f25d648d5ef9686c0c91294942"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a993503b5fee92e4cf71e697eda78c210"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a993503b5fee92e4cf71e697eda78c210">CPHA</a>: 1</td></tr>
<tr class="memdesc:a993503b5fee92e4cf71e697eda78c210"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="#a993503b5fee92e4cf71e697eda78c210">More...</a><br /></td></tr>
<tr class="separator:a993503b5fee92e4cf71e697eda78c210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168ebdb6fa8e1948c2230984da07e9ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a168ebdb6fa8e1948c2230984da07e9ef">CPOL</a>: 1</td></tr>
<tr class="memdesc:a168ebdb6fa8e1948c2230984da07e9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="#a168ebdb6fa8e1948c2230984da07e9ef">More...</a><br /></td></tr>
<tr class="separator:a168ebdb6fa8e1948c2230984da07e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8524b2bc9bdc58c0a3c994cafed5b8ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a8524b2bc9bdc58c0a3c994cafed5b8ac">MSTR</a>: 1</td></tr>
<tr class="memdesc:a8524b2bc9bdc58c0a3c994cafed5b8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave selection.  <a href="#a8524b2bc9bdc58c0a3c994cafed5b8ac">More...</a><br /></td></tr>
<tr class="separator:a8524b2bc9bdc58c0a3c994cafed5b8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2928f70a1e8b5c5738ffa092298d2ba8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a2928f70a1e8b5c5738ffa092298d2ba8">BR</a>: 3</td></tr>
<tr class="memdesc:a2928f70a1e8b5c5738ffa092298d2ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baudrate control.  <a href="#a2928f70a1e8b5c5738ffa092298d2ba8">More...</a><br /></td></tr>
<tr class="separator:a2928f70a1e8b5c5738ffa092298d2ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd069cb7b2ae5fbf1ee870d68feb5f02"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#afd069cb7b2ae5fbf1ee870d68feb5f02">SPE</a>: 1</td></tr>
<tr class="memdesc:afd069cb7b2ae5fbf1ee870d68feb5f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable.  <a href="#afd069cb7b2ae5fbf1ee870d68feb5f02">More...</a><br /></td></tr>
<tr class="separator:afd069cb7b2ae5fbf1ee870d68feb5f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d0fe8dfb88953c02a28e814e6a6416"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a75d0fe8dfb88953c02a28e814e6a6416">LSBFIRST</a>: 1</td></tr>
<tr class="memdesc:a75d0fe8dfb88953c02a28e814e6a6416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame format.  <a href="#a75d0fe8dfb88953c02a28e814e6a6416">More...</a><br /></td></tr>
<tr class="separator:a75d0fe8dfb88953c02a28e814e6a6416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e538f25d648d5ef9686c0c91294942"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#af5e538f25d648d5ef9686c0c91294942">CR1</a></td></tr>
<tr class="memdesc:af5e538f25d648d5ef9686c0c91294942"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1 (SPI_CR1)  <a href="#af5e538f25d648d5ef9686c0c91294942">More...</a><br /></td></tr>
<tr class="separator:af5e538f25d648d5ef9686c0c91294942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1251aeed606d5c81a6611a008ecabde6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a96e548fce94850e08a5a535aeeb4b257"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a96e548fce94850e08a5a535aeeb4b257">SSI</a>: 1</td></tr>
<tr class="memdesc:a96e548fce94850e08a5a535aeeb4b257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal slave select.  <a href="#a96e548fce94850e08a5a535aeeb4b257">More...</a><br /></td></tr>
<tr class="separator:a96e548fce94850e08a5a535aeeb4b257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a0e284a1e97cd34ee548af6ef00f3c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a94a0e284a1e97cd34ee548af6ef00f3c">SSM</a>: 1</td></tr>
<tr class="memdesc:a94a0e284a1e97cd34ee548af6ef00f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software slave management.  <a href="#a94a0e284a1e97cd34ee548af6ef00f3c">More...</a><br /></td></tr>
<tr class="separator:a94a0e284a1e97cd34ee548af6ef00f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f60eb0d1d58a35376e4632795945497"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5f60eb0d1d58a35376e4632795945497">RXONLY</a>: 1</td></tr>
<tr class="memdesc:a5f60eb0d1d58a35376e4632795945497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive only.  <a href="#a5f60eb0d1d58a35376e4632795945497">More...</a><br /></td></tr>
<tr class="separator:a5f60eb0d1d58a35376e4632795945497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af067fd1b19c10c3e0c3e75cd5f5cbe1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#af067fd1b19c10c3e0c3e75cd5f5cbe1e">CRCNEXT</a>: 1</td></tr>
<tr class="memdesc:af067fd1b19c10c3e0c3e75cd5f5cbe1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit CRC next.  <a href="#af067fd1b19c10c3e0c3e75cd5f5cbe1e">More...</a><br /></td></tr>
<tr class="separator:af067fd1b19c10c3e0c3e75cd5f5cbe1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0826dee093ffdbdca33b0a75780100"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a4b0826dee093ffdbdca33b0a75780100">CRCEN</a>: 1</td></tr>
<tr class="memdesc:a4b0826dee093ffdbdca33b0a75780100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware CRC calculation enable.  <a href="#a4b0826dee093ffdbdca33b0a75780100">More...</a><br /></td></tr>
<tr class="separator:a4b0826dee093ffdbdca33b0a75780100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7d963428dcf0ad33163b2b8577e334"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#acb7d963428dcf0ad33163b2b8577e334">BDOE</a>: 1</td></tr>
<tr class="memdesc:acb7d963428dcf0ad33163b2b8577e334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input/Output enable in bidirectional mode.  <a href="#acb7d963428dcf0ad33163b2b8577e334">More...</a><br /></td></tr>
<tr class="separator:acb7d963428dcf0ad33163b2b8577e334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c95c6232ca57b050749576d9aff8da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a22c95c6232ca57b050749576d9aff8da">BDM</a>: 1</td></tr>
<tr class="memdesc:a22c95c6232ca57b050749576d9aff8da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bidirectional data mode enable.  <a href="#a22c95c6232ca57b050749576d9aff8da">More...</a><br /></td></tr>
<tr class="separator:a22c95c6232ca57b050749576d9aff8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1251aeed606d5c81a6611a008ecabde6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a1251aeed606d5c81a6611a008ecabde6">CR2</a></td></tr>
<tr class="memdesc:a1251aeed606d5c81a6611a008ecabde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2 (SPI_CR2)  <a href="#a1251aeed606d5c81a6611a008ecabde6">More...</a><br /></td></tr>
<tr class="separator:a1251aeed606d5c81a6611a008ecabde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91720442fa6a85f3f537ce0f5bcd2c5d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4ea5d2b0b651a297a615395b1395db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a2f4ea5d2b0b651a297a615395b1395db">WKIE</a>: 1</td></tr>
<tr class="memdesc:a2f4ea5d2b0b651a297a615395b1395db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup interrupt enable.  <a href="#a2f4ea5d2b0b651a297a615395b1395db">More...</a><br /></td></tr>
<tr class="separator:a2f4ea5d2b0b651a297a615395b1395db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecd8f70234846d5bdcf1602b8177c01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a9ecd8f70234846d5bdcf1602b8177c01">ERRIE</a>: 1</td></tr>
<tr class="memdesc:a9ecd8f70234846d5bdcf1602b8177c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#a9ecd8f70234846d5bdcf1602b8177c01">More...</a><br /></td></tr>
<tr class="separator:a9ecd8f70234846d5bdcf1602b8177c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c5b21f7fe08adef92b181a38919f0a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a44c5b21f7fe08adef92b181a38919f0a">RXIE</a>: 1</td></tr>
<tr class="memdesc:a44c5b21f7fe08adef92b181a38919f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx buffer not empty interrupt enable.  <a href="#a44c5b21f7fe08adef92b181a38919f0a">More...</a><br /></td></tr>
<tr class="separator:a44c5b21f7fe08adef92b181a38919f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01781446f5e1bb7018bf7e6b20c02045"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a01781446f5e1bb7018bf7e6b20c02045">TXIE</a>: 1</td></tr>
<tr class="memdesc:a01781446f5e1bb7018bf7e6b20c02045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx buffer empty interrupt enable.  <a href="#a01781446f5e1bb7018bf7e6b20c02045">More...</a><br /></td></tr>
<tr class="separator:a01781446f5e1bb7018bf7e6b20c02045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91720442fa6a85f3f537ce0f5bcd2c5d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a91720442fa6a85f3f537ce0f5bcd2c5d">ICR</a></td></tr>
<tr class="memdesc:a91720442fa6a85f3f537ce0f5bcd2c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register (SPI_ICR)  <a href="#a91720442fa6a85f3f537ce0f5bcd2c5d">More...</a><br /></td></tr>
<tr class="separator:a91720442fa6a85f3f537ce0f5bcd2c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172e2894d44595b0514ebda2c9671056"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>: 1</td></tr>
<tr class="memdesc:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer not empty.  <a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">More...</a><br /></td></tr>
<tr class="separator:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f0d9baea4a2a10febd38458a812707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>: 1</td></tr>
<tr class="memdesc:a99f0d9baea4a2a10febd38458a812707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty.  <a href="#a99f0d9baea4a2a10febd38458a812707">More...</a><br /></td></tr>
<tr class="separator:a99f0d9baea4a2a10febd38458a812707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20999088cb9f5e5fb957a19bd3c092f8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a20999088cb9f5e5fb957a19bd3c092f8">WKUP</a>: 1</td></tr>
<tr class="memdesc:a20999088cb9f5e5fb957a19bd3c092f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup flag.  <a href="#a20999088cb9f5e5fb957a19bd3c092f8">More...</a><br /></td></tr>
<tr class="separator:a20999088cb9f5e5fb957a19bd3c092f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad30b0dce2910c9062a530fff554731"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a7ad30b0dce2910c9062a530fff554731">CRCERR</a>: 1</td></tr>
<tr class="memdesc:a7ad30b0dce2910c9062a530fff554731"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC error flag.  <a href="#a7ad30b0dce2910c9062a530fff554731">More...</a><br /></td></tr>
<tr class="separator:a7ad30b0dce2910c9062a530fff554731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bb748212685198aea26b54cdb1e10d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#ac3bb748212685198aea26b54cdb1e10d">MODF</a>: 1</td></tr>
<tr class="memdesc:ac3bb748212685198aea26b54cdb1e10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault.  <a href="#ac3bb748212685198aea26b54cdb1e10d">More...</a><br /></td></tr>
<tr class="separator:ac3bb748212685198aea26b54cdb1e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f287c4bbe84b00de24450c01194209a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a3f287c4bbe84b00de24450c01194209a">OVR</a>: 1</td></tr>
<tr class="memdesc:a3f287c4bbe84b00de24450c01194209a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun flag.  <a href="#a3f287c4bbe84b00de24450c01194209a">More...</a><br /></td></tr>
<tr class="separator:a3f287c4bbe84b00de24450c01194209a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab312863d7f92b27a641cc09edaa6b9cd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#ab312863d7f92b27a641cc09edaa6b9cd">BSY</a>: 1</td></tr>
<tr class="memdesc:ab312863d7f92b27a641cc09edaa6b9cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy flag.  <a href="#ab312863d7f92b27a641cc09edaa6b9cd">More...</a><br /></td></tr>
<tr class="separator:ab312863d7f92b27a641cc09edaa6b9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172e2894d44595b0514ebda2c9671056"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a172e2894d44595b0514ebda2c9671056">SR</a></td></tr>
<tr class="memdesc:a172e2894d44595b0514ebda2c9671056"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register (SPI_SR)  <a href="#a172e2894d44595b0514ebda2c9671056">More...</a><br /></td></tr>
<tr class="separator:a172e2894d44595b0514ebda2c9671056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6088de995191a80c20ba90c2a4fb8271"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data.  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6088de995191a80c20ba90c2a4fb8271"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a6088de995191a80c20ba90c2a4fb8271">DR</a></td></tr>
<tr class="memdesc:a6088de995191a80c20ba90c2a4fb8271"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register (SPI_DR)  <a href="#a6088de995191a80c20ba90c2a4fb8271">More...</a><br /></td></tr>
<tr class="separator:a6088de995191a80c20ba90c2a4fb8271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893f25ba34ee4955fe520c259fbcb5d6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a74266b6d9fc33180e2f4c0d87bccfba8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a74266b6d9fc33180e2f4c0d87bccfba8">CRCPOLY</a>: 8</td></tr>
<tr class="memdesc:a74266b6d9fc33180e2f4c0d87bccfba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC polynomial register.  <a href="#a74266b6d9fc33180e2f4c0d87bccfba8">More...</a><br /></td></tr>
<tr class="separator:a74266b6d9fc33180e2f4c0d87bccfba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893f25ba34ee4955fe520c259fbcb5d6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a893f25ba34ee4955fe520c259fbcb5d6">CRCPR</a></td></tr>
<tr class="memdesc:a893f25ba34ee4955fe520c259fbcb5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC polynomial register (SPI_CRCPR)  <a href="#a893f25ba34ee4955fe520c259fbcb5d6">More...</a><br /></td></tr>
<tr class="separator:a893f25ba34ee4955fe520c259fbcb5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3535f88288c9070991092d654f2a90b9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aea07caf9665a5d94f1a6fbcffc085dcb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#aea07caf9665a5d94f1a6fbcffc085dcb">RxCRC</a>: 8</td></tr>
<tr class="memdesc:aea07caf9665a5d94f1a6fbcffc085dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx CRC Register.  <a href="#aea07caf9665a5d94f1a6fbcffc085dcb">More...</a><br /></td></tr>
<tr class="separator:aea07caf9665a5d94f1a6fbcffc085dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3535f88288c9070991092d654f2a90b9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a3535f88288c9070991092d654f2a90b9">RXCRCR</a></td></tr>
<tr class="memdesc:a3535f88288c9070991092d654f2a90b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx CRC register (SPI_RXCRCR)  <a href="#a3535f88288c9070991092d654f2a90b9">More...</a><br /></td></tr>
<tr class="separator:a3535f88288c9070991092d654f2a90b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7216e29ea6375f14b7176f02e470f1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab1d5c5f99949014c8e72e748cacf30a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#ab1d5c5f99949014c8e72e748cacf30a0">TxCRC</a>: 8</td></tr>
<tr class="memdesc:ab1d5c5f99949014c8e72e748cacf30a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx CRC register.  <a href="#ab1d5c5f99949014c8e72e748cacf30a0">More...</a><br /></td></tr>
<tr class="separator:ab1d5c5f99949014c8e72e748cacf30a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7216e29ea6375f14b7176f02e470f1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a2b7216e29ea6375f14b7176f02e470f1">TXCRCR</a></td></tr>
<tr class="memdesc:a2b7216e29ea6375f14b7176f02e470f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx CRC register (SPI_TXCRCR)  <a href="#a2b7216e29ea6375f14b7176f02e470f1">More...</a><br /></td></tr>
<tr class="separator:a2b7216e29ea6375f14b7176f02e470f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e77015ae901aa0a8574e03e2a5652a3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a993503b5fee92e4cf71e697eda78c210"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a993503b5fee92e4cf71e697eda78c210">CPHA</a>: 1</td></tr>
<tr class="memdesc:a993503b5fee92e4cf71e697eda78c210"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="#a993503b5fee92e4cf71e697eda78c210">More...</a><br /></td></tr>
<tr class="separator:a993503b5fee92e4cf71e697eda78c210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168ebdb6fa8e1948c2230984da07e9ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a168ebdb6fa8e1948c2230984da07e9ef">CPOL</a>: 1</td></tr>
<tr class="memdesc:a168ebdb6fa8e1948c2230984da07e9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="#a168ebdb6fa8e1948c2230984da07e9ef">More...</a><br /></td></tr>
<tr class="separator:a168ebdb6fa8e1948c2230984da07e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8524b2bc9bdc58c0a3c994cafed5b8ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a8524b2bc9bdc58c0a3c994cafed5b8ac">MSTR</a>: 1</td></tr>
<tr class="memdesc:a8524b2bc9bdc58c0a3c994cafed5b8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave selection.  <a href="#a8524b2bc9bdc58c0a3c994cafed5b8ac">More...</a><br /></td></tr>
<tr class="separator:a8524b2bc9bdc58c0a3c994cafed5b8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2928f70a1e8b5c5738ffa092298d2ba8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a2928f70a1e8b5c5738ffa092298d2ba8">BR</a>: 3</td></tr>
<tr class="memdesc:a2928f70a1e8b5c5738ffa092298d2ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baudrate control.  <a href="#a2928f70a1e8b5c5738ffa092298d2ba8">More...</a><br /></td></tr>
<tr class="separator:a2928f70a1e8b5c5738ffa092298d2ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd069cb7b2ae5fbf1ee870d68feb5f02"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#afd069cb7b2ae5fbf1ee870d68feb5f02">SPE</a>: 1</td></tr>
<tr class="memdesc:afd069cb7b2ae5fbf1ee870d68feb5f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable.  <a href="#afd069cb7b2ae5fbf1ee870d68feb5f02">More...</a><br /></td></tr>
<tr class="separator:afd069cb7b2ae5fbf1ee870d68feb5f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d0fe8dfb88953c02a28e814e6a6416"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a75d0fe8dfb88953c02a28e814e6a6416">LSBFIRST</a>: 1</td></tr>
<tr class="memdesc:a75d0fe8dfb88953c02a28e814e6a6416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame format.  <a href="#a75d0fe8dfb88953c02a28e814e6a6416">More...</a><br /></td></tr>
<tr class="separator:a75d0fe8dfb88953c02a28e814e6a6416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e77015ae901aa0a8574e03e2a5652a3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a6e77015ae901aa0a8574e03e2a5652a3">CR1</a></td></tr>
<tr class="memdesc:a6e77015ae901aa0a8574e03e2a5652a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1 (SPI_CR1)  <a href="#a6e77015ae901aa0a8574e03e2a5652a3">More...</a><br /></td></tr>
<tr class="separator:a6e77015ae901aa0a8574e03e2a5652a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b498206275415b11ea4b9f06a7c222"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a96e548fce94850e08a5a535aeeb4b257"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a96e548fce94850e08a5a535aeeb4b257">SSI</a>: 1</td></tr>
<tr class="memdesc:a96e548fce94850e08a5a535aeeb4b257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal slave select.  <a href="#a96e548fce94850e08a5a535aeeb4b257">More...</a><br /></td></tr>
<tr class="separator:a96e548fce94850e08a5a535aeeb4b257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a0e284a1e97cd34ee548af6ef00f3c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a94a0e284a1e97cd34ee548af6ef00f3c">SSM</a>: 1</td></tr>
<tr class="memdesc:a94a0e284a1e97cd34ee548af6ef00f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software slave management.  <a href="#a94a0e284a1e97cd34ee548af6ef00f3c">More...</a><br /></td></tr>
<tr class="separator:a94a0e284a1e97cd34ee548af6ef00f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f60eb0d1d58a35376e4632795945497"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5f60eb0d1d58a35376e4632795945497">RXONLY</a>: 1</td></tr>
<tr class="memdesc:a5f60eb0d1d58a35376e4632795945497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive only.  <a href="#a5f60eb0d1d58a35376e4632795945497">More...</a><br /></td></tr>
<tr class="separator:a5f60eb0d1d58a35376e4632795945497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af067fd1b19c10c3e0c3e75cd5f5cbe1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#af067fd1b19c10c3e0c3e75cd5f5cbe1e">CRCNEXT</a>: 1</td></tr>
<tr class="memdesc:af067fd1b19c10c3e0c3e75cd5f5cbe1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit CRC next.  <a href="#af067fd1b19c10c3e0c3e75cd5f5cbe1e">More...</a><br /></td></tr>
<tr class="separator:af067fd1b19c10c3e0c3e75cd5f5cbe1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0826dee093ffdbdca33b0a75780100"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a4b0826dee093ffdbdca33b0a75780100">CRCEN</a>: 1</td></tr>
<tr class="memdesc:a4b0826dee093ffdbdca33b0a75780100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware CRC calculation enable.  <a href="#a4b0826dee093ffdbdca33b0a75780100">More...</a><br /></td></tr>
<tr class="separator:a4b0826dee093ffdbdca33b0a75780100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7d963428dcf0ad33163b2b8577e334"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#acb7d963428dcf0ad33163b2b8577e334">BDOE</a>: 1</td></tr>
<tr class="memdesc:acb7d963428dcf0ad33163b2b8577e334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input/Output enable in bidirectional mode.  <a href="#acb7d963428dcf0ad33163b2b8577e334">More...</a><br /></td></tr>
<tr class="separator:acb7d963428dcf0ad33163b2b8577e334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c95c6232ca57b050749576d9aff8da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a22c95c6232ca57b050749576d9aff8da">BDM</a>: 1</td></tr>
<tr class="memdesc:a22c95c6232ca57b050749576d9aff8da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bidirectional data mode enable.  <a href="#a22c95c6232ca57b050749576d9aff8da">More...</a><br /></td></tr>
<tr class="separator:a22c95c6232ca57b050749576d9aff8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b498206275415b11ea4b9f06a7c222"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#ab2b498206275415b11ea4b9f06a7c222">CR2</a></td></tr>
<tr class="memdesc:ab2b498206275415b11ea4b9f06a7c222"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2 (SPI_CR2)  <a href="#ab2b498206275415b11ea4b9f06a7c222">More...</a><br /></td></tr>
<tr class="separator:ab2b498206275415b11ea4b9f06a7c222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c543d7a9af6ec7f98c91a0db3d0bc4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4ea5d2b0b651a297a615395b1395db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a2f4ea5d2b0b651a297a615395b1395db">WKIE</a>: 1</td></tr>
<tr class="memdesc:a2f4ea5d2b0b651a297a615395b1395db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup interrupt enable.  <a href="#a2f4ea5d2b0b651a297a615395b1395db">More...</a><br /></td></tr>
<tr class="separator:a2f4ea5d2b0b651a297a615395b1395db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecd8f70234846d5bdcf1602b8177c01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a9ecd8f70234846d5bdcf1602b8177c01">ERRIE</a>: 1</td></tr>
<tr class="memdesc:a9ecd8f70234846d5bdcf1602b8177c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#a9ecd8f70234846d5bdcf1602b8177c01">More...</a><br /></td></tr>
<tr class="separator:a9ecd8f70234846d5bdcf1602b8177c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c5b21f7fe08adef92b181a38919f0a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a44c5b21f7fe08adef92b181a38919f0a">RXIE</a>: 1</td></tr>
<tr class="memdesc:a44c5b21f7fe08adef92b181a38919f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx buffer not empty interrupt enable.  <a href="#a44c5b21f7fe08adef92b181a38919f0a">More...</a><br /></td></tr>
<tr class="separator:a44c5b21f7fe08adef92b181a38919f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01781446f5e1bb7018bf7e6b20c02045"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a01781446f5e1bb7018bf7e6b20c02045">TXIE</a>: 1</td></tr>
<tr class="memdesc:a01781446f5e1bb7018bf7e6b20c02045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx buffer empty interrupt enable.  <a href="#a01781446f5e1bb7018bf7e6b20c02045">More...</a><br /></td></tr>
<tr class="separator:a01781446f5e1bb7018bf7e6b20c02045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c543d7a9af6ec7f98c91a0db3d0bc4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a27c543d7a9af6ec7f98c91a0db3d0bc4">ICR</a></td></tr>
<tr class="memdesc:a27c543d7a9af6ec7f98c91a0db3d0bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register (SPI_ICR)  <a href="#a27c543d7a9af6ec7f98c91a0db3d0bc4">More...</a><br /></td></tr>
<tr class="separator:a27c543d7a9af6ec7f98c91a0db3d0bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df6464319b8ad906bedb66bb2229eb6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>: 1</td></tr>
<tr class="memdesc:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer not empty.  <a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">More...</a><br /></td></tr>
<tr class="separator:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f0d9baea4a2a10febd38458a812707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>: 1</td></tr>
<tr class="memdesc:a99f0d9baea4a2a10febd38458a812707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty.  <a href="#a99f0d9baea4a2a10febd38458a812707">More...</a><br /></td></tr>
<tr class="separator:a99f0d9baea4a2a10febd38458a812707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20999088cb9f5e5fb957a19bd3c092f8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a20999088cb9f5e5fb957a19bd3c092f8">WKUP</a>: 1</td></tr>
<tr class="memdesc:a20999088cb9f5e5fb957a19bd3c092f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup flag.  <a href="#a20999088cb9f5e5fb957a19bd3c092f8">More...</a><br /></td></tr>
<tr class="separator:a20999088cb9f5e5fb957a19bd3c092f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad30b0dce2910c9062a530fff554731"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a7ad30b0dce2910c9062a530fff554731">CRCERR</a>: 1</td></tr>
<tr class="memdesc:a7ad30b0dce2910c9062a530fff554731"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC error flag.  <a href="#a7ad30b0dce2910c9062a530fff554731">More...</a><br /></td></tr>
<tr class="separator:a7ad30b0dce2910c9062a530fff554731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bb748212685198aea26b54cdb1e10d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#ac3bb748212685198aea26b54cdb1e10d">MODF</a>: 1</td></tr>
<tr class="memdesc:ac3bb748212685198aea26b54cdb1e10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault.  <a href="#ac3bb748212685198aea26b54cdb1e10d">More...</a><br /></td></tr>
<tr class="separator:ac3bb748212685198aea26b54cdb1e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f287c4bbe84b00de24450c01194209a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a3f287c4bbe84b00de24450c01194209a">OVR</a>: 1</td></tr>
<tr class="memdesc:a3f287c4bbe84b00de24450c01194209a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun flag.  <a href="#a3f287c4bbe84b00de24450c01194209a">More...</a><br /></td></tr>
<tr class="separator:a3f287c4bbe84b00de24450c01194209a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab312863d7f92b27a641cc09edaa6b9cd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#ab312863d7f92b27a641cc09edaa6b9cd">BSY</a>: 1</td></tr>
<tr class="memdesc:ab312863d7f92b27a641cc09edaa6b9cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy flag.  <a href="#ab312863d7f92b27a641cc09edaa6b9cd">More...</a><br /></td></tr>
<tr class="separator:ab312863d7f92b27a641cc09edaa6b9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df6464319b8ad906bedb66bb2229eb6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a6df6464319b8ad906bedb66bb2229eb6">SR</a></td></tr>
<tr class="memdesc:a6df6464319b8ad906bedb66bb2229eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register (SPI_SR)  <a href="#a6df6464319b8ad906bedb66bb2229eb6">More...</a><br /></td></tr>
<tr class="separator:a6df6464319b8ad906bedb66bb2229eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3978fb49423ad6be8e6153888fa21ba2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data.  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3978fb49423ad6be8e6153888fa21ba2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a3978fb49423ad6be8e6153888fa21ba2">DR</a></td></tr>
<tr class="memdesc:a3978fb49423ad6be8e6153888fa21ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register (SPI_DR)  <a href="#a3978fb49423ad6be8e6153888fa21ba2">More...</a><br /></td></tr>
<tr class="separator:a3978fb49423ad6be8e6153888fa21ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f9113360b8ddd49fac95298c8a7254"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a74266b6d9fc33180e2f4c0d87bccfba8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#a74266b6d9fc33180e2f4c0d87bccfba8">CRCPOLY</a>: 8</td></tr>
<tr class="memdesc:a74266b6d9fc33180e2f4c0d87bccfba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC polynomial register.  <a href="#a74266b6d9fc33180e2f4c0d87bccfba8">More...</a><br /></td></tr>
<tr class="separator:a74266b6d9fc33180e2f4c0d87bccfba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f9113360b8ddd49fac95298c8a7254"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#af6f9113360b8ddd49fac95298c8a7254">CRCPR</a></td></tr>
<tr class="memdesc:af6f9113360b8ddd49fac95298c8a7254"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC polynomial register (SPI_CRCPR)  <a href="#af6f9113360b8ddd49fac95298c8a7254">More...</a><br /></td></tr>
<tr class="separator:af6f9113360b8ddd49fac95298c8a7254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7d0a00599f49b328ef2b9fc910949e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aea07caf9665a5d94f1a6fbcffc085dcb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#aea07caf9665a5d94f1a6fbcffc085dcb">RxCRC</a>: 8</td></tr>
<tr class="memdesc:aea07caf9665a5d94f1a6fbcffc085dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx CRC Register.  <a href="#aea07caf9665a5d94f1a6fbcffc085dcb">More...</a><br /></td></tr>
<tr class="separator:aea07caf9665a5d94f1a6fbcffc085dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7d0a00599f49b328ef2b9fc910949e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a8c7d0a00599f49b328ef2b9fc910949e">RXCRCR</a></td></tr>
<tr class="memdesc:a8c7d0a00599f49b328ef2b9fc910949e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx CRC register (SPI_RXCRCR)  <a href="#a8c7d0a00599f49b328ef2b9fc910949e">More...</a><br /></td></tr>
<tr class="separator:a8c7d0a00599f49b328ef2b9fc910949e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838bf32281d8404ff2db12eb7fdcab7f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab1d5c5f99949014c8e72e748cacf30a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i__t.html#ab1d5c5f99949014c8e72e748cacf30a0">TxCRC</a>: 8</td></tr>
<tr class="memdesc:ab1d5c5f99949014c8e72e748cacf30a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx CRC register.  <a href="#ab1d5c5f99949014c8e72e748cacf30a0">More...</a><br /></td></tr>
<tr class="separator:ab1d5c5f99949014c8e72e748cacf30a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838bf32281d8404ff2db12eb7fdcab7f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html#a838bf32281d8404ff2db12eb7fdcab7f">TXCRCR</a></td></tr>
<tr class="memdesc:a838bf32281d8404ff2db12eb7fdcab7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx CRC register (SPI_TXCRCR)  <a href="#a838bf32281d8404ff2db12eb7fdcab7f">More...</a><br /></td></tr>
<tr class="separator:a838bf32281d8404ff2db12eb7fdcab7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling SPI module (SPI) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01213">1213</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a22c95c6232ca57b050749576d9aff8da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c95c6232ca57b050749576d9aff8da">&#9670;&nbsp;</a></span>BDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BDM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bidirectional data mode enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01235">1235</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acb7d963428dcf0ad33163b2b8577e334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7d963428dcf0ad33163b2b8577e334">&#9670;&nbsp;</a></span>BDOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BDOE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input/Output enable in bidirectional mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01234">1234</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2928f70a1e8b5c5738ffa092298d2ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2928f70a1e8b5c5738ffa092298d2ba8">&#9670;&nbsp;</a></span>BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baudrate control. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01220">1220</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab312863d7f92b27a641cc09edaa6b9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab312863d7f92b27a641cc09edaa6b9cd">&#9670;&nbsp;</a></span>BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01258">1258</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a993503b5fee92e4cf71e697eda78c210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993503b5fee92e4cf71e697eda78c210">&#9670;&nbsp;</a></span>CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CPHA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01217">1217</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a168ebdb6fa8e1948c2230984da07e9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168ebdb6fa8e1948c2230984da07e9ef">&#9670;&nbsp;</a></span>CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CPOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01218">1218</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6e77015ae901aa0a8574e03e2a5652a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e77015ae901aa0a8574e03e2a5652a3">&#9670;&nbsp;</a></span>CR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI control register 1 (SPI_CR1) </p>

</div>
</div>
<a id="af5e538f25d648d5ef9686c0c91294942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e538f25d648d5ef9686c0c91294942">&#9670;&nbsp;</a></span>CR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI control register 1 (SPI_CR1) </p>

</div>
</div>
<a id="a1251aeed606d5c81a6611a008ecabde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1251aeed606d5c81a6611a008ecabde6">&#9670;&nbsp;</a></span>CR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI control register 2 (SPI_CR2) </p>

</div>
</div>
<a id="ab2b498206275415b11ea4b9f06a7c222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b498206275415b11ea4b9f06a7c222">&#9670;&nbsp;</a></span>CR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI control register 2 (SPI_CR2) </p>

</div>
</div>
<a id="a4b0826dee093ffdbdca33b0a75780100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0826dee093ffdbdca33b0a75780100">&#9670;&nbsp;</a></span>CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CRCEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware CRC calculation enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01233">1233</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7ad30b0dce2910c9062a530fff554731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ad30b0dce2910c9062a530fff554731">&#9670;&nbsp;</a></span>CRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CRCERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC error flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01255">1255</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af067fd1b19c10c3e0c3e75cd5f5cbe1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af067fd1b19c10c3e0c3e75cd5f5cbe1e">&#9670;&nbsp;</a></span>CRCNEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CRCNEXT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit CRC next. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01232">1232</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a74266b6d9fc33180e2f4c0d87bccfba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74266b6d9fc33180e2f4c0d87bccfba8">&#9670;&nbsp;</a></span>CRCPOLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CRCPOLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC polynomial register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01270">1270</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a893f25ba34ee4955fe520c259fbcb5d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a893f25ba34ee4955fe520c259fbcb5d6">&#9670;&nbsp;</a></span>CRCPR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CRCPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI CRC polynomial register (SPI_CRCPR) </p>

</div>
</div>
<a id="af6f9113360b8ddd49fac95298c8a7254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f9113360b8ddd49fac95298c8a7254">&#9670;&nbsp;</a></span>CRCPR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CRCPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI CRC polynomial register (SPI_CRCPR) </p>

</div>
</div>
<a id="aa1540778747ca502b4a8381f9db2bb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1540778747ca502b4a8381f9db2bb9e">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01264">1264</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3978fb49423ad6be8e6153888fa21ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3978fb49423ad6be8e6153888fa21ba2">&#9670;&nbsp;</a></span>DR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data register (SPI_DR) </p>

</div>
</div>
<a id="a6088de995191a80c20ba90c2a4fb8271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6088de995191a80c20ba90c2a4fb8271">&#9670;&nbsp;</a></span>DR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data register (SPI_DR) </p>

</div>
</div>
<a id="a9ecd8f70234846d5bdcf1602b8177c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ecd8f70234846d5bdcf1602b8177c01">&#9670;&nbsp;</a></span>ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ERRIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01243">1243</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a91720442fa6a85f3f537ce0f5bcd2c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91720442fa6a85f3f537ce0f5bcd2c5d">&#9670;&nbsp;</a></span>ICR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interrupt control register (SPI_ICR) </p>

</div>
</div>
<a id="a27c543d7a9af6ec7f98c91a0db3d0bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c543d7a9af6ec7f98c91a0db3d0bc4">&#9670;&nbsp;</a></span>ICR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interrupt control register (SPI_ICR) </p>

</div>
</div>
<a id="a75d0fe8dfb88953c02a28e814e6a6416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d0fe8dfb88953c02a28e814e6a6416">&#9670;&nbsp;</a></span>LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LSBFIRST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame format. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01222">1222</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac3bb748212685198aea26b54cdb1e10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3bb748212685198aea26b54cdb1e10d">&#9670;&nbsp;</a></span>MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MODF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode fault. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01256">1256</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8524b2bc9bdc58c0a3c994cafed5b8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8524b2bc9bdc58c0a3c994cafed5b8ac">&#9670;&nbsp;</a></span>MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/slave selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01219">1219</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3f287c4bbe84b00de24450c01194209a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f287c4bbe84b00de24450c01194209a">&#9670;&nbsp;</a></span>OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01257">1257</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5b323215dab19d7595317c6a5d0d6f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b323215dab19d7595317c6a5d0d6f01">&#9670;&nbsp;</a></span>res</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01231">1231</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aea07caf9665a5d94f1a6fbcffc085dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea07caf9665a5d94f1a6fbcffc085dcb">&#9670;&nbsp;</a></span>RxCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RxCRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx CRC Register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01276">1276</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3535f88288c9070991092d654f2a90b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3535f88288c9070991092d654f2a90b9">&#9670;&nbsp;</a></span>RXCRCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Rx CRC register (SPI_RXCRCR) </p>

</div>
</div>
<a id="a8c7d0a00599f49b328ef2b9fc910949e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7d0a00599f49b328ef2b9fc910949e">&#9670;&nbsp;</a></span>RXCRCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Rx CRC register (SPI_RXCRCR) </p>

</div>
</div>
<a id="a44c5b21f7fe08adef92b181a38919f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c5b21f7fe08adef92b181a38919f0a">&#9670;&nbsp;</a></span>RXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx buffer not empty interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01244">1244</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a75aeee2d81c71fcaf1dd0f6955917cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">&#9670;&nbsp;</a></span>RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive buffer not empty. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01251">1251</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5f60eb0d1d58a35376e4632795945497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f60eb0d1d58a35376e4632795945497">&#9670;&nbsp;</a></span>RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXONLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive only. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01230">1230</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="afd069cb7b2ae5fbf1ee870d68feb5f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd069cb7b2ae5fbf1ee870d68feb5f02">&#9670;&nbsp;</a></span>SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01221">1221</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a172e2894d44595b0514ebda2c9671056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172e2894d44595b0514ebda2c9671056">&#9670;&nbsp;</a></span>SR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI status register (SPI_SR) </p>

</div>
</div>
<a id="a6df6464319b8ad906bedb66bb2229eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df6464319b8ad906bedb66bb2229eb6">&#9670;&nbsp;</a></span>SR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI status register (SPI_SR) </p>

</div>
</div>
<a id="a96e548fce94850e08a5a535aeeb4b257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e548fce94850e08a5a535aeeb4b257">&#9670;&nbsp;</a></span>SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal slave select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01228">1228</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a94a0e284a1e97cd34ee548af6ef00f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a0e284a1e97cd34ee548af6ef00f3c">&#9670;&nbsp;</a></span>SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software slave management. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01229">1229</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab1d5c5f99949014c8e72e748cacf30a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d5c5f99949014c8e72e748cacf30a0">&#9670;&nbsp;</a></span>TxCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TxCRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx CRC register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01282">1282</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2b7216e29ea6375f14b7176f02e470f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7216e29ea6375f14b7176f02e470f1">&#9670;&nbsp;</a></span>TXCRCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Tx CRC register (SPI_TXCRCR) </p>

</div>
</div>
<a id="a838bf32281d8404ff2db12eb7fdcab7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838bf32281d8404ff2db12eb7fdcab7f">&#9670;&nbsp;</a></span>TXCRCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Tx CRC register (SPI_TXCRCR) </p>

</div>
</div>
<a id="a99f0d9baea4a2a10febd38458a812707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f0d9baea4a2a10febd38458a812707">&#9670;&nbsp;</a></span>TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit buffer empty. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01252">1252</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a01781446f5e1bb7018bf7e6b20c02045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01781446f5e1bb7018bf7e6b20c02045">&#9670;&nbsp;</a></span>TXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx buffer empty interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01245">1245</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2f4ea5d2b0b651a297a615395b1395db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4ea5d2b0b651a297a615395b1395db">&#9670;&nbsp;</a></span>WKIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> WKIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01242">1242</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a20999088cb9f5e5fb957a19bd3c092f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20999088cb9f5e5fb957a19bd3c092f8">&#9670;&nbsp;</a></span>WKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> WKUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01254">1254</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8al/<a class="el" href="_s_t_m8_a_l_8h_source.html">STM8AL.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
