/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az523-384
+ date
Wed Jun 18 00:26:45 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1750206405
+ CACTUS_STARTTIME=1750206405
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Jun 18 2025 (00:19:11)
Run date:          Jun 18 2025 (00:26:45+0000)
Run host:          fv-az523-384 (pid=135985)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az523-384
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379880KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=635f802e-d26a-5f4b-aae3-8db147ef390d, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.8.0-1029-azure, OSVersion="#34~22.04.1-Ubuntu SMP Thu May  1 02:51:54 UTC 2025", HostName=fv-az523-384, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379880KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00126916 sec
      iterations=10000000... time=0.0124882 sec
      iterations=100000000... time=0.124734 sec
      iterations=900000000... time=1.12366 sec
      iterations=900000000... time=0.84018 sec
      result: 6.34963 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198691 sec
      iterations=10000000... time=0.0198326 sec
      iterations=100000000... time=0.198694 sec
      iterations=600000000... time=1.19033 sec
      result: 16.13 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018938 sec
      iterations=10000000... time=0.0186617 sec
      iterations=100000000... time=0.186732 sec
      iterations=600000000... time=1.11915 sec
      result: 8.57792 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125365 sec
      iterations=10000... time=0.00124606 sec
      iterations=100000... time=0.0124331 sec
      iterations=1000000... time=0.124336 sec
      iterations=9000000... time=1.11945 sec
      result: 1.24383 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000573604 sec
      iterations=10000... time=0.00536188 sec
      iterations=100000... time=0.0538672 sec
      iterations=1000000... time=0.538514 sec
      iterations=2000000... time=1.0767 sec
      result: 5.38348 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.31e-07 sec
      iterations=10... time=3.437e-06 sec
      iterations=100... time=3.0788e-05 sec
      iterations=1000... time=0.000273552 sec
      iterations=10000... time=0.00245913 sec
      iterations=100000... time=0.0245465 sec
      iterations=1000000... time=0.244888 sec
      iterations=4000000... time=0.981016 sec
      iterations=8000000... time=1.96083 sec
      result: 100.268 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.813e-06 sec
      iterations=10... time=5.0274e-05 sec
      iterations=100... time=0.000472234 sec
      iterations=1000... time=0.00474633 sec
      iterations=10000... time=0.0471116 sec
      iterations=100000... time=0.472417 sec
      iterations=200000... time=0.943503 sec
      iterations=400000... time=1.88608 sec
      result: 83.3934 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.447e-06 sec
      iterations=10000... time=3.214e-05 sec
      iterations=100000... time=0.000264775 sec
      iterations=1000000... time=0.00249291 sec
      iterations=10000000... time=0.0248624 sec
      iterations=100000000... time=0.258059 sec
      iterations=400000000... time=0.994962 sec
      iterations=800000000... time=1.99168 sec
      result: 0.3112 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.368e-06 sec
      iterations=10000... time=8.9298e-05 sec
      iterations=100000... time=0.00152739 sec
      iterations=1000000... time=0.0150383 sec
      iterations=10000000... time=0.154791 sec
      iterations=70000000... time=1.07889 sec
      result: 1.92659 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.01e-07 sec
      iterations=10... time=2.825e-06 sec
      iterations=100... time=2.7692e-05 sec
      iterations=1000... time=0.000285213 sec
      iterations=10000... time=0.00277692 sec
      iterations=100000... time=0.0278503 sec
      iterations=1000000... time=0.27831 sec
      iterations=4000000... time=1.11368 sec
      result: 88.2699 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.891e-06 sec
      iterations=10... time=4.819e-05 sec
      iterations=100... time=0.000494295 sec
      iterations=1000... time=0.00435486 sec
      iterations=10000... time=0.0431287 sec
      iterations=100000... time=0.433929 sec
      iterations=300000... time=1.29786 sec
      result: 90.892 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.4957e-05 sec
      iterations=10... time=0.000364022 sec
      iterations=100... time=0.00346333 sec
      iterations=1000... time=0.03517 sec
      iterations=10000... time=0.355008 sec
      iterations=30000... time=1.088 sec
      result: 0.0476469 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000178094 sec
      iterations=10... time=0.00175685 sec
      iterations=100... time=0.0175262 sec
      iterations=1000... time=0.168105 sec
      iterations=7000... time=1.19275 sec
      result: 0.143134 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00411128 sec
      iterations=10... time=0.0419035 sec
      iterations=100... time=0.432683 sec
      iterations=300... time=1.27421 sec
      result: 0.367497 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00131046 sec
      iterations=10000000... time=0.0124661 sec
      iterations=100000000... time=0.124554 sec
      iterations=900000000... time=1.12361 sec
      iterations=900000000... time=0.840435 sec
      result: 6.35651 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198504 sec
      iterations=10000000... time=0.0198415 sec
      iterations=100000000... time=0.199719 sec
      iterations=600000000... time=1.19151 sec
      result: 16.114 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188535 sec
      iterations=10000000... time=0.0186772 sec
      iterations=100000000... time=0.186851 sec
      iterations=600000000... time=1.12525 sec
      result: 8.53146 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124884 sec
      iterations=10000... time=0.00125391 sec
      iterations=100000... time=0.0124358 sec
      iterations=1000000... time=0.124402 sec
      iterations=9000000... time=1.11938 sec
      result: 1.24375 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000381774 sec
      iterations=10000... time=0.00365578 sec
      iterations=100000... time=0.03608 sec
      iterations=1000000... time=0.362578 sec
      iterations=3000000... time=1.08575 sec
      result: 3.61918 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.66e-07 sec
      iterations=10... time=3.166e-06 sec
      iterations=100... time=3.3493e-05 sec
      iterations=1000... time=0.000294361 sec
      iterations=10000... time=0.00253896 sec
      iterations=100000... time=0.0245058 sec
      iterations=1000000... time=0.245568 sec
      iterations=4000000... time=0.980041 sec
      iterations=8000000... time=1.9627 sec
      result: 100.172 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.2305e-06 sec
      iterations=10... time=4.8766e-05 sec
      iterations=100... time=0.000457271 sec
      iterations=1000... time=0.00459535 sec
      iterations=10000... time=0.047462 sec
      iterations=100000... time=0.485228 sec
      iterations=200000... time=0.952444 sec
      iterations=400000... time=1.91432 sec
      result: 82.1629 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.4265e-06 sec
      iterations=10000... time=3.1414e-05 sec
      iterations=100000... time=0.000281191 sec
      iterations=1000000... time=0.00253098 sec
      iterations=10000000... time=0.0248774 sec
      iterations=100000000... time=0.249483 sec
      iterations=400000000... time=0.999853 sec
      iterations=800000000... time=1.99252 sec
      result: 0.311331 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.0605e-05 sec
      iterations=10000... time=9.6886e-05 sec
      iterations=100000... time=0.00101623 sec
      iterations=1000000... time=0.0101542 sec
      iterations=10000000... time=0.101388 sec
      iterations=100000000... time=1.0161 sec
      result: 1.27013 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.41e-07 sec
      iterations=10... time=3.692e-06 sec
      iterations=100... time=3.39585e-05 sec
      iterations=1000... time=0.000387275 sec
      iterations=10000... time=0.0038509 sec
      iterations=100000... time=0.0320083 sec
      iterations=1000000... time=0.270702 sec
      iterations=4000000... time=1.08306 sec
      result: 90.7652 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.36555e-05 sec
      iterations=10... time=6.9485e-05 sec
      iterations=100... time=0.000568573 sec
      iterations=1000... time=0.00457286 sec
      iterations=10000... time=0.0439485 sec
      iterations=100000... time=0.439696 sec
      iterations=300000... time=1.34894 sec
      result: 87.4499 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=6.5325e-06 sec
      iterations=10... time=9.33795e-05 sec
      iterations=100... time=0.000963042 sec
      iterations=1000... time=0.00982303 sec
      iterations=10000... time=0.0981782 sec
      iterations=100000... time=0.931405 sec
      iterations=200000... time=1.78792 sec
      result: 0.193297 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.2234e-05 sec
      iterations=10... time=0.000344229 sec
      iterations=100... time=0.00356402 sec
      iterations=1000... time=0.0355369 sec
      iterations=10000... time=0.365553 sec
      iterations=30000... time=1.10357 sec
      result: 0.663003 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000915088 sec
      iterations=10... time=0.0114852 sec
      iterations=100... time=0.11322 sec
      iterations=1000... time=1.14029 sec
      result: 1.36886 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Jun 18 00:27:46 UTC 2025
+ echo Done.
Done.
  Elapsed time: 61.1 s
