Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jul 17 19:16:58 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.352      -89.289                     36                  602        0.080        0.000                      0                  602       -0.350       -0.350                       1                   547  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkPS_int                                        {0.000 5.000}        10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      4.603        0.000                      0                  241        0.103        0.000                      0                  241        3.000        0.000                       0                   223  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.728        0.000                      0                   83        0.123        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  MMCME2_BASE_inst_n_2                                   3.687        0.000                      0                   32        0.263        0.000                      0                   32        2.100        0.000                       0                    51  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                          8.400        0.000                       0                     3  
  clk_div_int                                            8.709        0.000                      0                    7        0.191        0.000                      0                    7        4.600        0.000                       0                     9  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                     8  
  rstLEDclk/clk__0                                       6.079        0.000                      0                   61        0.211        0.000                      0                   61        4.600        0.000                       0                    33  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    3.653        0.000                      0                    6        2.286        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.468        0.000                      0                    1        0.346        0.000                      0                    1  
clk_div_int                                      clk                                                    2.212        0.000                      0                   23        2.929        0.000                      0                   23  
rstLEDclk/clk__0                                 clk                                                    3.636        0.000                      0                    1        0.271        0.000                      0                    1  
rst_in                                           clk                                                    0.143        0.000                      0                    8        1.583        0.000                      0                    8  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.813        0.000                      0                    6        1.563        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.111        0.000                      0                    1        1.354        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.646        0.000                      0                   61        0.418        0.000                      0                   61  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -5.352      -80.383                     31                   61        0.985        0.000                      0                   61  
clk                                              MMCME2_BASE_inst_n_2                                   1.236        0.000                      0                   32        0.080        0.000                      0                   32  
clk                                              clk_div_int                                            1.821        0.000                      0                    1        4.670        0.000                      0                    1  
rst_in                                           clk_div_int                                            0.178        0.000                      0                    7        1.999        0.000                      0                    7  
rst_in                                           rstLEDclk/clk__0                                       3.175        0.000                      0                    2        0.475        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.942        0.000                      0                    8        0.693        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.514        0.000                      0                    2        1.828        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.229        0.000                      0                   30        3.097        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.655        0.000                      0                   10        0.227        0.000                      0                   10  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.261        0.000                      0                   43        0.289        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -0.970       -1.879                      2                    2        7.726        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     6.884        0.000                      0                    2        0.990        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                     4.038        0.000                      0                    2        2.153        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                    -2.258       -2.258                      1                    1        8.168        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     3.299        0.000                      0                    1        2.457        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     4.331        0.000                      0                    1        1.838        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -0.480       -0.899                      2                    2        7.032        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                      -0.055       -0.055                      1                    1        6.341        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       5.828        0.000                      0                    5        0.594        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                      -4.621       -4.770                      2                    2        6.637        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       4.244        0.000                      0                    6        0.251        0.000                      0                    6  
**async_default**                                rst_in                                           clk                                                    0.148        0.000                      0                   65        6.444        0.000                      0                   65  
**async_default**                                rst_in                                           clkPS_int                                              1.991        0.000                      0                    1        0.590        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 7.107        0.000                      0                    2        0.590        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                 5.665        0.000                      0                    1        1.157        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                 1.379        0.000                      0                    5        1.778        0.000                      0                    5  
**async_default**                                clk                                              rst_in                                                 4.525        0.000                      0                    5        0.403        0.000                      0                    5  
**async_default**                                rst_in                                           rst_in                                                 0.446        0.000                      0                   10        3.662        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.296ns (42.552%)  route 3.100ns (57.448%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.610 r  IIR0/b1x00__79_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    IIR0/b1x00__79_carry__3_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.823 r  IIR0/b1x00__79_carry__4/O[1]
                         net (fo=3, routed)           0.611     9.434    IIR0/b0x11[41]
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.329     9.763 r  IIR0/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.763    IIR0/b0x10_carry__4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.976 r  IIR0/b0x10_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.976    IIR0/b0x10_carry__5_n_6
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[43]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[43]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 2.262ns (42.188%)  route 3.100ns (57.812%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.610 r  IIR0/b1x00__79_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    IIR0/b1x00__79_carry__3_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.823 r  IIR0/b1x00__79_carry__4/O[1]
                         net (fo=3, routed)           0.611     9.434    IIR0/b0x11[41]
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.329     9.763 r  IIR0/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.763    IIR0/b0x10_carry__4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     9.942 r  IIR0/b0x10_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.942    IIR0/b0x10_carry__5_n_4
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[57]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[57]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.222ns (41.753%)  route 3.100ns (58.247%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.610 r  IIR0/b1x00__79_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    IIR0/b1x00__79_carry__3_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.823 r  IIR0/b1x00__79_carry__4/O[1]
                         net (fo=3, routed)           0.611     9.434    IIR0/b0x11[41]
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.329     9.763 r  IIR0/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.763    IIR0/b0x10_carry__4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     9.902 r  IIR0/b0x10_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.902    IIR0/b0x10_carry__5_n_7
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[42]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[42]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.219ns (41.720%)  route 3.100ns (58.280%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.610 r  IIR0/b1x00__79_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    IIR0/b1x00__79_carry__3_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.823 r  IIR0/b1x00__79_carry__4/O[1]
                         net (fo=3, routed)           0.611     9.434    IIR0/b0x11[41]
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.329     9.763 r  IIR0/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.763    IIR0/b0x10_carry__4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     9.899 r  IIR0/b0x10_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.899    IIR0/b0x10_carry__5_n_5
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y93          FDRE                                         r  IIR0/b0x1_reg[44]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[44]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.294ns (43.974%)  route 2.923ns (56.026%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.765 r  IIR0/b1x00__79_carry__3/O[1]
                         net (fo=3, routed)           0.434     9.199    IIR0/b0x11[37]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.152     9.351 r  IIR0/b0x10_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.351    IIR0/b0x10_carry__3_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.584 r  IIR0/b0x10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.584    IIR0/b0x10_carry__3_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.797 r  IIR0/b0x10_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.797    IIR0/b0x10_carry__4_n_6
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[39]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[39]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.260ns (43.606%)  route 2.923ns (56.394%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.765 r  IIR0/b1x00__79_carry__3/O[1]
                         net (fo=3, routed)           0.434     9.199    IIR0/b0x11[37]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.152     9.351 r  IIR0/b0x10_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.351    IIR0/b0x10_carry__3_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.584 r  IIR0/b0x10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.584    IIR0/b0x10_carry__3_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     9.763 r  IIR0/b0x10_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.763    IIR0/b0x10_carry__4_n_4
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[41]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[41]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.220ns (43.168%)  route 2.923ns (56.832%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.765 r  IIR0/b1x00__79_carry__3/O[1]
                         net (fo=3, routed)           0.434     9.199    IIR0/b0x11[37]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.152     9.351 r  IIR0/b0x10_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.351    IIR0/b0x10_carry__3_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.584 r  IIR0/b0x10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.584    IIR0/b0x10_carry__3_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     9.723 r  IIR0/b0x10_carry__4/O[0]
                         net (fo=1, routed)           0.000     9.723    IIR0/b0x10_carry__4_n_7
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[38]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[38]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.217ns (43.134%)  route 2.923ns (56.866%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 f  ADC1/ADC1_out_reg[13]/Q
                         net (fo=7, routed)           0.961     5.810    ADC1/Q[11]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.053     5.863 r  ADC1/b1x00_carry_i_3/O
                         net (fo=1, routed)           0.000     5.863    IIR0/ADC1_out_reg[15][1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     6.203 r  IIR0/b1x00_carry/O[2]
                         net (fo=1, routed)           0.444     6.647    IIR0/b1x00_carry_n_5
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.292     6.939 r  IIR0/b1x00__66_carry/O[2]
                         net (fo=2, routed)           0.677     7.616    IIR0/b1x00__66_carry_n_5
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.152     7.768 r  IIR0/b1x00__79_carry__2_i_3/O
                         net (fo=2, routed)           0.407     8.175    IIR0/b1x00__79_carry__2_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.053     8.228 r  IIR0/b1x00__79_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.228    IIR0/b1x00__79_carry__2_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.552 r  IIR0/b1x00__79_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.552    IIR0/b1x00__79_carry__2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.765 r  IIR0/b1x00__79_carry__3/O[1]
                         net (fo=3, routed)           0.434     9.199    IIR0/b0x11[37]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.152     9.351 r  IIR0/b0x10_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.351    IIR0/b0x10_carry__3_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.584 r  IIR0/b0x10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.584    IIR0/b0x10_carry__3_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     9.720 r  IIR0/b0x10_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.720    IIR0/b0x10_carry__4_n_5
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y92          FDRE                                         r  IIR0/b0x1_reg[40]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[40]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 2.254ns (44.183%)  route 2.848ns (55.817%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.697     4.575    ADC1/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC1/ADC1_out_reg[4]/Q
                         net (fo=8, routed)           1.061     5.904    ADC1/Q[3]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.053     5.957 r  ADC1/b1x00__7_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.957    IIR0/ADC1_out_reg[4][0]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.270 r  IIR0/b1x00__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.270    IIR0/b1x00__7_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.483 r  IIR0/b1x00__7_carry__1/O[1]
                         net (fo=2, routed)           0.590     7.073    ADC1/ADC1_out_reg[8]_0[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.163     7.236 r  ADC1/b1x00__79_carry__1_i_3/O
                         net (fo=2, routed)           0.630     7.866    ADC1/b1x0_reg[31][1]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.170     8.036 r  ADC1/b1x00__79_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.036    IIR0/ADC1_out_reg[11]_0[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.360 r  IIR0/b1x00__79_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.360    IIR0/b1x00__79_carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     8.506 r  IIR0/b1x00__79_carry__2/O[0]
                         net (fo=3, routed)           0.567     9.073    IIR0/b0x11[32]
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.155     9.228 r  IIR0/b0x10_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.228    IIR0/b0x10_carry__2_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     9.463 r  IIR0/b0x10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.463    IIR0/b0x10_carry__2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     9.676 r  IIR0/b0x10_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.676    IIR0/b0x10_carry__3_n_6
    SLICE_X3Y91          FDRE                                         r  IIR0/b0x1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y91          FDRE                                         r  IIR0/b0x1_reg[35]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[35]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/b0x1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 2.220ns (43.808%)  route 2.848ns (56.192%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.697     4.575    ADC1/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC1/ADC1_out_reg[4]/Q
                         net (fo=8, routed)           1.061     5.904    ADC1/Q[3]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.053     5.957 r  ADC1/b1x00__7_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.957    IIR0/ADC1_out_reg[4][0]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.270 r  IIR0/b1x00__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.270    IIR0/b1x00__7_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.483 r  IIR0/b1x00__7_carry__1/O[1]
                         net (fo=2, routed)           0.590     7.073    ADC1/ADC1_out_reg[8]_0[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.163     7.236 r  ADC1/b1x00__79_carry__1_i_3/O
                         net (fo=2, routed)           0.630     7.866    ADC1/b1x0_reg[31][1]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.170     8.036 r  ADC1/b1x00__79_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.036    IIR0/ADC1_out_reg[11]_0[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.360 r  IIR0/b1x00__79_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.360    IIR0/b1x00__79_carry__1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     8.506 r  IIR0/b1x00__79_carry__2/O[0]
                         net (fo=3, routed)           0.567     9.073    IIR0/b0x11[32]
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.155     9.228 r  IIR0/b0x10_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.228    IIR0/b0x10_carry__2_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     9.463 r  IIR0/b0x10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.463    IIR0/b0x10_carry__2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     9.642 r  IIR0/b0x10_carry__3/O[3]
                         net (fo=1, routed)           0.000     9.642    IIR0/b0x10_carry__3_n_4
    SLICE_X3Y91          FDRE                                         r  IIR0/b0x1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598    14.271    IIR0/clk_in
    SLICE_X3Y91          FDRE                                         r  IIR0/b0x1_reg[37]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.051    14.579    IIR0/b0x1_reg[37]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.266ns (69.027%)  route 0.119ns (30.973%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.029 r  rstLEDclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.029    rstLEDclk/data0[21]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.278ns (69.963%)  route 0.119ns (30.037%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.041 r  rstLEDclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.041    rstLEDclk/data0[23]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.777%)  route 0.086ns (40.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.100     1.822 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/Q
                         net (fo=7, routed)           0.086     1.908    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[2]
    SLICE_X20Y72         LUT6 (Prop_lut6_I4_O)        0.028     1.936 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.936    AD9783_inst1/AD_9783_SPI_inst/clk_counter[5]
    SLICE_X20Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X20Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.354     1.733    
    SLICE_X20Y72         FDCE (Hold_fdce_C_D)         0.087     1.820    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.285ns (70.483%)  route 0.119ns (29.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.048 r  rstLEDclk/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    rstLEDclk/data0[22]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.292ns (70.985%)  route 0.119ns (29.015%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.055 r  rstLEDclk/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.055    rstLEDclk/data0[24]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.293ns (71.055%)  route 0.119ns (28.945%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.015 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.015    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.056 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.056    rstLEDclk/data0[25]
    SLICE_X54Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.305%)  route 0.112ns (46.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.100     1.822 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/Q
                         net (fo=7, routed)           0.112     1.934    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[1]
    SLICE_X20Y72         LUT5 (Prop_lut5_I2_O)        0.028     1.962 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    AD9783_inst1/AD_9783_SPI_inst/clk_counter[4]
    SLICE_X20Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X20Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.354     1.733    
    SLICE_X20Y72         FDCE (Hold_fdce_C_D)         0.087     1.820    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.312ns (72.330%)  route 0.119ns (27.670%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.015 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.015    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.075 r  rstLEDclk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.075    rstLEDclk/data0[26]
    SLICE_X54Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 IIR0/y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR0/signal_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.504%)  route 0.130ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.664     1.765    IIR0/clk_in
    SLICE_X4Y95          FDRE                                         r  IIR0/y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  IIR0/y_reg[21]/Q
                         net (fo=3, routed)           0.130     1.995    IIR0/y[21]
    SLICE_X0Y95          FDRE                                         r  IIR0/signal_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.885     2.134    IIR0/clk_in
    SLICE_X0Y95          FDRE                                         r  IIR0/signal_out_reg[5]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.041     1.839    IIR0/signal_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.384%)  route 0.084ns (36.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.626     1.727    AD9783_inst1/clk_in
    SLICE_X18Y68         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68         FDPE (Prop_fdpe_C_Q)         0.118     1.845 r  AD9783_inst1/counter_f_reg[3]/Q
                         net (fo=6, routed)           0.084     1.930    AD9783_inst1/counter_f_reg__0[3]
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.028     1.958 r  AD9783_inst1/counter_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.958    AD9783_inst1/counter0__0[6]
    SLICE_X19Y68         FDPE                                         r  AD9783_inst1/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.844     2.093    AD9783_inst1/clk_in
    SLICE_X19Y68         FDPE                                         r  AD9783_inst1/counter_f_reg[6]/C
                         clock pessimism             -0.354     1.738    
    SLICE_X19Y68         FDPE (Hold_fdpe_C_D)         0.060     1.798    AD9783_inst1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X16Y68     AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X14Y68     AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y69     AD9783_inst1/spi_data_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X17Y67     ADC1/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X16Y66     ADC1/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X16Y66     ADC1/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X2Y87      IIR0/b1x0_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X2Y87      IIR0/b1x0_reg[20]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X21Y72     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X21Y72     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X15Y69     AD9783_inst1/spi_data_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X17Y67     ADC1/FSM_onehot_state_f_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X16Y66     ADC1/FSM_onehot_state_f_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X3Y88      IIR0/b0x1_reg[25]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X2Y87      IIR0/b1x0_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X2Y87      IIR0/b1x0_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X2Y87      IIR0/b1x0_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y87      IIR0/b1x0_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y87      IIR0/b1x0_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.361ns (9.094%)  route 3.609ns (90.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    13.707    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.935    19.715    
                         clock uncertainty           -0.035    19.679    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    19.435    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         19.435    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.361ns (9.094%)  route 3.609ns (90.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    13.707    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.935    19.715    
                         clock uncertainty           -0.035    19.679    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    19.435    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         19.435    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.361ns (9.094%)  route 3.609ns (90.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    13.707    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.935    19.715    
                         clock uncertainty           -0.035    19.679    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    19.435    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         19.435    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.361ns (9.094%)  route 3.609ns (90.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    13.707    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.935    19.715    
                         clock uncertainty           -0.035    19.679    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    19.435    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         19.435    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.361ns (9.094%)  route 3.609ns (90.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    13.707    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.935    19.715    
                         clock uncertainty           -0.035    19.679    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    19.435    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         19.435    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.361ns (9.094%)  route 3.609ns (90.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    13.707    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.935    19.715    
                         clock uncertainty           -0.035    19.679    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    19.435    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         19.435    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.361ns (9.132%)  route 3.592ns (90.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.781ns = ( 18.781 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.988    13.691    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.529    18.781    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.935    19.716    
                         clock uncertainty           -0.035    19.680    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.244    19.436    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         19.436    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.361ns (9.132%)  route 3.592ns (90.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.781ns = ( 18.781 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.988    13.691    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.529    18.781    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.935    19.716    
                         clock uncertainty           -0.035    19.680    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.244    19.436    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         19.436    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.361ns (9.218%)  route 3.555ns (90.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.951    13.654    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.935    19.714    
                         clock uncertainty           -0.035    19.678    
    SLICE_X13Y71         FDCE (Setup_fdce_C_CE)      -0.244    19.434    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         19.434    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.361ns (9.218%)  route 3.555ns (90.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    9.738ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.635     9.738    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308    10.046 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.604    10.650    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.053    10.703 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.951    13.654    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.935    19.714    
                         clock uncertainty           -0.035    19.678    
    SLICE_X13Y71         FDCE (Setup_fdce_C_CE)      -0.244    19.434    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.434    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.624     3.996    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDCE (Prop_fdce_C_Q)         0.100     4.096 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.093     4.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X18Y70         LUT3 (Prop_lut3_I2_O)        0.028     4.216 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     4.216    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.842     4.855    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.848     4.007    
    SLICE_X18Y70         FDCE (Hold_fdce_C_D)         0.087     4.094    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.094    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.171ns (72.467%)  route 0.065ns (27.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.622     3.994    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDPE (Prop_fdpe_C_Q)         0.107     4.101 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.065     4.166    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X18Y72         LUT3 (Prop_lut3_I0_O)        0.064     4.230 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     4.230    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.859     3.994    
    SLICE_X18Y72         FDPE (Hold_fdpe_C_D)         0.087     4.081    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.171ns (62.171%)  route 0.104ns (37.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.621     3.993    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y73         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.107     4.100 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/Q
                         net (fo=1, routed)           0.104     4.204    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5_n_0
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.064     4.268 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_gate/O
                         net (fo=1, routed)           0.000     4.268    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_gate_n_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.838     4.851    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.829     4.022    
    SLICE_X14Y73         FDCE (Hold_fdce_C_D)         0.087     4.109    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.109    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.648%)  route 0.106ns (47.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.621     3.993    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDCE (Prop_fdce_C_Q)         0.118     4.111 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.106     4.217    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X15Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.847     4.006    
    SLICE_X15Y72         FDPE (Hold_fdpe_C_D)         0.040     4.046    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.981%)  route 0.109ns (46.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.624     3.996    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDCE (Prop_fdce_C_Q)         0.100     4.096 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.109     4.205    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X19Y70         LUT5 (Prop_lut5_I4_O)        0.028     4.233 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     4.233    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X19Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.842     4.855    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.859     3.996    
    SLICE_X19Y70         FDCE (Hold_fdce_C_D)         0.060     4.056    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.056    
                         arrival time                           4.233    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.494%)  route 0.132ns (47.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.621     3.993    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDCE (Prop_fdce_C_Q)         0.118     4.111 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.132     4.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.028     4.271 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     4.271    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X14Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.847     4.006    
    SLICE_X14Y72         FDCE (Hold_fdce_C_D)         0.087     4.093    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.681%)  route 0.107ns (42.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDCE (Prop_fdce_C_Q)         0.118     4.113 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/Q
                         net (fo=2, routed)           0.107     4.220    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I2_O)        0.028     4.248 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     4.248    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.847     4.007    
    SLICE_X17Y71         FDCE (Hold_fdce_C_D)         0.060     4.067    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -4.067    
                         arrival time                           4.248    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.715%)  route 0.121ns (45.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDPE (Prop_fdpe_C_Q)         0.118     4.113 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.121     4.233    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I3_O)        0.028     4.261 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.261    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.848     4.006    
    SLICE_X15Y71         FDCE (Hold_fdce_C_D)         0.060     4.066    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.066    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (50.054%)  route 0.107ns (49.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.624     3.996    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDCE (Prop_fdce_C_Q)         0.107     4.103 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.107     4.209    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.847     4.007    
    SLICE_X19Y71         FDPE (Hold_fdpe_C_D)         0.005     4.012    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.012    
                         arrival time                           4.209    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.178%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.621     3.993    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDCE (Prop_fdce_C_Q)         0.118     4.111 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.139     4.250    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X18Y73         LUT3 (Prop_lut3_I2_O)        0.028     4.278 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.278    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X18Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.838     4.851    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.858     3.993    
    SLICE_X18Y73         FDCE (Hold_fdce_C_D)         0.087     4.080    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.080    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X16Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X18Y70   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X14Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y69   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y71   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y70   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y70   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y70   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y71   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X16Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X16Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X18Y70   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y69   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y69   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y71   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y71   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X18Y72   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X18Y70   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y71   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X16Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X16Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X14Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X14Y72   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X15Y72   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X14Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X14Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X14Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X12Y72   AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X16Y73   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X17Y73  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X17Y73  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X18Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X18Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X17Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X17Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X18Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X18Y73  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X17Y71  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X18Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X17Y71  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X16Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X13Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X13Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X14Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X15Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X15Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X14Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y70  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X15Y70  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X17Y73  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X13Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X15Y70  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y70  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X12Y71  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X13Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X17Y71  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X17Y71  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X16Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X19Y70  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X14Y71  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X17Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X18Y73  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X19Y73  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X18Y72  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X18Y71  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[18]/Q
                         net (fo=1, routed)           0.363     8.403    AD9783_inst1/data_in[18]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.461    12.320    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism              0.515    12.836    
                         clock uncertainty           -0.072    12.764    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D2)      -0.674    12.090    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 12.321 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[19]/Q
                         net (fo=1, routed)           0.363     8.403    AD9783_inst1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    12.321    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism              0.515    12.837    
                         clock uncertainty           -0.072    12.765    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D2)      -0.674    12.091    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.795ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.246     8.041 r  AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           0.363     8.404    AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    12.322    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.515    12.838    
                         clock uncertainty           -0.072    12.766    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.674    12.092    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.246     8.222 r  AD9783_inst1/data_in_reg[23]/Q
                         net (fo=1, routed)           0.363     8.585    AD9783_inst1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.674    12.273    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     7.977    AD9783_inst1/clkD
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.246     8.223 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=1, routed)           0.363     8.586    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    12.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.565    13.021    
                         clock uncertainty           -0.072    12.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.674    12.275    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 12.454 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.246     8.222 r  AD9783_inst1/data_in_reg[22]/Q
                         net (fo=1, routed)           0.363     8.585    AD9783_inst1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    12.454    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.565    13.020    
                         clock uncertainty           -0.072    12.948    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.674    12.274    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 12.452 - 5.000 ) 
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.688     7.974    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.246     8.220 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.363     8.583    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    12.452    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.565    13.018    
                         clock uncertainty           -0.072    12.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.674    12.272    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.246     8.221 r  AD9783_inst1/data_in_reg[25]/Q
                         net (fo=1, routed)           0.363     8.584    AD9783_inst1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.674    12.273    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.719ns = ( 12.719 - 5.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.902     8.188    AD9783_inst1/clkD
    SLICE_X0Y10          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.246     8.434 r  AD9783_inst1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.363     8.797    AD9783_inst1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.860    12.719    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism              0.512    13.232    
                         clock uncertainty           -0.072    13.160    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D2)      -0.674    12.486    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 12.451 - 5.000 ) 
    Source Clock Delay      (SCD):    7.971ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.685     7.971    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_fdre_C_Q)         0.246     8.217 r  AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           0.363     8.580    AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    12.451    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.565    13.017    
                         clock uncertainty           -0.072    12.945    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D2)      -0.674    12.271    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  3.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    AD9783_inst1/clkD
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y224         FDRE (Prop_fdre_C_Q)         0.100     3.098 r  AD9783_inst1/data_in_reg[10]/Q
                         net (fo=1, routed)           0.139     3.238    AD9783_inst1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.922     3.679    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.617     3.061    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D1)       -0.087     2.974    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.668     3.000    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.100     3.100 r  AD9783_inst1/data_in_reg[11]/Q
                         net (fo=1, routed)           0.139     3.240    AD9783_inst1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.923     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.617     3.062    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D1)       -0.087     2.975    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.670     3.002    AD9783_inst1/clkD
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y220         FDRE (Prop_fdre_C_Q)         0.100     3.102 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           0.139     3.242    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.924     3.681    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism             -0.617     3.063    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D1)       -0.087     2.976    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.715     3.047    AD9783_inst1/clkD
    SLICE_X0Y10          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100     3.147 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.139     3.287    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     3.741    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.108    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.021    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.710     3.042    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.142 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.139     3.282    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[1]/Q
                         net (fo=1, routed)           0.139     3.171    AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     3.590    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.992    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D1)       -0.087     2.905    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.680     3.012    AD9783_inst1/clkD
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.100     3.112 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=1, routed)           0.139     3.252    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.617     3.073    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     2.986    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.600     2.932    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=1, routed)           0.139     3.172    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.834     3.591    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.993    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D1)       -0.087     2.906    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.139     3.251    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     3.690    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.617     3.072    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     2.985    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.677     3.009    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.100     3.109 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=1, routed)           0.139     3.249    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     3.688    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.617     3.070    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D1)       -0.087     2.983    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    AD9783_inst1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y206    AD9783_inst1/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y210    AD9783_inst1/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y208    AD9783_inst1/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y218    AD9783_inst1/pins[8].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y216    AD9783_inst1/pins[9].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y236     AD9783_inst1/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y236     AD9783_inst1/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y208     AD9783_inst1/data_in_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y216     AD9783_inst1/data_in_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y224     AD9783_inst1/data_in_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y220     AD9783_inst1/data_in_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y18      AD9783_inst1/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y202     AD9783_inst1/data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y220     AD9783_inst1/data_in_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y198     AD9783_inst1/data_in_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y204     AD9783_inst1/data_in_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y206     AD9783_inst1/data_in_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y210     AD9783_inst1/data_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y208     AD9783_inst1/data_in_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y218     AD9783_inst1/data_in_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC1/BUFG_clkPS/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        8.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.187ns  (logic 0.269ns (22.671%)  route 0.918ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.114ns = ( 10.364 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.689    10.364    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.269    10.633 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.918    11.550    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.597    19.811    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.356    
                         clock uncertainty           -0.080    20.276    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.259    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.027ns  (logic 0.322ns (31.368%)  route 0.705ns (68.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 19.797 - 11.250 ) 
    Source Clock Delay      (SCD):    9.127ns = ( 10.377 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.269    10.646 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.705    11.350    ADC1/state
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.053    11.403 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.403    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.583    19.797    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.548    20.346    
                         clock uncertainty           -0.080    20.266    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.035    20.301    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.956ns  (logic 0.269ns (28.140%)  route 0.687ns (71.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.114ns = ( 10.364 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.689    10.364    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.269    10.633 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.687    11.319    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.594    19.808    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.353    
                         clock uncertainty           -0.080    20.273    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.256    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.871ns  (logic 0.399ns (45.786%)  route 0.472ns (54.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 19.807 - 11.250 ) 
    Source Clock Delay      (SCD):    9.127ns = ( 10.377 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.246    10.623 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.472    11.095    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.153    11.248 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    11.248    ADC1/BS_state_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.593    19.807    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.569    20.377    
                         clock uncertainty           -0.080    20.297    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.035    20.332    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.332    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.882ns  (logic 0.414ns (46.922%)  route 0.468ns (53.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 19.807 - 11.250 ) 
    Source Clock Delay      (SCD):    9.127ns = ( 10.377 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.246    10.623 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.468    11.091    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.168    11.259 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.259    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.593    19.807    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.569    20.377    
                         clock uncertainty           -0.080    20.297    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.063    20.360    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.360    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.148ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.740ns  (logic 0.269ns (36.365%)  route 0.471ns (63.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 19.803 - 11.250 ) 
    Source Clock Delay      (SCD):    9.114ns = ( 10.364 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.689    10.364    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.269    10.633 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.471    11.103    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.589    19.803    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.348    
                         clock uncertainty           -0.080    20.268    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.251    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.251    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  9.148    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.783ns  (logic 0.322ns (41.136%)  route 0.461ns (58.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 19.807 - 11.250 ) 
    Source Clock Delay      (SCD):    9.127ns = ( 10.377 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.269    10.646 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.461    11.106    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.053    11.159 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.159    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.593    19.807    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.569    20.377    
                         clock uncertainty           -0.080    20.297    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.034    20.331    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.331    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  9.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.087%)  route 0.123ns (48.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 5.403 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.123     4.939    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.028     4.967 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.967    ADC1/BS_state_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=222, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.879     5.403    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.686     4.716    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.060     4.776    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.776    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.286ns  (logic 0.130ns (45.455%)  route 0.156ns (54.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 5.403 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.100     4.816 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.156     4.972    ADC1/state
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.030     5.002 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.002    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=222, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.879     5.403    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.686     4.716    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.075     4.791    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.791    
                         arrival time                           5.002    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.071%)  route 0.156ns (54.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 5.403 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.100     4.816 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.156     4.972    ADC1/state
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.028     5.000 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.000    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=222, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.879     5.403    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.686     4.716    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.060     4.776    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.776    
                         arrival time                           5.000    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.967%)  route 0.163ns (56.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 5.393 - 1.250 ) 
    Source Clock Delay      (SCD):    3.457ns = ( 4.707 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.652     4.707    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.100     4.807 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.163     4.970    ADC1/bit_slip
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.028     4.998 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.998    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=222, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.869     5.393    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.685     4.707    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.060     4.767    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.767    
                         arrival time                           4.998    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.955%)  route 0.258ns (72.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 5.400 - 1.250 ) 
    Source Clock Delay      (SCD):    3.457ns = ( 4.707 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.652     4.707    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.100     4.807 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.258     5.065    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=222, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.876     5.400    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.743    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.810    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.810    
                         arrival time                           5.065    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.476%)  route 0.345ns (77.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.457ns = ( 4.707 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.652     4.707    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.100     4.807 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.345     5.152    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=222, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.881     5.405    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.748    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.815    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.815    
                         arrival time                           5.152    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.548ns  (logic 0.100ns (18.263%)  route 0.448ns (81.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 5.409 - 1.250 ) 
    Source Clock Delay      (SCD):    3.457ns = ( 4.707 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.652     4.707    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.100     4.807 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.448     5.255    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=222, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.885     5.409    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.752    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.819    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           5.255    
  -------------------------------------------------------------------
                         slack                                  0.436    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y84      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y84      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y75      ADC1/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y84      ADC1/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y84      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y84      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y75      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y75      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y75      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y75      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y84      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.481ns (13.671%)  route 3.037ns (86.329%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.582    10.796    counter
    SLICE_X9Y66          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.618    17.278    
                         clock uncertainty           -0.035    17.243    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.367    16.876    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.481ns (13.671%)  route 3.037ns (86.329%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.582    10.796    counter
    SLICE_X9Y66          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.618    17.278    
                         clock uncertainty           -0.035    17.243    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.367    16.876    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.481ns (13.671%)  route 3.037ns (86.329%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.582    10.796    counter
    SLICE_X9Y66          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.618    17.278    
                         clock uncertainty           -0.035    17.243    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.367    16.876    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.481ns (13.671%)  route 3.037ns (86.329%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.582    10.796    counter
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.618    17.278    
                         clock uncertainty           -0.035    17.243    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.367    16.876    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.481ns (13.824%)  route 2.999ns (86.176%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.543    10.758    counter
    SLICE_X9Y67          FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y67          FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.598    17.258    
                         clock uncertainty           -0.035    17.223    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.367    16.856    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         16.856    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.481ns (13.824%)  route 2.999ns (86.176%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.543    10.758    counter
    SLICE_X9Y67          FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y67          FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.598    17.258    
                         clock uncertainty           -0.035    17.223    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.367    16.856    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         16.856    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.481ns (13.824%)  route 2.999ns (86.176%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.543    10.758    counter
    SLICE_X9Y67          FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y67          FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.598    17.258    
                         clock uncertainty           -0.035    17.223    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.367    16.856    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         16.856    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.481ns (13.824%)  route 2.999ns (86.176%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 16.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.543    10.758    counter
    SLICE_X9Y67          FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.531    16.660    clk__0_BUFG
    SLICE_X9Y67          FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.598    17.258    
                         clock uncertainty           -0.035    17.223    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.367    16.856    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         16.856    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.481ns (14.066%)  route 2.939ns (85.934%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns = ( 16.656 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.483    10.698    counter
    SLICE_X9Y70          FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.527    16.656    clk__0_BUFG
    SLICE_X9Y70          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.598    17.254    
                         clock uncertainty           -0.035    17.219    
    SLICE_X9Y70          FDRE (Setup_fdre_C_R)       -0.367    16.852    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         16.852    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.481ns (14.066%)  route 2.939ns (85.934%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns = ( 16.656 - 10.000 ) 
    Source Clock Delay      (SCD):    7.278ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.641     7.278    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.269     7.547 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.710     8.257    counter_reg[7]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.053     8.310 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.569     8.879    counter[0]_i_19_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.053     8.932 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.696     9.628    counter[0]_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     9.681 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.480    10.161    counter[0]_i_4_n_0
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.053    10.214 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.483    10.698    counter
    SLICE_X9Y70          FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.527    16.656    clk__0_BUFG
    SLICE_X9Y70          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.598    17.254    
                         clock uncertainty           -0.035    17.219    
    SLICE_X9Y70          FDRE (Setup_fdre_C_R)       -0.367    16.852    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         16.852    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  6.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.177ns (62.726%)  route 0.105ns (37.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.624     2.805    clk__0_BUFG
    SLICE_X9Y71          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100     2.905 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.105     3.010    counter_reg[27]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.087 r  counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.087    counter_reg[24]_i_1__0_n_4
    SLICE_X9Y71          FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.842     3.469    clk__0_BUFG
    SLICE_X9Y71          FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.664     2.805    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.071     2.876    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.630     2.811    clk__0_BUFG
    SLICE_X9Y65          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.100     2.911 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.110     3.021    counter_reg[3]
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.098 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.098    counter_reg[0]_i_2_n_4
    SLICE_X9Y65          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.848     3.475    clk__0_BUFG
    SLICE_X9Y65          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.664     2.811    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.071     2.882    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.183ns (62.646%)  route 0.109ns (37.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.624     2.805    clk__0_BUFG
    SLICE_X9Y71          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100     2.905 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.109     3.014    counter_reg[24]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.097 r  counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.097    counter_reg[24]_i_1__0_n_7
    SLICE_X9Y71          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.842     3.469    clk__0_BUFG
    SLICE_X9Y71          FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.664     2.805    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.071     2.876    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.183ns (62.646%)  route 0.109ns (37.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.629     2.810    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.100     2.910 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.109     3.019    counter_reg[4]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.102 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.102    counter_reg[4]_i_1_n_7
    SLICE_X9Y66          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.847     3.474    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.664     2.810    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.071     2.881    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.177ns (60.521%)  route 0.115ns (39.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.625     2.806    clk__0_BUFG
    SLICE_X9Y70          FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.100     2.906 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.115     3.021    counter_reg[23]
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.098 r  counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.098    counter_reg[20]_i_1__0_n_4
    SLICE_X9Y70          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.843     3.470    clk__0_BUFG
    SLICE_X9Y70          FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.664     2.806    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.071     2.877    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.623     2.804    clk__0_BUFG
    SLICE_X9Y72          FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.100     2.904 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.110     3.014    counter_reg[28]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.097 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.097    counter_reg[28]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.841     3.468    clk__0_BUFG
    SLICE_X9Y72          FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.664     2.804    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.071     2.875    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.177ns (60.281%)  route 0.117ns (39.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.629     2.810    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.100     2.910 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.117     3.026    counter_reg[7]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.103 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.103    counter_reg[4]_i_1_n_4
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.847     3.474    clk__0_BUFG
    SLICE_X9Y66          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.664     2.810    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.071     2.881    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.179ns (60.840%)  route 0.115ns (39.160%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.624     2.805    clk__0_BUFG
    SLICE_X9Y71          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100     2.905 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.115     3.020    counter_reg[26]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     3.099 r  counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.099    counter_reg[24]_i_1__0_n_5
    SLICE_X9Y71          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.842     3.469    clk__0_BUFG
    SLICE_X9Y71          FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.664     2.805    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.071     2.876    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.179ns (60.590%)  route 0.116ns (39.410%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.630     2.811    clk__0_BUFG
    SLICE_X9Y65          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.100     2.911 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.116     3.027    counter_reg[2]
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     3.106 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.106    counter_reg[0]_i_2_n_5
    SLICE_X9Y65          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.848     3.475    clk__0_BUFG
    SLICE_X9Y65          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.664     2.811    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.071     2.882    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.177ns (59.489%)  route 0.121ns (40.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.628     2.809    clk__0_BUFG
    SLICE_X9Y67          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.100     2.909 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.121     3.029    counter_reg[11]
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.106 r  counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.106    counter_reg[8]_i_1__0_n_4
    SLICE_X9Y67          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.846     3.473    clk__0_BUFG
    SLICE_X9Y67          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.664     2.809    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.071     2.880    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  clk__0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X0Y74    rst_led_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y72    counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y65    counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y65    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y66    counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y66    counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y66    counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y66    counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y67    counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y74    rst_led_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y74    rst_led_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y65    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y65    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y65    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y69    counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y69    counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y69    counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y69    counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y65    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y65    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y65    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y66    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y66    counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y66    counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y66    counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y67    counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y67    counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y65    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y67    counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X22Y65     ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X16Y70     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X16Y70     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X19Y63     ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X15Y66     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X17Y73     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X15Y70     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X13Y72     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X16Y72     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X22Y65     ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X17Y71     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X17Y71     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X14Y73     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X18Y71     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.322ns (31.732%)  route 0.693ns (68.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.269    10.008 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.693    10.701    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X15Y68         LUT6 (Prop_lut6_I4_O)        0.053    10.754 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000    10.754    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.530    14.203    AD9783_inst1/clk_in
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.408    
                         clock uncertainty           -0.035    14.372    
    SLICE_X15Y68         FDCE (Setup_fdce_C_D)        0.034    14.406    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.322ns (31.795%)  route 0.691ns (68.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.269    10.008 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.691    10.699    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X15Y68         LUT6 (Prop_lut6_I4_O)        0.053    10.752 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    10.752    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.530    14.203    AD9783_inst1/clk_in
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.408    
                         clock uncertainty           -0.035    14.372    
    SLICE_X15Y68         FDCE (Setup_fdce_C_D)        0.035    14.407    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.322ns (36.312%)  route 0.565ns (63.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.269    10.008 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.565    10.573    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y68         LUT3 (Prop_lut3_I1_O)        0.053    10.626 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000    10.626    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.530    14.203    AD9783_inst1/clk_in
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.408    
                         clock uncertainty           -0.035    14.372    
    SLICE_X14Y68         FDCE (Setup_fdce_C_D)        0.071    14.443    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.334ns (37.163%)  route 0.565ns (62.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.269    10.008 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.565    10.573    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y68         LUT3 (Prop_lut3_I0_O)        0.065    10.638 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.638    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.530    14.203    AD9783_inst1/clk_in
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.408    
                         clock uncertainty           -0.035    14.372    
    SLICE_X14Y68         FDCE (Setup_fdce_C_D)        0.092    14.464    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.322ns (40.838%)  route 0.466ns (59.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.269    10.008 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.466    10.474    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X16Y68         LUT5 (Prop_lut5_I4_O)        0.053    10.527 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.527    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    14.202    AD9783_inst1/clk_in
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X16Y68         FDCE (Setup_fdce_C_D)        0.071    14.442    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.325ns (41.062%)  route 0.466ns (58.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.269    10.008 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.466    10.474    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X16Y68         LUT5 (Prop_lut5_I0_O)        0.056    10.530 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.530    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    14.202    AD9783_inst1/clk_in
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X16Y68         FDCE (Setup_fdce_C_D)        0.092    14.463    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  3.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.286ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.099%)  route 0.202ns (60.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.100     4.095 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.202     4.297    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X16Y68         LUT5 (Prop_lut5_I0_O)        0.030     4.327 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.327    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.844     2.093    AD9783_inst1/clk_in
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.945    
    SLICE_X16Y68         FDCE (Hold_fdce_C_D)         0.096     2.041    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.293ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.731%)  route 0.202ns (61.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.100     4.095 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.202     4.297    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X16Y68         LUT5 (Prop_lut5_I4_O)        0.028     4.325 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.325    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.844     2.093    AD9783_inst1/clk_in
    SLICE_X16Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.945    
    SLICE_X16Y68         FDCE (Hold_fdce_C_D)         0.087     2.032    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.330ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.129ns (34.240%)  route 0.248ns (65.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.100     4.095 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.248     4.342    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y68         LUT3 (Prop_lut3_I0_O)        0.029     4.371 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.371    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.844     2.093    AD9783_inst1/clk_in
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.945    
    SLICE_X14Y68         FDCE (Hold_fdce_C_D)         0.096     2.041    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           4.371    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.065%)  route 0.248ns (65.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.100     4.095 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.248     4.342    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y68         LUT3 (Prop_lut3_I1_O)        0.028     4.370 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.370    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.844     2.093    AD9783_inst1/clk_in
    SLICE_X14Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.945    
    SLICE_X14Y68         FDCE (Hold_fdce_C_D)         0.087     2.032    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.423ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.510%)  route 0.306ns (70.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.100     4.095 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.306     4.400    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X15Y68         LUT6 (Prop_lut6_I4_O)        0.028     4.428 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.428    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.844     2.093    AD9783_inst1/clk_in
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.945    
    SLICE_X15Y68         FDCE (Hold_fdce_C_D)         0.060     2.005    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.442%)  route 0.307ns (70.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621     1.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091     1.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494     3.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623     3.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.100     4.095 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.307     4.401    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X15Y68         LUT6 (Prop_lut6_I4_O)        0.028     4.429 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.429    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.844     2.093    AD9783_inst1/clk_in
    SLICE_X15Y68         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.945    
    SLICE_X15Y68         FDCE (Hold_fdce_C_D)         0.060     2.005    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  2.424    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.153ns  (logic 0.053ns (4.597%)  route 1.100ns (95.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.100    10.923    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I5_O)        0.053    10.976 f  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.976    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X14Y69         FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    14.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X14Y69         FDCE (Setup_fdce_C_D)        0.073    14.444    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  3.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.028ns (5.254%)  route 0.505ns (94.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.505     2.349    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I5_O)        0.028     2.377 r  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.377    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X14Y69         FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     2.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.944    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.087     2.031    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.663ns  (logic 0.573ns (34.448%)  route 1.090ns (65.552%))
  Logic Levels:           0  
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q8
                         net (fo=1, routed)           1.090    12.034    ADC1/data_out_24
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.594    14.267    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[14]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)       -0.032    14.246    ADC1/ADC1_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.555ns  (logic 0.573ns (36.849%)  route 0.982ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.982    11.925    ADC1/data_out_26
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.594    14.267    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[10]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)       -0.034    14.244    ADC1/ADC1_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.476ns  (logic 0.573ns (38.818%)  route 0.903ns (61.182%))
  Logic Levels:           0  
  Clock Path Skew:        -4.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.903    11.847    ADC1/data_out_29
    SLICE_X0Y81          FDRE                                         r  ADC1/ADC1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.590    14.263    ADC1/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC1/ADC1_out_reg[4]/C
                         clock pessimism              0.204    14.468    
                         clock uncertainty           -0.194    14.274    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)       -0.034    14.240    ADC1/ADC1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.439ns  (logic 0.573ns (39.811%)  route 0.866ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.866    11.810    ADC1/data_out_27
    SLICE_X0Y83          FDRE                                         r  ADC1/ADC1_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC1/ADC1_out_reg[8]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC1/ADC1_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.429ns  (logic 0.573ns (40.103%)  route 0.856ns (59.897%))
  Logic Levels:           0  
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.856    11.799    ADC1/data_out_25
    SLICE_X0Y82          FDRE                                         r  ADC1/ADC1_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC1/ADC1_out_reg[12]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC1/ADC1_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.406ns  (logic 0.573ns (40.757%)  route 0.833ns (59.243%))
  Logic Levels:           0  
  Clock Path Skew:        -4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.833    11.786    ADC1/p_4_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.595    14.268    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.194    14.279    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.019    14.260    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.346ns  (logic 0.573ns (42.571%)  route 0.773ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.773    11.723    ADC1/data_out_16
    SLICE_X0Y87          FDRE                                         r  ADC1/ADC1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.595    14.268    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/ADC1_out_reg[15]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.194    14.279    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.024    14.255    ADC1/ADC1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.328ns  (logic 0.573ns (43.155%)  route 0.755ns (56.845%))
  Logic Levels:           0  
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.755    11.698    ADC1/data_out_30
    SLICE_X0Y82          FDRE                                         r  ADC1/ADC1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC1/ADC1_out_reg[2]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)       -0.045    14.231    ADC1/ADC1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.336ns  (logic 0.573ns (42.897%)  route 0.763ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.763    11.706    ADC1/data_out_28
    SLICE_X0Y82          FDRE                                         r  ADC1/ADC1_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC1/ADC1_out_reg[6]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)       -0.032    14.244    ADC1/ADC1_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.259ns  (logic 0.573ns (45.495%)  route 0.686ns (54.505%))
  Logic Levels:           0  
  Clock Path Skew:        -4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.686    11.640    ADC1/p_2_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.595    14.268    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.194    14.279    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.029    14.250    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  2.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.929ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.197%)  route 0.234ns (54.803%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.234     5.147    ADC1/p_7_out
    SLICE_X0Y86          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.043     2.218    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.889%)  route 0.237ns (55.111%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.911 r  ADC1/pins[2].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.237     5.148    ADC1/data_out_19
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[9]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.043     2.218    ADC1/ADC1_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.932ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.426ns  (logic 0.193ns (45.266%)  route 0.233ns (54.734%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.911 r  ADC1/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.233     5.145    ADC1/data_out_17
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[13]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.038     2.213    ADC1/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           5.145    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.152%)  route 0.234ns (54.848%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.911 r  ADC1/pins[2].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.234     5.146    ADC1/data_out_18
    SLICE_X1Y84          FDRE                                         r  ADC1/ADC1_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.879     2.128    ADC1/clk_in
    SLICE_X1Y84          FDRE                                         r  ADC1/ADC1_out_reg[11]/C
                         clock pessimism             -0.147     1.980    
                         clock uncertainty            0.194     2.174    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.040     2.214    ADC1/ADC1_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           5.146    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.933ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.129%)  route 0.235ns (54.871%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.235     5.148    ADC1/p_6_out
    SLICE_X2Y88          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X2Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.037     2.215    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.934ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.432ns  (logic 0.193ns (44.704%)  route 0.239ns (55.296%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.911 r  ADC1/pins[2].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.239     5.150    ADC1/data_out_20
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[7]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.041     2.216    ADC1/ADC1_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           5.150    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.935ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.912%)  route 0.237ns (55.088%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.911 r  ADC1/pins[2].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.237     5.148    ADC1/data_out_21
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[5]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.038     2.213    ADC1/ADC1_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.432ns  (logic 0.193ns (44.667%)  route 0.239ns (55.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.911 r  ADC1/pins[2].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.239     5.150    ADC1/data_out_22
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC1/ADC1_out_reg[3]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.040     2.215    ADC1/ADC1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           5.150    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.476ns  (logic 0.193ns (40.567%)  route 0.283ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.911 r  ADC1/pins[2].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.283     5.194    ADC1/data_out_23
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X1Y85          FDRE                                         r  ADC1/ADC1_out_reg[1]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.043     2.218    ADC1/ADC1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.978ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.471ns  (logic 0.193ns (40.993%)  route 0.278ns (59.007%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.278     5.191    ADC1/p_3_out
    SLICE_X0Y86          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.880     2.129    ADC1/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.038     2.213    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           5.191    
  -------------------------------------------------------------------
                         slack                                  2.978    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        0.983ns  (logic 0.053ns (5.393%)  route 0.930ns (94.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.538ns = ( 9.538 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 f  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.930    10.467    rstLEDclk/clk__0
    SLICE_X55Y146        LUT5 (Prop_lut5_I4_O)        0.053    10.520 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    10.520    rstLEDclk/div_clk_i_1_n_0
    SLICE_X55Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X55Y146        FDRE (Setup_fdre_C_D)        0.034    14.156    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  3.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.028ns (6.515%)  route 0.402ns (93.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.402     2.144    rstLEDclk/clk__0
    SLICE_X55Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.172 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.172    rstLEDclk/div_clk_i_1_n_0
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X55Y146        FDRE (Hold_fdre_C_D)         0.060     1.901    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.413ns  (logic 0.053ns (3.752%)  route 1.360ns (96.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.903    13.498    AD9783_inst1/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.551 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.457    14.008    AD9783_inst1/rst_out1_out
    SLICE_X14Y70         FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.528    14.201    AD9783_inst1/clk_in
    SLICE_X14Y70         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.406    
                         clock uncertainty           -0.035    14.370    
    SLICE_X14Y70         FDRE (Setup_fdre_C_CE)      -0.219    14.151    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.292ns  (logic 0.053ns (4.102%)  route 1.239ns (95.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.953    13.548    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.053    13.601 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.286    13.887    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    14.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X15Y69         FDRE (Setup_fdre_C_CE)      -0.244    14.127    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.292ns  (logic 0.053ns (4.102%)  route 1.239ns (95.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.953    13.548    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.053    13.601 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.286    13.887    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    14.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X15Y69         FDRE (Setup_fdre_C_CE)      -0.244    14.127    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.292ns  (logic 0.053ns (4.102%)  route 1.239ns (95.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.953    13.548    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.053    13.601 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.286    13.887    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    14.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X15Y69         FDRE (Setup_fdre_C_CE)      -0.244    14.127    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.292ns  (logic 0.053ns (4.102%)  route 1.239ns (95.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.953    13.548    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.053    13.601 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.286    13.887    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    14.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X15Y69         FDRE (Setup_fdre_C_CE)      -0.244    14.127    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.339ns  (logic 0.053ns (3.957%)  route 1.286ns (96.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.286    13.881    ADC1/rst_in
    SLICE_X19Y66         LUT6 (Prop_lut6_I4_O)        0.053    13.934 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.934    ADC1/spi_data[8]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.531    14.204    ADC1/clk_in
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.409    
                         clock uncertainty           -0.035    14.373    
    SLICE_X19Y66         FDRE (Setup_fdre_C_D)        0.035    14.408    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.338ns  (logic 0.053ns (3.961%)  route 1.285ns (96.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.285    13.880    ADC1/rst_in
    SLICE_X19Y66         LUT6 (Prop_lut6_I4_O)        0.053    13.933 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.933    ADC1/spi_data[7]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.531    14.204    ADC1/clk_in
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.409    
                         clock uncertainty           -0.035    14.373    
    SLICE_X19Y66         FDRE (Setup_fdre_C_D)        0.034    14.407    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.331ns  (logic 0.053ns (3.983%)  route 1.278ns (96.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.278    13.873    ADC1/rst_in
    SLICE_X17Y66         LUT6 (Prop_lut6_I4_O)        0.053    13.926 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.926    ADC1/spi_data[9]_i_1_n_0
    SLICE_X17Y66         FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.531    14.204    ADC1/clk_in
    SLICE_X17Y66         FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism              0.204    14.409    
                         clock uncertainty           -0.035    14.373    
    SLICE_X17Y66         FDRE (Setup_fdre_C_D)        0.035    14.408    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.028ns (4.636%)  route 0.576ns (95.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.468     3.401    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.028     3.429 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.108     3.537    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         f  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     2.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.944    
    SLICE_X15Y69         FDRE (Hold_fdre_C_CE)        0.010     1.954    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.028ns (4.636%)  route 0.576ns (95.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.468     3.401    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.028     3.429 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.108     3.537    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         f  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     2.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.944    
    SLICE_X15Y69         FDRE (Hold_fdre_C_CE)        0.010     1.954    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.028ns (4.636%)  route 0.576ns (95.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.468     3.401    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.028     3.429 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.108     3.537    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         f  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     2.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.944    
    SLICE_X15Y69         FDRE (Hold_fdre_C_CE)        0.010     1.954    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.028ns (4.636%)  route 0.576ns (95.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.468     3.401    AD9783_inst1/rst_in
    SLICE_X15Y69         LUT5 (Prop_lut5_I4_O)        0.028     3.429 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.108     3.537    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X15Y69         FDRE                                         f  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     2.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.944    
    SLICE_X15Y69         FDRE (Hold_fdre_C_CE)        0.010     1.954    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.028ns (4.102%)  route 0.655ns (95.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.655     3.587    ADC1/rst_in
    SLICE_X17Y66         LUT6 (Prop_lut6_I4_O)        0.028     3.615 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.615    ADC1/spi_data[9]_i_1_n_0
    SLICE_X17Y66         FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.846     2.095    ADC1/clk_in
    SLICE_X17Y66         FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.947    
    SLICE_X17Y66         FDRE (Hold_fdre_C_D)         0.060     2.007    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.028ns (4.080%)  route 0.658ns (95.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.658     3.591    ADC1/rst_in
    SLICE_X19Y66         LUT6 (Prop_lut6_I4_O)        0.028     3.619 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.619    ADC1/spi_data[8]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.846     2.095    ADC1/clk_in
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.947    
    SLICE_X19Y66         FDRE (Hold_fdre_C_D)         0.060     2.007    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.028ns (4.075%)  route 0.659ns (95.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.659     3.592    ADC1/rst_in
    SLICE_X19Y66         LUT6 (Prop_lut6_I4_O)        0.028     3.620 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.620    ADC1/spi_data[7]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.846     2.095    ADC1/clk_in
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.947    
    SLICE_X19Y66         FDRE (Hold_fdre_C_D)         0.060     2.007    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.028ns (4.200%)  route 0.639ns (95.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.451     3.384    AD9783_inst1/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.412 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.188     3.599    AD9783_inst1/rst_out1_out
    SLICE_X14Y70         FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.842     2.091    AD9783_inst1/clk_in
    SLICE_X14Y70         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     1.943    
    SLICE_X14Y70         FDRE (Hold_fdre_C_CE)        0.030     1.973    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  1.626    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 0.442ns (4.646%)  route 9.071ns (95.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.348     5.132    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.185 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506     5.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389     6.080 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           9.071    15.151    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y72         LUT3 (Prop_lut3_I1_O)        0.053    15.204 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    15.204    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.525    18.777    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.945    
    SLICE_X18Y72         FDPE (Setup_fdpe_C_D)        0.071    19.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 0.442ns (4.665%)  route 9.034ns (95.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.348     5.132    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.185 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506     5.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389     6.080 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           9.034    15.114    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I1_O)        0.053    15.167 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    15.167    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X17Y71         FDCE (Setup_fdce_C_D)        0.034    18.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -15.167    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 0.457ns (4.965%)  route 8.748ns (95.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.348     5.132    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.185 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506     5.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389     6.080 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.350    14.430    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.068    14.498 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.398    14.896    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Setup_fdpe_C_D)       -0.153    18.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.793    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 0.457ns (5.044%)  route 8.604ns (94.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.348     5.132    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.185 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506     5.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389     6.080 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.350    14.430    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.068    14.498 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.254    14.752    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Setup_fdce_C_D)       -0.128    18.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -14.752    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 0.442ns (4.818%)  route 8.733ns (95.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.348     5.132    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.185 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506     5.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389     6.080 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.350    14.430    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.053    14.483 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.383    14.865    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X18Y70         FDCE (Setup_fdce_C_D)        0.002    18.949    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                         -14.865    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 0.415ns (4.753%)  route 8.317ns (95.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.348     5.132    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.185 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.517     5.703    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y73         LDCE (EnToQ_ldce_G_Q)        0.349     6.052 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           7.969    14.021    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X18Y73         LUT3 (Prop_lut3_I1_O)        0.066    14.087 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.348    14.435    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X16Y73         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.524    18.776    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y73         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.944    
    SLICE_X16Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    18.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -14.435    
  -------------------------------------------------------------------
                         slack                                  4.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.154ns (3.751%)  route 3.951ns (96.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.143     1.969    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     1.997 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.226     2.223    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y73         LDCE (EnToQ_ldce_G_Q)        0.128     2.351 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           3.808     6.160    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X18Y73         LUT3 (Prop_lut3_I1_O)        0.026     6.186 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.143     6.328    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X16Y73         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.838     4.851    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y73         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     4.704    
    SLICE_X16Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     4.766    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.766    
                         arrival time                           6.328    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.785ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.172ns (4.029%)  route 4.097ns (95.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.143     1.969    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     1.997 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.220     2.217    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.143     2.360 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           3.990     6.349    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.029     6.378 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.107     6.486    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X18Y71         FDCE (Hold_fdce_C_D)        -0.006     4.701    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           6.486    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.793ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.171ns (3.953%)  route 4.155ns (96.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.143     1.969    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     1.997 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.220     2.217    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.143     2.360 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           3.990     6.349    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.028     6.377 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.165     6.542    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.842     4.855    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     4.708    
    SLICE_X18Y70         FDCE (Hold_fdce_C_D)         0.042     4.750    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.750    
                         arrival time                           6.542    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.836ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.172ns (3.979%)  route 4.151ns (96.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.143     1.969    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     1.997 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.220     2.217    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.143     2.360 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           3.990     6.349    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.029     6.378 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.161     6.539    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Hold_fdpe_C_D)        -0.003     4.704    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           6.539    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.171ns (3.821%)  route 4.305ns (96.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.143     1.969    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     1.997 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.220     2.217    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.143     2.360 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.305     6.664    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I1_O)        0.028     6.692 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     6.692    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X17Y71         FDCE (Hold_fdce_C_D)         0.060     4.767    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.767    
                         arrival time                           6.692    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.171ns (3.797%)  route 4.333ns (96.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.143     1.969    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     1.997 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.220     2.217    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.143     2.360 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.333     6.693    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y72         LUT3 (Prop_lut3_I1_O)        0.028     6.721 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     6.721    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     4.706    
    SLICE_X18Y72         FDPE (Hold_fdpe_C_D)         0.087     4.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           6.721    
  -------------------------------------------------------------------
                         slack                                  1.928    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.417ns (6.034%)  route 6.493ns (93.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    6.797ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.246     4.762 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.257     5.019    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.158     5.177 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.620     6.797    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         LDCE (EnToQ_ldce_G_Q)        0.349     7.146 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           6.142    13.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I1_O)        0.068    13.356 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.351    13.707    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)       -0.128    18.818    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  5.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.160ns (4.861%)  route 3.131ns (95.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.091     1.817 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.113     1.930    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.066     1.996 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.766     2.763    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         LDCE (EnToQ_ldce_G_Q)        0.128     2.891 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           2.987     5.878    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I1_O)        0.032     5.910 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.144     6.054    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.706    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)        -0.006     4.700    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.700    
                         arrival time                           6.054    
  -------------------------------------------------------------------
                         slack                                  1.354    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.255ns  (logic 0.106ns (1.461%)  route 7.149ns (98.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.775ns = ( 18.775 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.236    13.060    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.053    13.113 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.838    14.950    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.053    15.003 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           2.075    17.079    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.523    18.775    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y74         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    18.979    
                         clock uncertainty           -0.035    18.943    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.219    18.724    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -17.079    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.167ns  (logic 0.053ns (0.739%)  route 7.114ns (99.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    16.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    18.984    
                         clock uncertainty           -0.035    18.948    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    18.704    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.167ns  (logic 0.053ns (0.739%)  route 7.114ns (99.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    16.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    18.984    
                         clock uncertainty           -0.035    18.948    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    18.704    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.167ns  (logic 0.053ns (0.739%)  route 7.114ns (99.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    16.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    18.984    
                         clock uncertainty           -0.035    18.948    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    18.704    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.167ns  (logic 0.053ns (0.739%)  route 7.114ns (99.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    16.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    18.984    
                         clock uncertainty           -0.035    18.948    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    18.704    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.167ns  (logic 0.053ns (0.739%)  route 7.114ns (99.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    16.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    18.984    
                         clock uncertainty           -0.035    18.948    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    18.704    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.167ns  (logic 0.053ns (0.739%)  route 7.114ns (99.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.780ns = ( 18.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.004    16.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.528    18.780    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    18.984    
                         clock uncertainty           -0.035    18.948    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.244    18.704    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.151ns  (logic 0.053ns (0.741%)  route 7.098ns (99.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.781ns = ( 18.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.988    16.974    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.529    18.781    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    18.985    
                         clock uncertainty           -0.035    18.949    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.244    18.705    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.151ns  (logic 0.053ns (0.741%)  route 7.098ns (99.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.781ns = ( 18.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.988    16.974    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.529    18.781    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    18.985    
                         clock uncertainty           -0.035    18.949    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.244    18.705    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.114ns  (logic 0.053ns (0.745%)  route 7.061ns (99.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.110    13.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.053    13.986 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.951    16.937    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X13Y71         FDCE (Setup_fdce_C_CE)      -0.244    18.703    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -16.937    
  -------------------------------------------------------------------
                         slack                                  1.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.171ns (40.334%)  route 0.253ns (59.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.415     3.260    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT2 (Prop_lut2_I0_O)        0.028     3.288 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473     4.760    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143     4.903 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.253     5.156    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.028     5.184 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     5.184    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     4.707    
    SLICE_X15Y71         FDCE (Hold_fdce_C_D)         0.060     4.767    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.767    
                         arrival time                           5.184    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.171ns (39.057%)  route 0.267ns (60.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.415     3.260    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT2 (Prop_lut2_I0_O)        0.028     3.288 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473     4.760    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143     4.903 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.267     5.170    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.028     5.198 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.198    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     4.707    
    SLICE_X15Y71         FDCE (Hold_fdce_C_D)         0.061     4.768    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.171ns (34.840%)  route 0.320ns (65.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.415     3.260    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT2 (Prop_lut2_I0_O)        0.028     3.288 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473     4.760    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143     4.903 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.320     5.223    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.028     5.251 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.251    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     4.707    
    SLICE_X15Y71         FDCE (Hold_fdce_C_D)         0.060     4.767    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.767    
                         arrival time                           5.251    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.171ns (35.387%)  route 0.312ns (64.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.415     3.260    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT2 (Prop_lut2_I0_O)        0.028     3.288 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473     4.760    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143     4.903 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.207     5.111    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I3_O)        0.028     5.139 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.105     5.243    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X14Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X14Y71         FDPE (Hold_fdpe_C_D)         0.037     4.744    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.744    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.056ns (1.647%)  route 3.344ns (98.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.524     3.368    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.028     3.396 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.934     4.330    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.028     4.358 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           0.885     5.244    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X12Y72         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.706    
    SLICE_X12Y72         FDRE (Hold_fdre_C_CE)        0.030     4.736    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.028ns (0.824%)  route 3.371ns (99.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.924     3.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.028     3.796 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.447     5.243    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     4.707    
    SLICE_X13Y71         FDCE (Hold_fdce_C_CE)        0.010     4.717    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.028ns (0.824%)  route 3.371ns (99.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.924     3.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.028     3.796 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.447     5.243    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     4.707    
    SLICE_X13Y71         FDCE (Hold_fdce_C_CE)        0.010     4.717    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.028ns (0.824%)  route 3.371ns (99.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.924     3.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.028     3.796 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.447     5.243    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     4.707    
    SLICE_X13Y71         FDCE (Hold_fdce_C_CE)        0.010     4.717    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.028ns (0.824%)  route 3.371ns (99.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.924     3.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.028     3.796 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.447     5.243    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     4.707    
    SLICE_X13Y71         FDCE (Hold_fdce_C_CE)        0.010     4.717    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.028ns (0.816%)  route 3.403ns (99.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     1.844 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.924     3.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.028     3.796 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.479     5.275    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y69         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.843     4.856    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y69         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     4.709    
    SLICE_X13Y69         FDCE (Hold_fdce_C_CE)        0.010     4.719    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           5.275    
  -------------------------------------------------------------------
                         slack                                  0.556    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           31  Failing Endpoints,  Worst Slack       -5.352ns,  Total Violation      -80.383ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.352ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.148ns  (logic 0.442ns (5.424%)  route 7.706ns (94.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    11.222ns = ( 16.222 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         3.057    15.652    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    15.705 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.517    16.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y70         LDCE (EnToQ_ldce_G_Q)        0.389    16.611 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=1, routed)           7.706    24.318    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X18Y70         LUT3 (Prop_lut3_I1_O)        0.053    24.371 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    24.371    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X18Y70         FDCE (Setup_fdce_C_D)        0.071    19.018    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.018    
                         arrival time                         -24.371    
  -------------------------------------------------------------------
                         slack                                 -5.352    

Slack (VIOLATED) :        -4.861ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.513ns  (logic 0.442ns (4.646%)  route 9.071ns (95.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.365ns = ( 14.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.211    13.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.859 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506    14.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389    14.754 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           9.071    23.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y72         LUT3 (Prop_lut3_I1_O)        0.053    23.878 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    23.878    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.525    18.777    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.945    
    SLICE_X18Y72         FDPE (Setup_fdpe_C_D)        0.071    19.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -23.878    
  -------------------------------------------------------------------
                         slack                                 -4.861    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.476ns  (logic 0.442ns (4.665%)  route 9.034ns (95.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    9.365ns = ( 14.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.211    13.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.859 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506    14.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389    14.754 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           9.034    23.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I1_O)        0.053    23.840 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    23.840    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X17Y71         FDCE (Setup_fdce_C_D)        0.034    18.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -23.840    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.776ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.205ns  (logic 0.457ns (4.965%)  route 8.748ns (95.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    9.365ns = ( 14.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.211    13.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.859 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506    14.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389    14.754 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.350    23.103    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.068    23.171 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.398    23.569    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Setup_fdpe_C_D)       -0.153    18.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.793    
                         arrival time                         -23.569    
  -------------------------------------------------------------------
                         slack                                 -4.776    

Slack (VIOLATED) :        -4.607ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.061ns  (logic 0.457ns (5.044%)  route 8.604ns (94.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    9.365ns = ( 14.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.211    13.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.859 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506    14.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389    14.754 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.350    23.103    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.068    23.171 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.254    23.426    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Setup_fdce_C_D)       -0.128    18.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -23.426    
  -------------------------------------------------------------------
                         slack                                 -4.607    

Slack (VIOLATED) :        -4.590ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.175ns  (logic 0.442ns (4.818%)  route 8.733ns (95.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    9.365ns = ( 14.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.211    13.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.859 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506    14.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         LDCE (EnToQ_ldce_G_Q)        0.389    14.754 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.350    23.103    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X18Y71         LUT3 (Prop_lut3_I1_O)        0.053    23.156 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.383    23.539    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X18Y70         FDCE (Setup_fdce_C_D)        0.002    18.949    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                         -23.539    
  -------------------------------------------------------------------
                         slack                                 -4.590    

Slack (VIOLATED) :        -4.305ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.732ns  (logic 0.415ns (4.753%)  route 8.317ns (95.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 14.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.211    13.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.859 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.517    14.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y73         LDCE (EnToQ_ldce_G_Q)        0.349    14.725 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           7.969    22.695    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X18Y73         LUT3 (Prop_lut3_I1_O)        0.066    22.761 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.348    23.108    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X16Y73         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.524    18.776    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y73         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.944    
    SLICE_X16Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    18.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -23.108    
  -------------------------------------------------------------------
                         slack                                 -4.305    

Slack (VIOLATED) :        -3.367ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.910ns  (logic 0.417ns (6.034%)  route 6.493ns (93.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    10.275ns = ( 15.275 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.007    13.602    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.053    13.655 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.620    15.275    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         LDCE (EnToQ_ldce_G_Q)        0.349    15.624 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           6.142    21.767    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I1_O)        0.068    21.835 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.351    22.186    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)       -0.128    18.818    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -22.186    
  -------------------------------------------------------------------
                         slack                                 -3.367    

Slack (VIOLATED) :        -3.335ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.985ns  (logic 0.405ns (5.072%)  route 7.580ns (94.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    9.147ns = ( 14.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.091    13.686    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.739 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.409    14.147    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         LDCE (EnToQ_ldce_G_Q)        0.349    14.496 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           7.098    21.595    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X19Y71         LUT3 (Prop_lut3_I1_O)        0.056    21.651 r  AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0/O
                         net (fo=2, routed)           0.482    22.133    AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Setup_fdpe_C_D)       -0.149    18.797    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -22.133    
  -------------------------------------------------------------------
                         slack                                 -3.335    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.985ns  (logic 0.405ns (5.072%)  route 7.580ns (94.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    9.147ns = ( 14.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.091    13.686    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.053    13.739 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.409    14.147    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         LDCE (EnToQ_ldce_G_Q)        0.349    14.496 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           7.098    21.595    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X19Y71         LUT3 (Prop_lut3_I1_O)        0.056    21.651 r  AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0/O
                         net (fo=2, routed)           0.482    22.133    AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0_n_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Setup_fdce_C_D)       -0.124    18.822    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                         -22.133    
  -------------------------------------------------------------------
                         slack                                 -3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.056ns (2.009%)  route 2.732ns (97.991%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.912     3.845    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.028     3.873 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.934     4.807    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.028     4.835 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           0.885     5.721    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X12Y72         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X12Y72         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.706    
    SLICE_X12Y72         FDRE (Hold_fdre_C_CE)        0.030     4.736    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.056ns (1.982%)  route 2.770ns (98.018%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.912     3.845    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.028     3.873 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.933     4.806    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.924     5.758    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X13Y74         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.837     4.850    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X13Y74         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.703    
    SLICE_X13Y74         FDRE (Hold_fdre_C_CE)        0.010     4.713    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.713    
                         arrival time                           5.758    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.056ns (1.932%)  route 2.843ns (98.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.912     3.845    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.028     3.873 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.925     4.798    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.028     4.826 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.005     5.831    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X14Y74         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.837     4.850    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y74         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.703    
    SLICE_X14Y74         FDRE (Hold_fdre_C_CE)        0.030     4.733    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           5.831    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             5.651ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.171ns (40.334%)  route 0.253ns (59.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    5.029ns = ( 10.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.595     8.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     8.556 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473    10.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143    10.172 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.253    10.425    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.028    10.453 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    10.453    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     4.707    
                         clock uncertainty            0.035     4.742    
    SLICE_X15Y71         FDCE (Hold_fdce_C_D)         0.060     4.802    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                          10.453    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.664ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.171ns (39.057%)  route 0.267ns (60.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    5.029ns = ( 10.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.595     8.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     8.556 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473    10.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143    10.172 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.267    10.439    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.028    10.467 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.467    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     4.707    
                         clock uncertainty            0.035     4.742    
    SLICE_X15Y71         FDCE (Hold_fdce_C_D)         0.061     4.803    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.803    
                         arrival time                          10.467    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.718ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.491ns  (logic 0.171ns (34.840%)  route 0.320ns (65.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    5.029ns = ( 10.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.595     8.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     8.556 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473    10.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143    10.172 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.320    10.492    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.028    10.520 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.520    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     4.707    
                         clock uncertainty            0.035     4.742    
    SLICE_X15Y71         FDCE (Hold_fdce_C_D)         0.060     4.802    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                          10.520    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.733ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.483ns  (logic 0.171ns (35.387%)  route 0.312ns (64.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    5.029ns = ( 10.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.595     8.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     8.556 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473    10.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143    10.172 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.207    10.379    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I3_O)        0.028    10.407 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.105    10.512    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X14Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     4.707    
                         clock uncertainty            0.035     4.742    
    SLICE_X14Y71         FDPE (Hold_fdpe_C_D)         0.037     4.779    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                          10.512    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.838ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.588ns  (logic 0.171ns (29.094%)  route 0.417ns (70.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    5.029ns = ( 10.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.595     8.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     8.556 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473    10.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143    10.172 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.207    10.379    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I3_O)        0.028    10.407 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.209    10.616    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X16Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.147     4.707    
                         clock uncertainty            0.035     4.742    
    SLICE_X16Y71         FDCE (Hold_fdce_C_D)         0.037     4.779    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                          10.616    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.923ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.664ns  (logic 0.171ns (25.772%)  route 0.493ns (74.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    5.029ns = ( 10.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.595     8.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     8.556 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473    10.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143    10.172 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.327    10.498    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I3_O)        0.028    10.526 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.166    10.692    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.838     4.851    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.147     4.704    
                         clock uncertainty            0.035     4.739    
    SLICE_X14Y73         FDCE (Hold_fdce_C_CE)        0.030     4.769    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.769    
                         arrival time                          10.692    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.664ns  (logic 0.171ns (25.772%)  route 0.493ns (74.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    5.029ns = ( 10.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.595     8.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     8.556 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.473    10.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         LDCE (EnToQ_ldce_G_Q)        0.143    10.172 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.327    10.498    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I3_O)        0.028    10.526 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.166    10.692    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.838     4.851    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.147     4.704    
                         clock uncertainty            0.035     4.739    
    SLICE_X14Y73         FDCE (Hold_fdce_C_CE)        0.030     4.769    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -4.769    
                         arrival time                          10.692    
  -------------------------------------------------------------------
                         slack                                  5.923    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.322ns (4.867%)  route 6.294ns (95.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.708     4.586    IIR0/clk_in
    SLICE_X0Y95          FDRE                                         r  IIR0/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  IIR0/signal_out_reg[4]/Q
                         net (fo=2, routed)           6.294    11.148    IIR0/D[20]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.053    11.201 r  IIR0/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000    11.201    AD9783_inst1/D[4]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)        0.035    12.438    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.322ns (4.851%)  route 6.316ns (95.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.369ns = ( 12.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.513     4.391    IIR0/clk_in
    SLICE_X0Y100         FDRE                                         r  IIR0/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.269     4.660 f  IIR0/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.316    10.975    IIR0/D[26]
    SLICE_X0Y224         LUT1 (Prop_lut1_I0_O)        0.053    11.028 r  IIR0/data_in[10]_i_1/O
                         net (fo=1, routed)           0.000    11.028    AD9783_inst1/D[10]
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.510    12.369    AD9783_inst1/clkD
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism              0.204    12.574    
                         clock uncertainty           -0.186    12.388    
    SLICE_X0Y224         FDRE (Setup_fdre_C_D)        0.035    12.423    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 0.269ns (4.226%)  route 6.096ns (95.774%))
  Logic Levels:           0  
  Clock Path Skew:        3.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.708     4.586    IIR0/clk_in
    SLICE_X0Y95          FDRE                                         r  IIR0/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  IIR0/signal_out_reg[4]/Q
                         net (fo=2, routed)           6.096    10.950    AD9783_inst1/D[20]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.020    12.383    AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.322ns (5.179%)  route 5.895ns (94.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 12.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.708     4.586    IIR0/clk_in
    SLICE_X0Y95          FDRE                                         r  IIR0/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  IIR0/signal_out_reg[3]/Q
                         net (fo=2, routed)           5.895    10.750    IIR0/D[19]
    SLICE_X0Y198         LUT1 (Prop_lut1_I0_O)        0.053    10.803 r  IIR0/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000    10.803    AD9783_inst1/D[3]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.253    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism              0.204    12.458    
                         clock uncertainty           -0.186    12.272    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)        0.035    12.307    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.322ns (5.296%)  route 5.758ns (94.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.708     4.586    IIR0/clk_in
    SLICE_X1Y94          FDRE                                         r  IIR0/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  IIR0/signal_out_reg[0]/Q
                         net (fo=2, routed)           5.758    10.612    IIR0/D[16]
    SLICE_X0Y194         LUT1 (Prop_lut1_I0_O)        0.053    10.665 r  IIR0/data_in[0]_i_1/O
                         net (fo=1, routed)           0.000    10.665    AD9783_inst1/D[0]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y194         FDRE (Setup_fdre_C_D)        0.035    12.306    AD9783_inst1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.269ns (4.248%)  route 6.064ns (95.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.369ns = ( 12.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.513     4.391    IIR0/clk_in
    SLICE_X0Y100         FDRE                                         r  IIR0/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.269     4.660 r  IIR0/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.064    10.723    AD9783_inst1/D[26]
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.510    12.369    AD9783_inst1/clkD
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
                         clock pessimism              0.204    12.574    
                         clock uncertainty           -0.186    12.388    
    SLICE_X0Y224         FDRE (Setup_fdre_C_D)       -0.020    12.368    AD9783_inst1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.322ns (5.213%)  route 5.855ns (94.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 12.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.709     4.587    IIR0/clk_in
    SLICE_X0Y99          FDRE                                         r  IIR0/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.269     4.856 f  IIR0/signal_out_reg[12]/Q
                         net (fo=2, routed)           5.855    10.710    IIR0/D[28]
    SLICE_X0Y236         LUT1 (Prop_lut1_I0_O)        0.053    10.763 r  IIR0/data_in[12]_i_1/O
                         net (fo=1, routed)           0.000    10.763    AD9783_inst1/D[12]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.521    12.380    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism              0.204    12.585    
                         clock uncertainty           -0.186    12.399    
    SLICE_X0Y236         FDRE (Setup_fdre_C_D)        0.035    12.434    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.269ns (4.529%)  route 5.670ns (95.471%))
  Logic Levels:           0  
  Clock Path Skew:        2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 12.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.708     4.586    IIR0/clk_in
    SLICE_X0Y95          FDRE                                         r  IIR0/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  IIR0/signal_out_reg[3]/Q
                         net (fo=2, routed)           5.670    10.524    AD9783_inst1/D[19]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.253    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism              0.204    12.458    
                         clock uncertainty           -0.186    12.272    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)       -0.020    12.252    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.269ns (4.615%)  route 5.560ns (95.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.708     4.586    IIR0/clk_in
    SLICE_X1Y94          FDRE                                         r  IIR0/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  IIR0/signal_out_reg[0]/Q
                         net (fo=2, routed)           5.560    10.414    AD9783_inst1/D[16]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[18]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y194         FDRE (Setup_fdre_C_D)       -0.020    12.251    AD9783_inst1/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 IIR0/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.269ns (4.539%)  route 5.657ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 12.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.709     4.587    IIR0/clk_in
    SLICE_X0Y99          FDRE                                         r  IIR0/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  IIR0/signal_out_reg[12]/Q
                         net (fo=2, routed)           5.657    10.513    AD9783_inst1/D[28]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.521    12.380    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
                         clock pessimism              0.204    12.585    
                         clock uncertainty           -0.186    12.399    
    SLICE_X0Y236         FDRE (Setup_fdre_C_D)       -0.020    12.379    AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  1.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.216ns (5.503%)  route 3.709ns (94.497%))
  Logic Levels:           0  
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.977ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598     4.271    IIR0/clk_in
    SLICE_X3Y94          FDRE                                         r  IIR0/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  IIR0/signal_out_reg[2]/Q
                         net (fo=2, routed)           3.709     8.196    AD9783_inst1/D[18]
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     7.977    AD9783_inst1/clkD
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
                         clock pessimism             -0.204     7.772    
                         clock uncertainty            0.186     7.958    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.158     8.116    AD9783_inst1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -8.116    
                         arrival time                           8.196    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.258ns (6.443%)  route 3.747ns (93.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.968ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.599     4.272    IIR0/clk_in
    SLICE_X0Y99          FDRE                                         r  IIR0/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.216     4.488 f  IIR0/signal_out_reg[9]/Q
                         net (fo=2, routed)           3.747     8.235    IIR0/D[25]
    SLICE_X0Y216         LUT1 (Prop_lut1_I0_O)        0.042     8.277 r  IIR0/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     8.277    AD9783_inst1/D[9]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.682     7.968    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism             -0.204     7.763    
                         clock uncertainty            0.186     7.949    
    SLICE_X0Y216         FDRE (Hold_fdre_C_D)         0.216     8.165    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.165    
                         arrival time                           8.277    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.216ns (5.463%)  route 3.738ns (94.537%))
  Logic Levels:           0  
  Clock Path Skew:        3.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.963ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.599     4.272    IIR0/clk_in
    SLICE_X0Y99          FDRE                                         r  IIR0/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  IIR0/signal_out_reg[13]/Q
                         net (fo=2, routed)           3.738     8.226    AD9783_inst1/D[29]
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.677     7.963    AD9783_inst1/clkD
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
                         clock pessimism             -0.204     7.758    
                         clock uncertainty            0.186     7.944    
    SLICE_X0Y220         FDRE (Hold_fdre_C_D)         0.158     8.102    AD9783_inst1/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -8.102    
                         arrival time                           8.226    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.216ns (5.465%)  route 3.736ns (94.535%))
  Logic Levels:           0  
  Clock Path Skew:        3.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.960ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.599     4.272    IIR0/clk_in
    SLICE_X1Y99          FDRE                                         r  IIR0/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  IIR0/signal_out_reg[11]/Q
                         net (fo=2, routed)           3.736     8.225    AD9783_inst1/D[27]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.674     7.960    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism             -0.204     7.755    
                         clock uncertainty            0.186     7.941    
    SLICE_X0Y222         FDRE (Hold_fdre_C_D)         0.158     8.099    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.099    
                         arrival time                           8.225    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.258ns (6.098%)  route 3.973ns (93.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.179ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598     4.271    IIR0/clk_in
    SLICE_X0Y96          FDRE                                         r  IIR0/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.216     4.487 f  IIR0/signal_out_reg[15]/Q
                         net (fo=2, routed)           3.973     8.460    IIR0/D[31]
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.042     8.502 r  IIR0/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000     8.502    AD9783_inst1/D[15]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.893     8.179    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism             -0.204     7.974    
                         clock uncertainty            0.186     8.160    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.216     8.376    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.376    
                         arrival time                           8.502    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.216ns (5.171%)  route 3.962ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.179ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598     4.271    IIR0/clk_in
    SLICE_X0Y96          FDRE                                         r  IIR0/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  IIR0/signal_out_reg[15]/Q
                         net (fo=2, routed)           3.962     8.449    AD9783_inst1/D[31]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.893     8.179    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
                         clock pessimism             -0.204     7.974    
                         clock uncertainty            0.186     8.160    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.158     8.318    AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -8.318    
                         arrival time                           8.449    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.258ns (6.372%)  route 3.791ns (93.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.977ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.598     4.271    IIR0/clk_in
    SLICE_X3Y94          FDRE                                         r  IIR0/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.216     4.487 f  IIR0/signal_out_reg[2]/Q
                         net (fo=2, routed)           3.791     8.278    IIR0/D[18]
    SLICE_X0Y202         LUT1 (Prop_lut1_I0_O)        0.042     8.320 r  IIR0/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     8.320    AD9783_inst1/D[2]
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     7.977    AD9783_inst1/clkD
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
                         clock pessimism             -0.204     7.772    
                         clock uncertainty            0.186     7.958    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.216     8.174    AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.174    
                         arrival time                           8.320    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.258ns (6.393%)  route 3.778ns (93.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.963ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.599     4.272    IIR0/clk_in
    SLICE_X0Y99          FDRE                                         r  IIR0/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.216     4.488 f  IIR0/signal_out_reg[13]/Q
                         net (fo=2, routed)           3.778     8.266    IIR0/D[29]
    SLICE_X0Y220         LUT1 (Prop_lut1_I0_O)        0.042     8.308 r  IIR0/data_in[13]_i_1/O
                         net (fo=1, routed)           0.000     8.308    AD9783_inst1/D[13]
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.677     7.963    AD9783_inst1/clkD
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.204     7.758    
                         clock uncertainty            0.186     7.944    
    SLICE_X0Y220         FDRE (Hold_fdre_C_D)         0.216     8.160    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.160    
                         arrival time                           8.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.216ns (5.055%)  route 4.057ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        3.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.975ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.405     4.078    IIR0/clk_in
    SLICE_X0Y100         FDRE                                         r  IIR0/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.216     4.294 r  IIR0/signal_out_reg[7]/Q
                         net (fo=2, routed)           4.057     8.351    AD9783_inst1/D[23]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
                         clock pessimism             -0.204     7.770    
                         clock uncertainty            0.186     7.956    
    SLICE_X0Y208         FDRE (Hold_fdre_C_D)         0.158     8.114    AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -8.114    
                         arrival time                           8.351    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 IIR0/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.258ns (5.765%)  route 4.217ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.975ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.405     4.078    IIR0/clk_in
    SLICE_X0Y100         FDRE                                         r  IIR0/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.216     4.294 f  IIR0/signal_out_reg[7]/Q
                         net (fo=2, routed)           4.217     8.511    IIR0/D[23]
    SLICE_X0Y208         LUT1 (Prop_lut1_I0_O)        0.042     8.553 r  IIR0/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     8.553    AD9783_inst1/D[7]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism             -0.204     7.770    
                         clock uncertainty            0.186     7.956    
    SLICE_X0Y208         FDRE (Hold_fdre_C_D)         0.216     8.172    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.172    
                         arrival time                           8.553    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.194ns (25.843%)  route 0.557ns (74.157%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.881     2.130    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.124     2.254 r  ADC1/FR_out_reg[4]/Q
                         net (fo=1, routed)           0.293     2.547    ADC1/FR_out[4]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.035     2.582 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.264     2.845    ADC1/BS_state_i_2_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.035     2.880 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     2.880    ADC1/BS_state_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.031     4.701    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.701    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  1.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.982ns  (logic 0.332ns (33.795%)  route 0.650ns (66.205%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.127ns = ( 10.377 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.596    14.269    ADC1/clk_in
    SLICE_X2Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.248    14.517 r  ADC1/FR_out_reg[6]/Q
                         net (fo=1, routed)           0.202    14.719    ADC1/FR_out[6]
    SLICE_X2Y87          LUT4 (Prop_lut4_I2_O)        0.042    14.761 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.449    15.210    ADC1/BS_state_i_2_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.042    15.252 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.252    ADC1/BS_state_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.172    
                         clock uncertainty            0.194    10.366    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.216    10.582    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.582    
                         arrival time                          15.252    
  -------------------------------------------------------------------
                         slack                                  4.670    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.000ns (0.000%)  route 0.631ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 4.720 - 1.250 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.631     4.251    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.868    
                         clock uncertainty           -0.194     4.674    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.429    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.429    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.000ns (0.000%)  route 0.594ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.594     4.214    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.427    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.427    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.000ns (0.000%)  route 0.554ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 4.713 - 1.250 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.554     4.174    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.713    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.861    
                         clock uncertainty           -0.194     4.667    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.422    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.422    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.035ns (6.702%)  route 0.487ns (93.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.487     4.107    ADC1/rst_in
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.035     4.142 f  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.142    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         f  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.031     4.701    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.701    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.035ns (6.715%)  route 0.486ns (93.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.486     4.106    ADC1/rst_in
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.035     4.141 f  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.141    ADC1/BS_state_i_1_n_0
    SLICE_X0Y84          FDRE                                         f  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.031     4.701    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.701    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.041ns (7.762%)  route 0.487ns (92.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.487     4.107    ADC1/rst_in
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.041     4.148 f  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.148    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y84          FDRE                                         f  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.049     4.719    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.719    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.035ns (8.406%)  route 0.381ns (91.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.707 - 1.250 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.381     4.001    ADC1/rst_in
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.035     4.036 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.036    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=222, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.652     4.707    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.855    
                         clock uncertainty           -0.194     4.661    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.031     4.692    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.692    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  0.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.640ns  (logic 0.042ns (6.559%)  route 0.598ns (93.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns = ( 10.364 - 1.250 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.598    12.526    ADC1/rst_in
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.042    12.568 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    12.568    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.689    10.364    ADC1/clk_div
    SLICE_X0Y75          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204    10.159    
                         clock uncertainty            0.194    10.353    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.216    10.569    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.569    
                         arrival time                          12.568    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.125ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.779ns  (logic 0.042ns (5.390%)  route 0.737ns (94.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.127ns = ( 10.377 - 1.250 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.737    12.665    ADC1/rst_in
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.042    12.707 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    12.707    ADC1/BS_state_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.172    
                         clock uncertainty            0.194    10.366    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.216    10.582    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.582    
                         arrival time                          12.707    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.126ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.789ns  (logic 0.050ns (6.335%)  route 0.739ns (93.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.127ns = ( 10.377 - 1.250 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.739    12.667    ADC1/rst_in
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.050    12.717 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.717    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204    10.172    
                         clock uncertainty            0.194    10.366    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.225    10.591    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.591    
                         arrival time                          12.717    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.781ns  (logic 0.042ns (5.376%)  route 0.739ns (94.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.127ns = ( 10.377 - 1.250 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.739    12.667    ADC1/rst_in
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.042    12.709 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.709    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.702    10.377    ADC1/clk_div
    SLICE_X0Y84          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204    10.172    
                         clock uncertainty            0.194    10.366    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.215    10.581    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.581    
                         arrival time                          12.709    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.637ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.894ns  (logic 0.000ns (0.000%)  route 0.894ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.121ns = ( 10.371 - 1.250 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.894    12.821    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    f  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.166    
                         clock uncertainty            0.194    10.360    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.184    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.184    
                         arrival time                          12.821    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.654ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.917ns  (logic 0.000ns (0.000%)  route 0.917ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.917    12.845    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    f  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.191    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.191    
                         arrival time                          12.845    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.712ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.978ns  (logic 0.000ns (0.000%)  route 0.978ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.978    12.906    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    f  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=222, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.194    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.194    
                         arrival time                          12.906    
  -------------------------------------------------------------------
                         slack                                  2.712    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        3.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.450ns  (logic 0.053ns (3.656%)  route 1.397ns (96.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.712ns = ( 16.712 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.397    13.992    rst_in
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.053    14.045 f  rst_in_i_1/O
                         net (fo=1, routed)           0.000    14.045    rst_in_i_1_n_0
    SLICE_X0Y74          FDRE                                         f  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE                                         r  rst_in_reg/C
                         clock pessimism              0.508    17.220    
                         clock uncertainty           -0.035    17.185    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.035    17.220    rst_in_reg
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.464ns  (logic 0.067ns (4.578%)  route 1.397ns (95.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.712ns = ( 16.712 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.397    13.992    rst_in
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.067    14.059 r  rst_led_i_1/O
                         net (fo=1, routed)           0.000    14.059    p_0_in
    SLICE_X0Y74          FDRE                                         r  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE                                         r  rst_led_reg/C
                         clock pessimism              0.508    17.220    
                         clock uncertainty           -0.035    17.185    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.063    17.248    rst_led_reg
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  3.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.029ns (4.350%)  route 0.638ns (95.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.638     3.570    rst_in
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.029     3.599 f  rst_led_i_1/O
                         net (fo=1, routed)           0.000     3.599    p_0_in
    SLICE_X0Y74          FDRE                                         f  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE                                         r  rst_led_reg/C
                         clock pessimism             -0.446     3.050    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.075     3.125    rst_led_reg
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.028ns (4.206%)  route 0.638ns (95.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.638     3.570    rst_in
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.028     3.598 r  rst_in_i_1/O
                         net (fo=1, routed)           0.000     3.598    rst_in_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE                                         r  rst_in_reg/C
                         clock pessimism             -0.446     3.050    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.060     3.110    rst_in_reg
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.035ns (1.897%)  route 1.810ns (98.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.639     9.061    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.622    13.994    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    14.141    
                         clock uncertainty           -0.035    14.105    
    SLICE_X18Y72         FDPE (Recov_fdpe_C_PRE)     -0.102    14.003    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.035ns (1.897%)  route 1.810ns (98.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.639     9.061    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.622    13.994    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.147    14.141    
                         clock uncertainty           -0.035    14.105    
    SLICE_X18Y72         FDPE (Recov_fdpe_C_PRE)     -0.102    14.003    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.035ns (1.897%)  route 1.810ns (98.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.639     9.061    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.622    13.994    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    14.141    
                         clock uncertainty           -0.035    14.105    
    SLICE_X18Y72         FDPE (Recov_fdpe_C_PRE)     -0.079    14.026    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.819ns  (logic 0.035ns (1.924%)  route 1.784ns (98.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.612     9.034    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X19Y73         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.621    13.993    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y73         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.140    
                         clock uncertainty           -0.035    14.104    
    SLICE_X19Y73         FDPE (Recov_fdpe_C_PRE)     -0.095    14.009    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.053ns (0.728%)  route 7.225ns (99.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.158    12.062    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.525    18.777    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.945    
    SLICE_X17Y72         FDCE (Recov_fdce_C_CLR)     -0.255    18.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 0.053ns (0.739%)  route 7.122ns (99.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.055    11.959    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X17Y71         FDCE (Recov_fdce_C_CLR)     -0.255    18.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 0.053ns (0.739%)  route 7.122ns (99.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.055    11.959    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X17Y71         FDCE (Recov_fdce_C_CLR)     -0.255    18.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 0.053ns (0.747%)  route 7.044ns (99.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.978    11.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X18Y73         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.524    18.776    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.944    
    SLICE_X18Y73         FDCE (Recov_fdce_C_CLR)     -0.192    18.752    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  6.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.028ns (0.795%)  route 3.492ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003     3.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.490     5.347    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X18Y73         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.838     4.851    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     4.704    
    SLICE_X18Y73         FDCE (Remov_fdce_C_CLR)     -0.050     4.654    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           5.347    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.028ns (0.794%)  route 3.497ns (99.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003     3.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.494     5.351    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X17Y71         FDCE (Remov_fdce_C_CLR)     -0.069     4.638    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.028ns (0.794%)  route 3.497ns (99.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003     3.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.494     5.351    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X17Y71         FDCE (Remov_fdce_C_CLR)     -0.069     4.638    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.028ns (0.785%)  route 3.541ns (99.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003     3.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.538     5.395    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     4.706    
    SLICE_X17Y72         FDCE (Remov_fdce_C_CLR)     -0.069     4.637    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.637    
                         arrival time                           5.395    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             2.807ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.800ns  (logic 0.042ns (1.500%)  route 2.758ns (98.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.735ns
    Source Clock Delay      (SCD):    4.418ns = ( 9.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216     9.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291     9.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042     9.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.467    12.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X19Y73         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.632     9.735    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y73         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204     9.531    
                         clock uncertainty            0.035     9.566    
    SLICE_X19Y73         FDPE (Remov_fdpe_C_PRE)     -0.155     9.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -9.411    
                         arrival time                          12.218    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.813ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.837ns  (logic 0.042ns (1.480%)  route 2.795ns (98.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.736ns
    Source Clock Delay      (SCD):    4.418ns = ( 9.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216     9.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291     9.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042     9.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.505    12.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.633     9.736    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204     9.532    
                         clock uncertainty            0.035     9.567    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     9.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -9.443    
                         arrival time                          12.256    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.813ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.837ns  (logic 0.042ns (1.480%)  route 2.795ns (98.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.736ns
    Source Clock Delay      (SCD):    4.418ns = ( 9.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216     9.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291     9.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042     9.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.505    12.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.633     9.736    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204     9.532    
                         clock uncertainty            0.035     9.567    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     9.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -9.443    
                         arrival time                          12.256    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.813ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.837ns  (logic 0.042ns (1.480%)  route 2.795ns (98.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.736ns
    Source Clock Delay      (SCD):    4.418ns = ( 9.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216     9.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291     9.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042     9.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.505    12.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.633     9.736    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204     9.532    
                         clock uncertainty            0.035     9.567    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     9.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -9.443    
                         arrival time                          12.256    
  -------------------------------------------------------------------
                         slack                                  2.813    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.158ns (1.667%)  route 9.321ns (98.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.762ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.246     4.762 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.551    11.312    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.158    11.470 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.770    14.240    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X14Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X14Y72         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        1.933ns  (logic 0.082ns (4.242%)  route 1.851ns (95.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns = ( 7.205 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.113     7.205 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.133     7.338    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.082     7.420 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.718     9.138    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X15Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.622    13.994    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.141    
                         clock uncertainty           -0.035    14.105    
    SLICE_X15Y72         FDPE (Recov_fdpe_C_PRE)     -0.095    14.010    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  4.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.066ns (1.414%)  route 4.601ns (98.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.091     1.817 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.219     5.036    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.066     5.102 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.382     6.484    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X14Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     4.706    
    SLICE_X14Y72         FDCE (Remov_fdce_C_CLR)     -0.050     4.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.656    
                         arrival time                           6.484    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             2.885ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        2.898ns  (logic 0.126ns (4.347%)  route 2.772ns (95.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.737ns
    Source Clock Delay      (SCD):    4.399ns = ( 9.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.197     9.399 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.216     9.615    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.126     9.741 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.556    12.297    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X15Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.634     9.737    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204     9.533    
                         clock uncertainty            0.035     9.568    
    SLICE_X15Y72         FDPE (Remov_fdpe_C_PRE)     -0.155     9.413    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -9.413    
                         arrival time                          12.297    
  -------------------------------------------------------------------
                         slack                                  2.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.702ns  (logic 0.053ns (0.609%)  route 8.649ns (99.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.879    15.703    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.053    15.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.770    18.526    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X14Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X14Y72         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.010ns  (logic 0.053ns (0.756%)  route 6.957ns (99.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.789    11.613    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053    11.666 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    16.834    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -16.834    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.010ns  (logic 0.053ns (0.756%)  route 6.957ns (99.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.789    11.613    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053    11.666 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    16.834    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -16.834    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.010ns  (logic 0.053ns (0.756%)  route 6.957ns (99.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.789    11.613    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053    11.666 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    16.834    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -16.834    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.010ns  (logic 0.053ns (0.756%)  route 6.957ns (99.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.789    11.613    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053    11.666 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    16.834    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -16.834    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.203ns  (logic 0.053ns (0.854%)  route 6.150ns (99.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.109    12.933    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.053    12.986 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           3.040    16.026    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X15Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X15Y72         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -16.026    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.905ns  (logic 0.053ns (0.898%)  route 5.852ns (99.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.017    12.841    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT2 (Prop_lut2_I0_O)        0.053    12.894 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.834    15.728    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X14Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X14Y71         FDPE (Recov_fdpe_C_PRE)     -0.228    18.719    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.585ns  (logic 0.035ns (1.354%)  route 2.550ns (98.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    2.239ns = ( 7.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.975     8.214    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.035     8.249 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.575     9.824    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623    13.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.147    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.079    14.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.585ns  (logic 0.035ns (1.354%)  route 2.550ns (98.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    2.239ns = ( 7.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.975     8.214    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.035     8.249 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.575     9.824    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623    13.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.147    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.079    14.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.585ns  (logic 0.035ns (1.354%)  route 2.550ns (98.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    2.239ns = ( 7.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.975     8.214    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.035     8.249 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.575     9.824    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.621    11.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.091    11.813 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.494    13.308    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.372 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.623    13.995    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.147    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.079    14.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  4.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.097ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.102ns  (logic 0.042ns (1.354%)  route 3.060ns (98.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.739ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.729    12.179    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.042    12.221 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.331    12.552    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X18Y70         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.204     9.535    
                         clock uncertainty            0.035     9.570    
    SLICE_X18Y70         FDCE (Remov_fdce_C_CLR)     -0.115     9.455    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.455    
                         arrival time                          12.552    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.097ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.102ns  (logic 0.042ns (1.354%)  route 3.060ns (98.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.739ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.729    12.179    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.042    12.221 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.331    12.552    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X18Y70         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.204     9.535    
                         clock uncertainty            0.035     9.570    
    SLICE_X18Y70         FDCE (Remov_fdce_C_CLR)     -0.115     9.455    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.455    
                         arrival time                          12.552    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.042ns (1.317%)  route 3.146ns (98.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.739ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.729    12.179    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.042    12.221 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.417    12.638    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X15Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204     9.535    
                         clock uncertainty            0.035     9.570    
    SLICE_X15Y71         FDCE (Remov_fdce_C_CLR)     -0.149     9.421    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -9.421    
                         arrival time                          12.638    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.042ns (1.317%)  route 3.146ns (98.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.739ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.729    12.179    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.042    12.221 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.417    12.638    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X15Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204     9.535    
                         clock uncertainty            0.035     9.570    
    SLICE_X15Y71         FDCE (Remov_fdce_C_CLR)     -0.149     9.421    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.421    
                         arrival time                          12.638    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.042ns (1.317%)  route 3.146ns (98.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.739ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.729    12.179    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.042    12.221 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.417    12.638    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X15Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.636     9.739    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.204     9.535    
                         clock uncertainty            0.035     9.570    
    SLICE_X15Y71         FDCE (Remov_fdce_C_CLR)     -0.149     9.421    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.421    
                         arrival time                          12.638    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.427ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.428ns  (logic 0.042ns (1.225%)  route 3.386ns (98.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.735ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.843    10.293    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    10.335 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.543    12.878    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X18Y73         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.632     9.735    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.204     9.531    
                         clock uncertainty            0.035     9.566    
    SLICE_X18Y73         FDCE (Remov_fdce_C_CLR)     -0.115     9.451    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -9.451    
                         arrival time                          12.878    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.459ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.420ns  (logic 0.042ns (1.228%)  route 3.378ns (98.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.735ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    10.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.467    12.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X19Y73         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.632     9.735    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y73         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204     9.531    
                         clock uncertainty            0.035     9.566    
    SLICE_X19Y73         FDPE (Remov_fdpe_C_PRE)     -0.155     9.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -9.411    
                         arrival time                          12.870    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.465ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.458ns  (logic 0.042ns (1.215%)  route 3.416ns (98.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.736ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    10.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.505    12.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.633     9.736    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204     9.532    
                         clock uncertainty            0.035     9.567    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     9.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -9.443    
                         arrival time                          12.908    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.465ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.458ns  (logic 0.042ns (1.215%)  route 3.416ns (98.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.736ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    10.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.505    12.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.633     9.736    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204     9.532    
                         clock uncertainty            0.035     9.567    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     9.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -9.443    
                         arrival time                          12.908    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.465ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.458ns  (logic 0.042ns (1.215%)  route 3.416ns (98.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.736ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    10.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.505    12.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.632     4.510    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.246     4.756 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.122     7.878    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.103 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.633     9.736    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204     9.532    
                         clock uncertainty            0.035     9.567    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     9.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -9.443    
                         arrival time                          12.908    
  -------------------------------------------------------------------
                         slack                                  3.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.522ns  (logic 0.322ns (2.795%)  route 11.200ns (97.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           8.508    13.293    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053    13.346 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.691    16.037    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X19Y70         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X19Y70         FDCE (Recov_fdce_C_CLR)     -0.255    18.692    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 0.322ns (3.356%)  route 9.273ns (96.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           5.970    10.755    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    10.808 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           3.303    14.111    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X17Y70         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y70         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X17Y70         FDPE (Recov_fdpe_C_PRE)     -0.217    18.730    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.322ns (4.141%)  route 7.454ns (95.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.694     9.479    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053     9.532 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    12.292    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.322ns (4.141%)  route 7.454ns (95.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.694     9.479    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053     9.532 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    12.292    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.322ns (4.141%)  route 7.454ns (95.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.694     9.479    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053     9.532 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    12.292    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.322ns (4.141%)  route 7.454ns (95.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.694     9.479    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053     9.532 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    12.292    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.322ns (4.879%)  route 6.278ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.110     5.894    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.947 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    11.116    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.322ns (4.879%)  route 6.278ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.110     5.894    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.947 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    11.116    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.322ns (4.879%)  route 6.278ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.110     5.894    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.947 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    11.116    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.322ns (4.879%)  route 6.278ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.110     5.894    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053     5.947 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.168    11.116    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X19Y71         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  7.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.128ns (4.083%)  route 3.007ns (95.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.514     2.340    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.028     2.368 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     4.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.128ns (4.083%)  route 3.007ns (95.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.514     2.340    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.028     2.368 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     4.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.128ns (4.083%)  route 3.007ns (95.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.514     2.340    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.028     2.368 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     4.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.128ns (4.083%)  route 3.007ns (95.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.514     2.340    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.028     2.368 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     4.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.128ns (3.539%)  route 3.488ns (96.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.133     3.960    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.355     5.343    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X18Y71         FDCE (Remov_fdce_C_CLR)     -0.050     4.657    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.128ns (3.539%)  route 3.488ns (96.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.133     3.960    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.355     5.343    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X18Y71         FDCE (Remov_fdce_C_CLR)     -0.050     4.657    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.128ns (3.539%)  route 3.488ns (96.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.133     3.960    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.355     5.343    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X18Y71         FDCE (Remov_fdce_C_CLR)     -0.050     4.657    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.128ns (3.539%)  route 3.488ns (96.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.133     3.960    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.355     5.343    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     4.707    
    SLICE_X18Y71         FDCE (Remov_fdce_C_CLR)     -0.050     4.657    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.128ns (2.754%)  route 4.519ns (97.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           2.937     4.764    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     4.792 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           1.582     6.373    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X17Y70         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.842     4.855    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y70         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.708    
    SLICE_X17Y70         FDPE (Remov_fdpe_C_PRE)     -0.072     4.636    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           6.373    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.128ns (2.246%)  route 5.572ns (97.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           4.240     6.066    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028     6.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.331     7.426    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X19Y70         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.842     4.855    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     4.708    
    SLICE_X19Y70         FDCE (Remov_fdce_C_CLR)     -0.069     4.639    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           7.426    
  -------------------------------------------------------------------
                         slack                                  2.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.898ns  (logic 0.053ns (1.082%)  route 4.845ns (98.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         2.076    14.671    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.053    14.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.770    17.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X14Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X14Y72         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -17.493    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.298ns  (logic 0.053ns (1.233%)  route 4.245ns (98.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.158    16.893    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.525    18.777    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.945    
    SLICE_X17Y72         FDCE (Recov_fdce_C_CLR)     -0.255    18.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.053ns (1.264%)  route 4.141ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.055    16.789    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X17Y71         FDCE (Recov_fdce_C_CLR)     -0.255    18.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -16.789    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.053ns (1.264%)  route 4.141ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.055    16.789    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X17Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X17Y71         FDCE (Recov_fdce_C_CLR)     -0.255    18.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -16.789    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.117ns  (logic 0.053ns (1.287%)  route 4.064ns (98.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.978    16.712    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X18Y73         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.524    18.776    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y73         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.944    
    SLICE_X18Y73         FDCE (Recov_fdce_C_CLR)     -0.192    18.752    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.761ns  (logic 0.053ns (1.409%)  route 3.708ns (98.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.948    13.543    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    16.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.761ns  (logic 0.053ns (1.409%)  route 3.708ns (98.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.948    13.543    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    16.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.761ns  (logic 0.053ns (1.409%)  route 3.708ns (98.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.948    13.543    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    16.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.761ns  (logic 0.053ns (1.409%)  route 3.708ns (98.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.948    13.543    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.760    16.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X18Y71         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.526    18.778    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y71         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.644ns  (logic 0.053ns (1.455%)  route 3.591ns (98.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.899    13.494    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.547 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.691    16.239    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X19Y70         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.197    14.394 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.660    17.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.252 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.527    18.779    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y70         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X19Y70         FDCE (Recov_fdce_C_CLR)     -0.255    18.692    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -16.239    
  -------------------------------------------------------------------
                         slack                                  2.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.028ns (1.408%)  route 1.960ns (98.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.595     3.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.556 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.365     4.921    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X19Y73         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.838     4.851    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y73         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     4.704    
    SLICE_X19Y73         FDPE (Remov_fdpe_C_PRE)     -0.072     4.632    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -4.632    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.028ns (1.407%)  route 1.962ns (98.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.493     3.426    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.028     3.454 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.469     4.923    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X15Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X15Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     4.706    
    SLICE_X15Y72         FDPE (Remov_fdpe_C_PRE)     -0.072     4.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.634    
                         arrival time                           4.923    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.028ns (1.392%)  route 1.984ns (98.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.595     3.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.556 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.389     4.945    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     4.706    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.052     4.654    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.028ns (1.392%)  route 1.984ns (98.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.595     3.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.556 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.389     4.945    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     4.706    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.052     4.654    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.028ns (1.392%)  route 1.984ns (98.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.595     3.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.556 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.389     4.945    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X18Y72         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.840     4.853    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X18Y72         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     4.706    
    SLICE_X18Y72         FDPE (Remov_fdpe_C_PRE)     -0.052     4.654    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.028ns (1.382%)  route 1.999ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.595     3.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.028     3.556 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.403     4.959    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X14Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X14Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X14Y71         FDPE (Remov_fdpe_C_PRE)     -0.052     4.655    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.655    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.028ns (0.917%)  route 3.026ns (99.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.533     3.465    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.493 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     5.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.028ns (0.917%)  route 3.026ns (99.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.533     3.465    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.493 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     5.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.028ns (0.917%)  route 3.026ns (99.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.533     3.465    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.493 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     5.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.028ns (0.917%)  route 3.026ns (99.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     2.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     2.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     2.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.533     3.465    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.493 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.493     5.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X19Y71         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.839     2.088    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.113     2.201 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.735     3.936    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.013 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.841     4.854    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X19Y71         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.707    
    SLICE_X19Y71         FDPE (Remov_fdpe_C_PRE)     -0.072     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  1.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -0.970ns,  Total Violation       -1.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.053ns (0.821%)  route 6.400ns (99.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 10.192 - 5.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    11.238    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216     9.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291     9.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042     9.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    10.192    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.366    10.559    
                         clock uncertainty           -0.035    10.523    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    10.268    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.053ns (0.822%)  route 6.394ns (99.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 10.184 - 5.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    11.232    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216     9.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291     9.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042     9.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    10.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.366    10.550    
                         clock uncertainty           -0.035    10.515    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    10.323    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 -0.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.726ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.182ns  (logic 0.028ns (0.880%)  route 3.154ns (99.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.826ns = ( 11.826 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100    11.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003    13.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028    13.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151    15.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     7.686    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.389     7.297    
                         clock uncertainty            0.035     7.332    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     7.282    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.282    
                         arrival time                          15.008    
  -------------------------------------------------------------------
                         slack                                  7.726    

Slack (MET) :             7.729ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.028ns (0.882%)  route 3.145ns (99.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.826ns = ( 11.826 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100    11.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003    13.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028    13.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143    15.000    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     7.694    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.389     7.304    
                         clock uncertainty            0.035     7.340    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     7.271    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.271    
                         arrival time                          15.000    
  -------------------------------------------------------------------
                         slack                                  7.729    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        6.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.399ns  (logic 0.053ns (1.559%)  route 3.346ns (98.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.012    10.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    10.888 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    13.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216    19.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291    19.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042    19.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    20.192    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.397    
                         clock uncertainty           -0.035    20.361    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    20.106    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.106    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.392ns  (logic 0.053ns (1.562%)  route 3.339ns (98.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 20.184 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.012    10.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    10.888 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    13.216    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216    19.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291    19.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042    19.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    20.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.388    
                         clock uncertainty           -0.035    20.353    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    20.161    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  6.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.634ns  (logic 0.028ns (1.713%)  route 1.606ns (98.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.455     7.299    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     7.327 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151     8.479    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     7.686    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.539    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     7.489    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.489    
                         arrival time                           8.479    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.626ns  (logic 0.028ns (1.722%)  route 1.598ns (98.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.455     7.299    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     7.327 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143     8.470    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     7.694    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.546    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     7.477    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.477    
                         arrival time                           8.470    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.473ns  (logic 0.053ns (1.526%)  route 3.420ns (98.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    16.068    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216    19.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291    19.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042    19.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    20.192    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.397    
                         clock uncertainty           -0.035    20.361    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    20.106    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.106    
                         arrival time                         -16.068    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.467ns  (logic 0.053ns (1.529%)  route 3.414ns (98.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 20.184 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    16.062    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.216    19.418 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.291    19.709    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.042    19.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    20.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.388    
                         clock uncertainty           -0.035    20.353    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    20.161    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -16.062    
  -------------------------------------------------------------------
                         slack                                  4.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.153ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.709ns  (logic 0.028ns (1.639%)  route 1.681ns (98.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.529     8.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151     9.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     7.686    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.539    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     7.489    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.489    
                         arrival time                           9.642    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.700ns  (logic 0.028ns (1.647%)  route 1.672ns (98.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.529     8.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143     9.633    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.124     7.216 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.172     7.387    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.035     7.422 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     7.694    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.546    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     7.477    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.477    
                         arrival time                           9.633    
  -------------------------------------------------------------------
                         slack                                  2.156    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack       -2.258ns,  Total Violation       -2.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 0.158ns (1.821%)  route 8.518ns (98.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 11.108 - 5.000 ) 
    Source Clock Delay      (SCD):    4.762ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.246     4.762 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.551    11.312    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.158    11.470 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    13.437    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.197     9.399 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.216     9.615    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.126     9.741 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    11.108    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.362    11.470    
                         clock uncertainty           -0.035    11.434    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    11.179    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         11.179    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                 -2.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.168ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        4.249ns  (logic 0.066ns (1.553%)  route 4.183ns (98.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 8.319 - 5.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 11.817 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.091    11.817 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.219    15.036    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.066    15.102 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964    16.066    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.113     7.205 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.133     7.338    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.082     7.420 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     8.319    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.387     7.932    
                         clock uncertainty            0.035     7.967    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     7.898    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.898    
                         arrival time                          16.066    
  -------------------------------------------------------------------
                         slack                                  8.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        3.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.899ns  (logic 0.053ns (0.671%)  route 7.846ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 21.108 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.879    15.703    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.053    15.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    17.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.197    19.399 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.216    19.615    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.126    19.741 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    21.108    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.312    
                         clock uncertainty           -0.035    21.276    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    21.021    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.021    
                         arrival time                         -17.723    
  -------------------------------------------------------------------
                         slack                                  3.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.028ns (0.754%)  route 3.687ns (99.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 8.319 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.723     9.568    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.028     9.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964    10.559    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.113     7.205 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.133     7.338    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.082     7.420 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     8.319    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.172    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     8.103    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.103    
                         arrival time                          10.559    
  -------------------------------------------------------------------
                         slack                                  2.457    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        4.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.095ns  (logic 0.053ns (1.294%)  route 4.042ns (98.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 21.108 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         2.076    14.671    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.053    14.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    16.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.197    19.399 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.216    19.615    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.126    19.741 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    21.108    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.312    
                         clock uncertainty           -0.035    21.276    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    21.021    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.021    
                         arrival time                         -16.690    
  -------------------------------------------------------------------
                         slack                                  4.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.008ns  (logic 0.028ns (1.394%)  route 1.980ns (98.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 8.319 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         1.017     8.949    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.028     8.977 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964     9.941    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.113     7.205 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.133     7.338    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.082     7.420 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     8.319    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.172    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     8.103    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.103    
                         arrival time                           9.941    
  -------------------------------------------------------------------
                         slack                                  1.838    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.480ns,  Total Violation       -0.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.053ns (0.821%)  route 6.400ns (99.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.844ns = ( 10.844 - 5.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    11.238    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    10.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    10.844    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    11.049    
                         clock uncertainty           -0.035    11.013    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    10.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.053ns (0.822%)  route 6.394ns (99.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 10.836 - 5.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    11.232    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    10.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    10.836    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    11.040    
                         clock uncertainty           -0.035    11.005    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    10.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 -0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.032ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.182ns  (logic 0.028ns (0.880%)  route 3.154ns (99.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 8.138 - 5.000 ) 
    Source Clock Delay      (SCD):    1.826ns = ( 11.826 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100    11.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003    13.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028    13.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151    15.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.601     7.839    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.874 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     8.138    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.991    
                         clock uncertainty            0.035     8.026    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     7.976    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.976    
                         arrival time                          15.008    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.035ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.028ns (0.882%)  route 3.145ns (99.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    1.826ns = ( 11.826 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100    11.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003    13.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028    13.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143    15.000    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.601     7.839    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.874 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     8.146    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.998    
                         clock uncertainty            0.035     8.034    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     7.965    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.965    
                         arrival time                          15.000    
  -------------------------------------------------------------------
                         slack                                  7.035    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.055ns,  Total Violation       -0.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 0.158ns (1.821%)  route 8.518ns (98.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.468ns = ( 13.468 - 5.000 ) 
    Source Clock Delay      (SCD):    4.762ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.246     4.762 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.551    11.312    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.158    11.470 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    13.437    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.609    12.060    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.042    12.102 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    13.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    13.672    
                         clock uncertainty           -0.035    13.637    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    13.382    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                 -0.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.341ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        4.249ns  (logic 0.066ns (1.553%)  route 4.183ns (98.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 9.906 - 5.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 11.817 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.091    11.817 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.219    15.036    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.066    15.102 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964    16.066    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.733     8.972    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.035     9.007 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     9.906    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     9.759    
                         clock uncertainty            0.035     9.794    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     9.725    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.725    
                         arrival time                          16.066    
  -------------------------------------------------------------------
                         slack                                  6.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        5.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.899ns  (logic 0.053ns (0.671%)  route 7.846ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.468ns = ( 23.468 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.879    15.703    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.053    15.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    17.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.609    22.060    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.042    22.102 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    23.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.373    23.841    
                         clock uncertainty           -0.035    23.806    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    23.551    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.551    
                         arrival time                         -17.723    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.865ns  (logic 0.053ns (1.371%)  route 3.812ns (98.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.845ns = ( 20.845 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.714    11.538    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.053    11.591 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.097    13.688    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.916    20.367    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.409 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.436    20.845    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.373    21.218    
                         clock uncertainty           -0.035    21.183    
    SLICE_X16Y70         LDCE (Recov_ldce_G_CLR)     -0.192    20.991    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.991    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.399ns  (logic 0.053ns (1.559%)  route 3.346ns (98.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.844ns = ( 20.844 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.012    10.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    10.888 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    13.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    20.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    20.844    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.373    21.218    
                         clock uncertainty           -0.035    21.182    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    20.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.927    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.392ns  (logic 0.053ns (1.562%)  route 3.339ns (98.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 20.836 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.012    10.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    10.888 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    13.216    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    20.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    20.836    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.373    21.209    
                         clock uncertainty           -0.035    21.174    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    20.982    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.982    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.053ns (1.427%)  route 3.662ns (98.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 21.342 - 15.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.789    11.613    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.053    11.666 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.873    13.538    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.500    20.950    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.992 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.350    21.342    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.373    21.715    
                         clock uncertainty           -0.035    21.680    
    SLICE_X15Y70         LDCE (Recov_ldce_G_CLR)     -0.255    21.425    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         21.425    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  7.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.774ns  (logic 0.028ns (1.578%)  route 1.746ns (98.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 8.452 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.825     7.669    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028     7.697 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.921     8.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.974     8.213    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.035     8.248 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.205     8.452    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.394     8.058    
                         clock uncertainty            0.035     8.094    
    SLICE_X15Y70         LDCE (Remov_ldce_G_CLR)     -0.069     8.025    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.025    
                         arrival time                           8.618    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.634ns  (logic 0.028ns (1.713%)  route 1.606ns (98.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 8.138 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.455     7.299    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     7.327 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151     8.479    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.601     7.839    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.874 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     8.138    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.394     7.744    
                         clock uncertainty            0.035     7.779    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     7.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.729    
                         arrival time                           8.479    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.626ns  (logic 0.028ns (1.722%)  route 1.598ns (98.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.455     7.299    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028     7.327 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143     8.470    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.601     7.839    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.874 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     8.146    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.394     7.751    
                         clock uncertainty            0.035     7.787    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     7.718    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.718    
                         arrival time                           8.470    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.890ns  (logic 0.028ns (1.482%)  route 1.862ns (98.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.782     7.627    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028     7.655 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.079     8.734    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.605     7.844    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.879 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.256     8.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.394     7.741    
                         clock uncertainty            0.035     7.776    
    SLICE_X16Y70         LDCE (Remov_ldce_G_CLR)     -0.050     7.726    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.726    
                         arrival time                           8.734    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.028ns (0.754%)  route 3.687ns (99.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 9.906 - 5.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.723     9.568    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.028     9.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964    10.559    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.733     8.972    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.035     9.007 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     9.906    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.394     9.512    
                         clock uncertainty            0.035     9.547    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     9.478    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.478    
                         arrival time                          10.559    
  -------------------------------------------------------------------
                         slack                                  1.081    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.621ns,  Total Violation       -4.770ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.621ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.928ns  (logic 0.322ns (2.947%)  route 10.606ns (97.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.845ns = ( 10.845 - 5.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           8.508    13.293    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053    13.346 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.097    15.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.916    10.367    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.409 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.436    10.845    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    11.049    
                         clock uncertainty           -0.035    11.014    
    SLICE_X16Y70         LDCE (Recov_ldce_G_CLR)     -0.192    10.822    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                 -4.621    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 0.322ns (4.674%)  route 6.567ns (95.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 11.342 - 5.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.694     9.479    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053     9.532 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.873    11.405    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.500    10.950    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.042    10.992 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.350    11.342    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    11.546    
                         clock uncertainty           -0.035    11.511    
    SLICE_X15Y70         LDCE (Recov_ldce_G_CLR)     -0.255    11.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 -0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.637ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        3.182ns  (logic 0.128ns (4.022%)  route 3.054ns (95.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 8.452 - 5.000 ) 
    Source Clock Delay      (SCD):    1.726ns = ( 11.726 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100    11.826 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.133    13.960    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028    13.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.921    14.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.974     8.213    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.035     8.248 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.205     8.452    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.305    
                         clock uncertainty            0.035     8.341    
    SLICE_X15Y70         LDCE (Remov_ldce_G_CLR)     -0.069     8.272    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.272    
                         arrival time                          14.908    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             9.201ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        5.448ns  (logic 0.128ns (2.350%)  route 5.320ns (97.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    1.726ns = ( 11.726 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625    11.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100    11.826 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           4.240    16.066    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028    16.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.079    17.174    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.605     7.844    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.879 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.256     8.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.988    
                         clock uncertainty            0.035     8.023    
    SLICE_X16Y70         LDCE (Remov_ldce_G_CLR)     -0.050     7.973    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.973    
                         arrival time                          17.174    
  -------------------------------------------------------------------
                         slack                                  9.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.658ns  (logic 0.000ns (0.000%)  route 7.658ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.520ns = ( 24.520 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         7.658    20.253    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.540    21.991    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT2 (Prop_lut2_I0_O)        0.042    22.033 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.488    24.520    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    24.725    
                         clock uncertainty           -0.035    24.689    
    SLICE_X12Y71         LDCE (Recov_ldce_G_CLR)     -0.192    24.497    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         24.497    
                         arrival time                         -20.253    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.473ns  (logic 0.053ns (1.526%)  route 3.420ns (98.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.844ns = ( 20.844 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    16.068    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    20.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    20.844    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.049    
                         clock uncertainty           -0.035    21.013    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    20.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                         -16.068    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.467ns  (logic 0.053ns (1.529%)  route 3.414ns (98.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 20.836 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    16.062    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.911    20.361    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    20.836    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    21.040    
                         clock uncertainty           -0.035    21.005    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    20.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.813    
                         arrival time                         -16.062    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.050ns  (logic 0.053ns (1.738%)  route 2.997ns (98.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.845ns = ( 20.845 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.899    13.494    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.547 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.097    15.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.916    20.367    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.409 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.436    20.845    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.049    
                         clock uncertainty           -0.035    21.014    
    SLICE_X16Y70         LDCE (Recov_ldce_G_CLR)     -0.192    20.822    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.822    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.873ns  (logic 0.053ns (1.845%)  route 2.820ns (98.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 21.342 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.948    13.543    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.873    15.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.500    20.950    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.042    20.992 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.350    21.342    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.546    
                         clock uncertainty           -0.035    21.511    
    SLICE_X15Y70         LDCE (Recov_ldce_G_CLR)     -0.255    21.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         21.256    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.095ns  (logic 0.053ns (1.294%)  route 4.042ns (98.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.468ns = ( 23.468 - 15.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         2.076    14.671    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.053    14.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    16.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529    19.202    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248    19.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.609    22.060    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.042    22.102 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    23.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    23.672    
                         clock uncertainty           -0.035    23.637    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    23.382    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.382    
                         arrival time                         -16.690    
  -------------------------------------------------------------------
                         slack                                  6.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.008ns  (logic 0.028ns (1.394%)  route 1.980ns (98.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 9.906 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         1.017     8.949    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.028     8.977 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964     9.941    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.733     8.972    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.035     9.007 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     9.906    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     9.759    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     9.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.690    
                         arrival time                           9.941    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.430ns  (logic 0.028ns (1.958%)  route 1.402ns (98.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 8.452 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.482     8.414    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.442 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.921     9.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.974     8.213    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.035     8.248 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.205     8.452    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.305    
    SLICE_X15Y70         LDCE (Remov_ldce_G_CLR)     -0.069     8.236    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.236    
                         arrival time                           9.363    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.759ns  (logic 0.000ns (0.000%)  route 3.759ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 10.648 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         3.759    11.692    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.670     8.909    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT2 (Prop_lut2_I0_O)        0.035     8.944 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.704    10.648    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147    10.500    
    SLICE_X12Y71         LDCE (Remov_ldce_G_CLR)     -0.050    10.450    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -10.450    
                         arrival time                          11.692    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.552ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.557ns  (logic 0.028ns (1.799%)  route 1.529ns (98.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.449     8.382    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.410 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.079     9.489    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.605     7.844    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.879 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.256     8.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.988    
    SLICE_X16Y70         LDCE (Remov_ldce_G_CLR)     -0.050     7.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.938    
                         arrival time                           9.489    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.709ns  (logic 0.028ns (1.639%)  route 1.681ns (98.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 8.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.529     8.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151     9.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.601     7.839    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.874 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     8.138    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.991    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     7.941    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.941    
                         arrival time                           9.642    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.700ns  (logic 0.028ns (1.647%)  route 1.672ns (98.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.529     8.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143     9.633    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.601     7.839    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.035     7.874 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     8.146    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.998    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     7.929    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.929    
                         arrival time                           9.633    
  -------------------------------------------------------------------
                         slack                                  1.704    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.439ns  (logic 0.000ns (0.000%)  route 1.439ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.439    14.034    ADC1/rst_in
    SLICE_X18Y65         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.532    14.205    ADC1/clk_in
    SLICE_X18Y65         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.410    
                         clock uncertainty           -0.035    14.374    
    SLICE_X18Y65         FDCE (Recov_fdce_C_CLR)     -0.192    14.182    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.439ns  (logic 0.000ns (0.000%)  route 1.439ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.439    14.034    ADC1/rst_in
    SLICE_X18Y65         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.532    14.205    ADC1/clk_in
    SLICE_X18Y65         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.410    
                         clock uncertainty           -0.035    14.374    
    SLICE_X18Y65         FDCE (Recov_fdce_C_CLR)     -0.192    14.182    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.439ns  (logic 0.000ns (0.000%)  route 1.439ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.439    14.034    ADC1/rst_in
    SLICE_X18Y65         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.532    14.205    ADC1/clk_in
    SLICE_X18Y65         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.410    
                         clock uncertainty           -0.035    14.374    
    SLICE_X18Y65         FDCE (Recov_fdce_C_CLR)     -0.192    14.182    ADC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.439ns  (logic 0.000ns (0.000%)  route 1.439ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.439    14.034    ADC1/rst_in
    SLICE_X18Y65         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.532    14.205    ADC1/clk_in
    SLICE_X18Y65         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.410    
                         clock uncertainty           -0.035    14.374    
    SLICE_X18Y65         FDCE (Recov_fdce_C_CLR)     -0.192    14.182    ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.339ns  (logic 0.000ns (0.000%)  route 1.339ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.339    13.934    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X21Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.204    14.402    
                         clock uncertainty           -0.035    14.366    
    SLICE_X21Y72         FDCE (Recov_fdce_C_CLR)     -0.255    14.111    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.339ns  (logic 0.000ns (0.000%)  route 1.339ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.339    13.934    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X21Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.204    14.402    
                         clock uncertainty           -0.035    14.366    
    SLICE_X21Y72         FDCE (Recov_fdce_C_CLR)     -0.255    14.111    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.339ns  (logic 0.000ns (0.000%)  route 1.339ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.339    13.934    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X21Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.204    14.402    
                         clock uncertainty           -0.035    14.366    
    SLICE_X21Y72         FDCE (Recov_fdce_C_CLR)     -0.255    14.111    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.339ns  (logic 0.000ns (0.000%)  route 1.339ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.339    13.934    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X21Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.204    14.402    
                         clock uncertainty           -0.035    14.366    
    SLICE_X21Y72         FDCE (Recov_fdce_C_CLR)     -0.255    14.111    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.339ns  (logic 0.000ns (0.000%)  route 1.339ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.339    13.934    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X21Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X21Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.204    14.402    
                         clock uncertainty           -0.035    14.366    
    SLICE_X21Y72         FDCE (Recov_fdce_C_CLR)     -0.255    14.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.339ns  (logic 0.000ns (0.000%)  route 1.339ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.339    13.934    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X20Y72         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.524    14.197    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X20Y72         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.204    14.402    
                         clock uncertainty           -0.035    14.366    
    SLICE_X20Y72         FDCE (Recov_fdce_C_CLR)     -0.192    14.174    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.444ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.000ns (0.000%)  route 0.435ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.435     8.367    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X16Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X16Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.367    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.000ns (0.000%)  route 0.435ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.435     8.367    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X16Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X16Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.367    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.502ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.000ns (0.000%)  route 0.492ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.492     8.425    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X18Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.000ns (0.000%)  route 0.492ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.492     8.425    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X18Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.000ns (0.000%)  route 0.492ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.492     8.425    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X18Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.000ns (0.000%)  route 0.492ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.492     8.425    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X18Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.000ns (0.000%)  route 0.492ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.492     8.425    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X18Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.000ns (0.000%)  route 0.492ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.492     8.425    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X18Y74         FDCE (Remov_fdce_C_CLR)     -0.050     1.924    ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.521ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.000ns (0.000%)  route 0.492ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.492     8.425    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y74         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.837     2.086    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X19Y74         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.147     1.938    
                         clock uncertainty            0.035     1.974    
    SLICE_X19Y74         FDCE (Remov_fdce_C_CLR)     -0.069     1.905    ADC1/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.529ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.524ns  (logic 0.000ns (0.000%)  route 0.524ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.524     8.457    AD9783_inst1/rst_in
    SLICE_X18Y69         FDPE                                         f  AD9783_inst1/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     2.092    AD9783_inst1/clk_in
    SLICE_X18Y69         FDPE                                         r  AD9783_inst1/counter_f_reg[0]/C
                         clock pessimism             -0.147     1.944    
                         clock uncertainty            0.035     1.980    
    SLICE_X18Y69         FDPE (Remov_fdpe_C_PRE)     -0.052     1.928    AD9783_inst1/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           8.457    
  -------------------------------------------------------------------
                         slack                                  6.529    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        1.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.983ns  (logic 0.000ns (0.000%)  route 3.983ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         3.983    16.578    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.833    14.506    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -16.578    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.958ns  (logic 0.000ns (0.000%)  route 1.958ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         1.958     9.891    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 f  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 f  BUFG_inst/O
                         net (fo=222, routed)         0.946     7.195    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.248 f  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     8.244    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.274 f  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     9.255    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/C
                         clock pessimism             -0.147     9.107    
                         clock uncertainty            0.194     9.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.301    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.301    
                         arrival time                           9.891    
  -------------------------------------------------------------------
                         slack                                  0.590    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        7.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.053ns (0.821%)  route 6.400ns (99.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 18.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    11.238    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.020    17.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    17.990 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    18.431    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    18.635    
                         clock uncertainty           -0.035    18.600    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    18.345    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.053ns (0.822%)  route 6.394ns (99.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 18.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.067     8.851    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.053     8.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    11.232    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.020    17.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    17.990 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    18.422    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    18.627    
                         clock uncertainty           -0.035    18.591    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    18.399    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.399    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  7.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.028ns (0.880%)  route 3.154ns (99.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003     3.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151     5.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.697     4.317    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.035     4.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     4.616    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     4.468    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     4.418    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -4.418    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.028ns (0.882%)  route 3.145ns (99.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.623ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.003     3.829    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X16Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.857 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143     5.000    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.697     4.317    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.035     4.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     4.623    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     4.476    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     4.407    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -4.407    
                         arrival time                           5.000    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        5.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 0.158ns (1.821%)  route 8.518ns (98.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.188ns = ( 19.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.762ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.246     4.762 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.551    11.312    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.158    11.470 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    13.437    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         0.852    17.780    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.042    17.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    19.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    19.392    
                         clock uncertainty           -0.035    19.357    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    19.102    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  5.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.066ns (1.553%)  route 4.183ns (98.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.091     1.817 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.219     5.036    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X14Y71         LUT3 (Prop_lut3_I1_O)        0.066     5.102 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964     6.066    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.571     4.191    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.035     4.226 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     5.125    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     4.978    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     4.909    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -4.909    
                         arrival time                           6.066    
  -------------------------------------------------------------------
                         slack                                  1.157    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.899ns  (logic 0.053ns (0.671%)  route 7.846ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.188ns = ( 19.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.824ns = ( 9.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     9.516    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.308     9.824 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.879    15.703    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.053    15.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    17.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         0.852    17.780    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.042    17.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    19.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    19.392    
                         clock uncertainty           -0.035    19.357    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    19.102    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                         -17.723    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.074ns  (logic 0.035ns (1.688%)  route 2.039ns (98.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 13.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.239ns = ( 7.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.975     8.214    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.035     8.249 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.064     9.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413    12.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652    12.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100    12.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.533    13.465    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.028    13.493 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.176    13.669    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    13.816    
                         clock uncertainty           -0.035    13.781    
    SLICE_X15Y70         LDCE (Recov_ldce_G_CLR)     -0.117    13.664    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.899ns  (logic 0.035ns (1.843%)  route 1.864ns (98.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 13.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.239ns = ( 7.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.540     7.778    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.035     7.813 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.324     9.137    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413    12.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652    12.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100    12.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.595    13.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028    13.556 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.226    13.782    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.147    13.929    
                         clock uncertainty           -0.035    13.894    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.117    13.777    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.907ns  (logic 0.035ns (1.835%)  route 1.872ns (98.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 13.775 - 10.000 ) 
    Source Clock Delay      (SCD):    2.239ns = ( 7.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.540     7.778    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.035     7.813 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.332     9.146    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413    12.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652    12.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100    12.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.595    13.528    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028    13.556 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.220    13.775    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.147    13.923    
                         clock uncertainty           -0.035    13.887    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.079    13.808    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         13.808    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.200ns  (logic 0.035ns (1.591%)  route 2.165ns (98.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 14.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.239ns = ( 7.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.843     7.092    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.147     7.239 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.927     8.166    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.035     8.201 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.237     9.438    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413    12.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652    12.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100    12.933 r  rst_in_reg/Q
                         net (fo=128, routed)         1.470    14.403    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.028    14.431 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.216    14.647    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.147    14.794    
                         clock uncertainty           -0.035    14.759    
    SLICE_X16Y70         LDCE (Recov_ldce_G_CLR)     -0.079    14.680    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.266ns  (logic 0.042ns (1.286%)  route 3.224ns (98.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.222ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.434    10.885    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.042    10.927 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.789    12.716    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689     7.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     7.595 r  rst_in_reg/Q
                         net (fo=128, routed)         3.057    10.652    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    10.705 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.517    11.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    11.018    
                         clock uncertainty            0.035    11.053    
    SLICE_X16Y70         LDCE (Remov_ldce_G_CLR)     -0.115    10.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.938    
                         arrival time                          12.716    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             3.240ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.870ns  (logic 0.042ns (1.463%)  route 2.828ns (98.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.365ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.843    10.293    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    10.335 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.985    12.321    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689     7.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     7.595 r  rst_in_reg/Q
                         net (fo=128, routed)         1.211     8.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053     8.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.506     9.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204     9.160    
                         clock uncertainty            0.035     9.196    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.115     9.081    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.081    
                         arrival time                          12.321    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.267ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.875ns  (logic 0.042ns (1.461%)  route 2.833ns (98.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.376ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.843    10.293    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    10.335 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.990    12.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689     7.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     7.595 r  rst_in_reg/Q
                         net (fo=128, routed)         1.211     8.806    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053     8.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.517     9.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204     9.172    
                         clock uncertainty            0.035     9.207    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.149     9.058    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.058    
                         arrival time                          12.325    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.753ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.132ns  (logic 0.042ns (1.341%)  route 3.090ns (98.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.147ns
    Source Clock Delay      (SCD):    4.450ns = ( 9.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.529     9.202    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.248     9.450 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.500    10.950    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.042    10.992 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.590    12.582    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689     7.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     7.595 r  rst_in_reg/Q
                         net (fo=128, routed)         1.091     8.686    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.053     8.739 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.409     9.147    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204     8.943    
                         clock uncertainty            0.035     8.978    
    SLICE_X15Y70         LDCE (Remov_ldce_G_CLR)     -0.149     8.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.829    
                         arrival time                          12.582    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             5.615ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 0.028ns (0.754%)  route 3.687ns (99.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    1.844ns = ( 6.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     6.726    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.118     6.844 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.723     9.568    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.028     9.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964    10.559    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.571     4.191    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.035     4.226 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     5.125    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     4.978    
                         clock uncertainty            0.035     5.013    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     4.944    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                          10.559    
  -------------------------------------------------------------------
                         slack                                  5.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        4.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.928ns  (logic 0.322ns (2.947%)  route 10.606ns (97.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.991ns = ( 19.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           8.508    13.293    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053    13.346 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.097    15.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         2.585    19.513    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    19.555 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.436    19.991    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.195    
                         clock uncertainty           -0.035    20.160    
    SLICE_X16Y70         LDCE (Recov_ldce_G_CLR)     -0.192    19.968    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 0.361ns (4.463%)  route 7.727ns (95.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.105ns = ( 19.105 - 10.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.641     4.519    ADC1/clk_in
    SLICE_X16Y66         FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDCE (Prop_fdce_C_Q)         0.308     4.827 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          3.585     8.412    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X19Y64         LUT3 (Prop_lut3_I2_O)        0.053     8.465 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.141    12.606    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.893    18.821    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y64         LUT3 (Prop_lut3_I2_O)        0.042    18.863 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.242    19.105    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    19.310    
                         clock uncertainty           -0.035    19.274    
    SLICE_X19Y63         LDCE (Recov_ldce_G_CLR)     -0.255    19.019    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 0.361ns (4.656%)  route 7.392ns (95.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.641     4.519    ADC1/clk_in
    SLICE_X16Y66         FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDCE (Prop_fdce_C_Q)         0.308     4.827 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          3.355     8.182    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X19Y65         LUT3 (Prop_lut3_I2_O)        0.053     8.235 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.037    12.272    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.464    18.392    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y65         LUT3 (Prop_lut3_I2_O)        0.042    18.434 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.451    18.885    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    19.089    
                         clock uncertainty           -0.035    19.053    
    SLICE_X22Y65         LDCE (Recov_ldce_G_CLR)     -0.192    18.861    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 0.322ns (4.674%)  route 6.567ns (95.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 18.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.638     4.516    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.269     4.785 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.694     9.479    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.053     9.532 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.873    11.405    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         0.924    17.851    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.042    17.893 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.350    18.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.447    
                         clock uncertainty           -0.035    18.412    
    SLICE_X15Y70         LDCE (Recov_ldce_G_CLR)     -0.255    18.157    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 0.361ns (4.973%)  route 6.898ns (95.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.641     4.519    ADC1/clk_in
    SLICE_X16Y66         FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDCE (Prop_fdce_C_Q)         0.308     4.827 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          2.529     7.356    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X17Y65         LUT3 (Prop_lut3_I2_O)        0.053     7.409 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.369    11.778    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.358    18.286    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y65         LUT3 (Prop_lut3_I2_O)        0.042    18.328 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.487    18.815    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    19.019    
                         clock uncertainty           -0.035    18.984    
    SLICE_X17Y65         LDCE (Recov_ldce_G_CLR)     -0.255    18.729    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  6.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.128ns (3.836%)  route 3.209ns (96.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.628     1.729    ADC1/clk_in
    SLICE_X17Y66         FDRE                                         r  ADC1/spi_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.100     1.829 r  ADC1/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.144     2.974    ADC1/LTC2195_SPI_inst/spi_data[2]
    SLICE_X17Y65         LUT3 (Prop_lut3_I1_O)        0.028     3.002 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.065     5.066    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.923     4.543    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y65         LUT3 (Prop_lut3_I2_O)        0.035     4.578 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.301     4.879    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     4.732    
    SLICE_X17Y65         LDCE (Remov_ldce_G_CLR)     -0.069     4.663    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.663    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.128ns (3.626%)  route 3.402ns (96.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.628     1.729    ADC1/clk_in
    SLICE_X19Y66         FDRE                                         r  ADC1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.100     1.829 r  ADC1/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.511     3.340    ADC1/LTC2195_SPI_inst/spi_data[0]
    SLICE_X19Y65         LUT3 (Prop_lut3_I1_O)        0.028     3.368 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.891     5.259    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.993     4.613    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y65         LUT3 (Prop_lut3_I2_O)        0.035     4.648 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.275     4.923    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.776    
    SLICE_X22Y65         LDCE (Remov_ldce_G_CLR)     -0.050     4.726    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.726    
                         arrival time                           5.259    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.128ns (4.022%)  route 3.054ns (95.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.133     3.960    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028     3.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.921     4.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.617     4.237    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.035     4.272 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.205     4.476    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.329    
    SLICE_X15Y70         LDCE (Remov_ldce_G_CLR)     -0.069     4.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.908    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.146ns (3.846%)  route 3.650ns (96.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.628     1.729    ADC1/clk_in
    SLICE_X16Y66         FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDCE (Prop_fdce_C_Q)         0.118     1.847 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          1.677     3.525    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X19Y64         LUT3 (Prop_lut3_I2_O)        0.028     3.553 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.972     5.525    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         1.253     4.873    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y64         LUT3 (Prop_lut3_I2_O)        0.035     4.908 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.151     5.060    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.912    
    SLICE_X19Y63         LDCE (Remov_ldce_G_CLR)     -0.069     4.843    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.843    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.128ns (2.350%)  route 5.320ns (97.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.647ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.625     1.726    AD9783_inst1/clk_in
    SLICE_X15Y69         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           4.240     6.066    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.028     6.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.079     7.174    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         1.736     5.356    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.035     5.391 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.256     5.647    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     5.500    
    SLICE_X16Y70         LDCE (Remov_ldce_G_CLR)     -0.050     5.450    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -5.450    
                         arrival time                           7.174    
  -------------------------------------------------------------------
                         slack                                  1.724    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.441ns  (logic 0.053ns (0.823%)  route 6.388ns (99.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.105ns = ( 19.105 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         2.246    14.841    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y64         LUT3 (Prop_lut3_I0_O)        0.053    14.894 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.141    19.036    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.893    18.821    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y64         LUT3 (Prop_lut3_I2_O)        0.042    18.863 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.242    19.105    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.667    19.773    
                         clock uncertainty           -0.035    19.737    
    SLICE_X19Y63         LDCE (Recov_ldce_G_CLR)     -0.255    19.482    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -19.036    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.658ns  (logic 0.000ns (0.000%)  route 7.658ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.484ns = ( 20.484 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         7.658    20.253    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.026    17.954    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.042    17.996 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.488    20.484    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.667    21.151    
                         clock uncertainty           -0.035    21.116    
    SLICE_X12Y71         LDCE (Recov_ldce_G_CLR)     -0.192    20.924    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.924    
                         arrival time                         -20.253    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.711ns  (logic 0.053ns (0.928%)  route 5.658ns (99.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.289    13.884    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y65         LUT3 (Prop_lut3_I0_O)        0.053    13.937 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.369    18.306    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.358    18.286    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y65         LUT3 (Prop_lut3_I2_O)        0.042    18.328 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.487    18.815    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.667    19.482    
                         clock uncertainty           -0.035    19.447    
    SLICE_X17Y65         LDCE (Recov_ldce_G_CLR)     -0.255    19.192    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         19.192    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.669ns  (logic 0.053ns (0.935%)  route 5.616ns (99.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.579    14.174    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y65         LUT3 (Prop_lut3_I0_O)        0.053    14.227 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.037    18.264    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.464    18.392    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y65         LUT3 (Prop_lut3_I2_O)        0.042    18.434 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.451    18.885    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.667    19.552    
                         clock uncertainty           -0.035    19.516    
    SLICE_X22Y65         LDCE (Recov_ldce_G_CLR)     -0.192    19.324    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         19.324    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.473ns  (logic 0.053ns (1.526%)  route 3.420ns (98.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 18.431 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.334    16.068    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.020    17.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    17.990 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.441    18.431    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.667    19.098    
                         clock uncertainty           -0.035    19.063    
    SLICE_X17Y73         LDCE (Recov_ldce_G_CLR)     -0.255    18.808    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -16.068    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.467ns  (logic 0.053ns (1.529%)  route 3.414ns (98.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 18.422 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         1.086    13.681    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.734 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.327    16.062    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         1.020    17.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    17.990 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.433    18.422    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.667    19.090    
                         clock uncertainty           -0.035    19.054    
    SLICE_X16Y72         LDCE (Recov_ldce_G_CLR)     -0.192    18.862    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.862    
                         arrival time                         -16.062    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.095ns  (logic 0.053ns (1.294%)  route 4.042ns (98.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.188ns = ( 19.188 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         2.076    14.671    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.053    14.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.967    16.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         0.852    17.780    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.042    17.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.366    19.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.667    19.855    
                         clock uncertainty           -0.035    19.820    
    SLICE_X13Y72         LDCE (Recov_ldce_G_CLR)     -0.255    19.565    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         19.565    
                         arrival time                         -16.690    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.873ns  (logic 0.053ns (1.845%)  route 2.820ns (98.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 18.243 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.948    13.543    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.873    15.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         0.924    17.851    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.042    17.893 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.350    18.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.667    18.910    
                         clock uncertainty           -0.035    18.875    
    SLICE_X15Y70         LDCE (Recov_ldce_G_CLR)     -0.255    18.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.050ns  (logic 0.053ns (1.738%)  route 2.997ns (98.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.991ns = ( 19.991 - 10.000 ) 
    Source Clock Delay      (SCD):    7.595ns = ( 12.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980    10.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689    12.326    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269    12.595 f  rst_in_reg/Q
                         net (fo=128, routed)         0.899    13.494    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.053    13.547 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.097    15.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    15.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    16.712    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    16.928 r  rst_in_reg/Q
                         net (fo=128, routed)         2.585    19.513    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.042    19.555 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.436    19.991    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.667    20.658    
                         clock uncertainty           -0.035    20.623    
    SLICE_X16Y70         LDCE (Recov_ldce_G_CLR)     -0.192    20.431    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.807ns  (logic 0.000ns (0.000%)  route 0.807ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 14.145 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns = ( 8.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     7.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     8.496    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     8.620 f  rst_in_reg/Q
                         net (fo=128, routed)         0.807     9.427    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y66         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413    12.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652    12.833    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100    12.933 r  rst_in_reg/Q
                         net (fo=128, routed)         0.950    13.883    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y66         LUT2 (Prop_lut2_I1_O)        0.028    13.911 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.234    14.145    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X15Y66         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.687    14.832    
                         clock uncertainty           -0.035    14.797    
    SLICE_X15Y66         LDCE (Recov_ldce_G_CLR)     -0.117    14.680    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.662ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.208ns  (logic 0.000ns (0.000%)  route 1.208ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.255ns
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         1.208    13.136    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y66         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689     7.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     7.595 r  rst_in_reg/Q
                         net (fo=128, routed)         2.016     9.612    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y66         LUT2 (Prop_lut2_I1_O)        0.053     9.665 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.591    10.255    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X15Y66         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.667     9.588    
                         clock uncertainty            0.035     9.623    
    SLICE_X15Y66         LDCE (Remov_ldce_G_CLR)     -0.149     9.474    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -9.474    
                         arrival time                          13.136    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             4.054ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.602ns  (logic 0.042ns (1.614%)  route 2.560ns (98.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.222ns
    Source Clock Delay      (SCD):    6.928ns = ( 11.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=222, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.847    10.016    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.129 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.583    11.712    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216    11.928 f  rst_in_reg/Q
                         net (fo=128, routed)         0.770    12.698    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.042    12.740 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.789    14.529    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=222, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.980     5.517    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.637 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.689     7.326    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     7.595 r  rst_in_reg/Q
                         net (fo=128, routed)         3.057    10.652    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.053    10.705 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.517    11.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X16Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.667    10.555    
                         clock uncertainty            0.035    10.590    
    SLICE_X16Y70         LDCE (Remov_ldce_G_CLR)     -0.115    10.475    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.475    
                         arrival time                          14.529    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             5.537ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.008ns  (logic 0.028ns (1.394%)  route 1.980ns (98.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         1.017     8.949    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I0_O)        0.028     8.977 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.964     9.941    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.571     4.191    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.035     4.226 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.899     5.125    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X13Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.687     4.438    
                         clock uncertainty            0.035     4.473    
    SLICE_X13Y72         LDCE (Remov_ldce_G_CLR)     -0.069     4.404    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -4.404    
                         arrival time                           9.941    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.608ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.430ns  (logic 0.028ns (1.958%)  route 1.402ns (98.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.482     8.414    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.442 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.921     9.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.617     4.237    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X15Y70         LUT3 (Prop_lut3_I2_O)        0.035     4.272 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.205     4.476    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X15Y70         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.687     3.789    
                         clock uncertainty            0.035     3.824    
    SLICE_X15Y70         LDCE (Remov_ldce_G_CLR)     -0.069     3.755    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.755    
                         arrival time                           9.363    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.728ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.709ns  (logic 0.028ns (1.639%)  route 1.681ns (98.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.529     8.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.151     9.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.697     4.317    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.035     4.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.264     4.616    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X16Y72         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.687     3.928    
                         clock uncertainty            0.035     3.964    
    SLICE_X16Y72         LDCE (Remov_ldce_G_CLR)     -0.050     3.914    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           9.642    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.731ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.700ns  (logic 0.028ns (1.647%)  route 1.672ns (98.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.623ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.529     8.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I0_O)        0.028     8.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.143     9.633    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.697     4.317    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y70         LUT3 (Prop_lut3_I2_O)        0.035     4.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.271     4.623    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X17Y73         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.687     3.936    
                         clock uncertainty            0.035     3.971    
    SLICE_X17Y73         LDCE (Remov_ldce_G_CLR)     -0.069     3.902    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           9.633    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             6.342ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.759ns  (logic 0.000ns (0.000%)  route 3.759ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.052ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         3.759    11.692    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.693     4.313    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.035     4.348 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.704     6.052    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X12Y71         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.687     5.365    
                         clock uncertainty            0.035     5.400    
    SLICE_X12Y71         LDCE (Remov_ldce_G_CLR)     -0.050     5.350    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -5.350    
                         arrival time                          11.692    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.417ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.705ns  (logic 0.028ns (1.035%)  route 2.677ns (98.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.786     8.719    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y65         LUT3 (Prop_lut3_I0_O)        0.028     8.747 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.891    10.638    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.993     4.613    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y65         LUT3 (Prop_lut3_I2_O)        0.035     4.648 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.275     4.923    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.687     4.236    
                         clock uncertainty            0.035     4.271    
    SLICE_X22Y65         LDCE (Remov_ldce_G_CLR)     -0.050     4.221    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.221    
                         arrival time                          10.638    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.534ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.759ns  (logic 0.028ns (1.015%)  route 2.731ns (98.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         0.666     8.599    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y65         LUT3 (Prop_lut3_I0_O)        0.028     8.627 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.065    10.692    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         0.923     4.543    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y65         LUT3 (Prop_lut3_I2_O)        0.035     4.578 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.301     4.879    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X17Y65         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.687     4.192    
                         clock uncertainty            0.035     4.227    
    SLICE_X17Y65         LDCE (Remov_ldce_G_CLR)     -0.069     4.158    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                          10.692    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.655ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.061ns  (logic 0.028ns (0.915%)  route 3.033ns (99.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    2.933ns = ( 7.933 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=222, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.413     7.155    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.181 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.652     7.833    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     7.933 f  rst_in_reg/Q
                         net (fo=128, routed)         1.060     8.993    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y64         LUT3 (Prop_lut3_I0_O)        0.028     9.021 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.972    10.994    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=222, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.485     2.597    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.627 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.869     3.496    clk__0_BUFG
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.124     3.620 r  rst_in_reg/Q
                         net (fo=128, routed)         1.253     4.873    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y64         LUT3 (Prop_lut3_I2_O)        0.035     4.908 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.151     5.060    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X19Y63         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.687     4.372    
                         clock uncertainty            0.035     4.408    
    SLICE_X19Y63         LDCE (Remov_ldce_G_CLR)     -0.069     4.339    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                          10.994    
  -------------------------------------------------------------------
                         slack                                  6.655    





