<stg><name>subconv_3x3_8_no_rel</name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="40">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="2">
<condition id="66">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="5">
<condition id="42">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="4" to="3">
<condition id="64">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="6">
<condition id="44">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="14">
<condition id="43">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="8">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="7" to="5">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="8" to="9">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="9" to="10">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="10" to="11">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="11" to="12">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="12" to="13">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="13" to="7">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="14" to="15">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="15" to="4">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond5 = icmp eq i6 %co, -16

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %co_2 = add i6 %co, 1

]]></Node>
<StgValue><ssdm name="co_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond5, label %2, label %.preheader47.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
.preheader47.preheader:0  %tmp = zext i6 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="6">
<![CDATA[
.preheader47.preheader:1  %tmp_cast = zext i6 %co to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader47.preheader:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8">
<![CDATA[
.preheader47.preheader:3  %p_shl4_cast = zext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader47.preheader:4  %tmp_54 = sub i9 %p_shl4_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="9">
<![CDATA[
.preheader47.preheader:5  %tmp_65_cast = sext i9 %tmp_54 to i10

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader47.preheader:6  %tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="9">
<![CDATA[
.preheader47.preheader:7  %p_shl2_cast = zext i9 %tmp_55 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader47.preheader:8  %tmp_56 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="7">
<![CDATA[
.preheader47.preheader:9  %p_shl3_cast = zext i7 %tmp_56 to i10

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader47.preheader:10  %tmp_57 = add i10 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="6">
<![CDATA[
.preheader47.preheader:11  %tmp_59 = trunc i6 %co to i3

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader47.preheader:12  %newIndex = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %co, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader47.preheader:13  %tmp_58 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %newIndex, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="6">
<![CDATA[
.preheader47.preheader:14  %p_shl_cast = zext i6 %tmp_58 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader47.preheader:15  %tmp_60 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %newIndex, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="4">
<![CDATA[
.preheader47.preheader:16  %p_shl1_cast = zext i4 %tmp_60 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader47.preheader:17  %tmp_61 = add i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader47.preheader:18  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:19  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader47:0  %h = phi i4 [ %h_2, %1 ], [ 1, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader47:1  %exitcond6 = icmp eq i4 %h, -7

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="4">
<![CDATA[
.preheader46.preheader:0  %tmp_cast_30 = zext i4 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_cast_30"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader46.preheader:1  %tmp_62 = add i10 %tmp_cast_30, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader46.preheader:2  %tmp_63 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_62, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="13">
<![CDATA[
.preheader46.preheader:3  %p_shl5_cast = zext i13 %tmp_63 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader46.preheader:4  %tmp_64 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_62, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="11">
<![CDATA[
.preheader46.preheader:5  %p_shl6_cast = zext i11 %tmp_64 to i14

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader46.preheader:6  %tmp_65 = add i14 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:7  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader46:0  %w = phi i4 [ %w_2, %_ifconv1 ], [ 1, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader46:1  %exitcond7 = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:3  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_2 = add i4 %h, 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_14, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_2, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond8 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_2 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_30_cast = zext i2 %m to i10

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %tmp_67 = add i10 %tmp_65_cast, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:4  %tmp2 = add i2 -1, %m

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i4

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:6  %tmp_31 = add i4 %h, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp_32_cast = zext i4 %tmp_31 to i7

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:8  %tmp_70 = add i7 %tmp_61, %tmp_32_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
_ifconv1:1  %p_Val2_11 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:2  %tmp_68 = shl i10 %tmp_67, 2

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:3  %tmp_69 = sub i10 %tmp_68, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader.preheader:9  %tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_70, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:10  %p_shl7_cast = zext i10 %tmp_71 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader.preheader:11  %tmp_72 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_70, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader:12  %p_shl8_cast = zext i8 %tmp_72 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:13  %tmp_73 = add i11 %p_shl8_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:14  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_14 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %n_2 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="2">
<![CDATA[
_ifconv:0  %tmp_33_cast = zext i2 %n to i10

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1  %tmp_74 = add i10 %tmp_33_cast, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2  %tmp_84_cast = zext i10 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:4  %tmp3 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="2">
<![CDATA[
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i4

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6  %tmp_34 = add i4 %tmp3_cast, %w

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="4">
<![CDATA[
_ifconv:7  %tmp_35_cast = zext i4 %tmp_34 to i11

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:8  %tmp_75 = add i11 %tmp_35_cast, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:9  %tmp_85_cast = zext i11 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %buffer1_1_48_8x8_p_V = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_1, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %buffer1_1_48_8x8_p_V_1 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_5, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %buffer1_1_48_8x8_p_V_2 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_4, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_2"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %buffer1_1_48_8x8_p_V_3 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_3, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_3"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %buffer1_1_48_8x8_p_V_4 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_2, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_4"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %buffer1_1_48_8x8_p_V_5 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_6, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_5"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %buffer1_1_48_8x8_p_V_6 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_7, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_6"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %buffer1_1_48_8x8_p_V_7 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_8, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_7"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:20  %buffer1_1_48_8x8_p_V_8 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:21  %buffer1_1_48_8x8_p_V_9 = load i8* %buffer1_1_48_8x8_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_9"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:22  %buffer1_1_48_8x8_p_V_10 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_10"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:23  %buffer1_1_48_8x8_p_V_11 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_11"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:24  %buffer1_1_48_8x8_p_V_12 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_12"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:25  %buffer1_1_48_8x8_p_V_13 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_13"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:26  %buffer1_1_48_8x8_p_V_14 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_14"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:27  %buffer1_1_48_8x8_p_V_15 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:20  %buffer1_1_48_8x8_p_V_8 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:21  %buffer1_1_48_8x8_p_V_9 = load i8* %buffer1_1_48_8x8_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_9"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:22  %buffer1_1_48_8x8_p_V_10 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_10"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:23  %buffer1_1_48_8x8_p_V_11 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_11"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:24  %buffer1_1_48_8x8_p_V_12 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_12"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:25  %buffer1_1_48_8x8_p_V_13 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_13"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:26  %buffer1_1_48_8x8_p_V_14 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_14"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:27  %buffer1_1_48_8x8_p_V_15 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_15"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ifconv:28  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_48_8x8_p_V_8, i8 %buffer1_1_48_8x8_p_V_9, i8 %buffer1_1_48_8x8_p_V_10, i8 %buffer1_1_48_8x8_p_V_11, i8 %buffer1_1_48_8x8_p_V_12, i8 %buffer1_1_48_8x8_p_V_13, i8 %buffer1_1_48_8x8_p_V_14, i8 %buffer1_1_48_8x8_p_V_15, i3 %tmp_59)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:29  %OP2_V = sext i8 %tmp_25 to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:30  %p_Val2_1 = mul i16 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:31  %tmp_36 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_14, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:32  %tmp_43_cast = sext i14 %tmp_36 to i16

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:33  %p_Val2_15 = add i16 %tmp_43_cast, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35  %p_Val2_16 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_15, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:37  %tmp_37 = zext i1 %tmp_77 to i8

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:38  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:39  %p_Val2_17 = add i8 %p_Val2_16, %tmp_37

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_17, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %tmp_38 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %carry = and i1 %tmp_78, %tmp_38

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44  %tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_15, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:43  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="carry" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %tmp_40 = xor i1 %tmp_80, true

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_40

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %brmerge_i_i2 = or i1 %newsignbit, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %tmp_41 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %overflow = and i1 %brmerge_i_i2, %tmp_41

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %underflow = and i1 %signbit, %tmp4

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="162" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:63  %p_Val2_16_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_16_mux"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:64  %p_Val2_s_34 = select i1 %underflow, i8 -128, i8 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_s_34"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_16_mux, i8 %p_Val2_s_34

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:66  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:0  %tmp_26 = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
_ifconv1:1  %p_Val2_11 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:2  %tmp_27 = sext i8 %p_Val2_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:3  %p_Val2_12 = add i9 %tmp_26, %tmp_27

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_12, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_11

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:6  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="175" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %tmp_28 = xor i1 %newsignbit_3, true

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:8  %underflow_3 = and i1 %isneg, %tmp_28

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %brmerge9 = or i1 %newsignbit_3, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

]]></Node>
<StgValue><ssdm name="result_V_mux"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:13  %p_result_V = select i1 %underflow_3, i8 -128, i8 %result_V

]]></Node>
<StgValue><ssdm name="p_result_V"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="4">
<![CDATA[
_ifconv1:15  %tmp_29_cast = zext i4 %w to i14

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:16  %tmp_66 = add i14 %tmp_65, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
_ifconv1:17  %tmp_76_cast = zext i14 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:18  %output_V_addr = getelementptr [4800 x i8]* %output_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:20  %w_2 = add i4 %w, 1

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:21  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
