Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Thu Jun 18 19:24:23 2020
| Host              : DESKTOP-GSGJDCN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.743        0.000                      0                17008        0.010        0.000                      0                17008        3.826        0.000                       0                  6394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.328}      10.656          93.844          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.743        0.000                      0                16912        0.010        0.000                      0                16912        3.826        0.000                       0                  6394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 9.265        0.000                      0                   96        0.191        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 5.178ns (67.917%)  route 2.446ns (32.083%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 12.569 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.916ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.216     9.394    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y10          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.508 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.231     9.739    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X11Y11         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     9.837 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[21]_i_1/O
                         net (fo=1, routed)           0.059     9.896    design_1_i/GrayScale_Accel_1/inst/S[5]
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.746    12.569    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]/C
                         clock pessimism              0.175    12.744    
                         clock uncertainty           -0.132    12.612    
    SLICE_X11Y11         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.639    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 5.201ns (68.335%)  route 2.410ns (31.665%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 12.569 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.916ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.216     9.394    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y10          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.508 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.231     9.739    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X11Y11         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     9.860 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[22]_i_1/O
                         net (fo=1, routed)           0.023     9.883    design_1_i/GrayScale_Accel_1/inst/S[6]
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.746    12.569    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]/C
                         clock pessimism              0.175    12.744    
                         clock uncertainty           -0.132    12.612    
    SLICE_X11Y11         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    12.639    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 5.143ns (67.787%)  route 2.444ns (32.213%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 12.569 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.916ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.216     9.394    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y10          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.508 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.230     9.738    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X11Y11         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     9.801 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.058     9.859    design_1_i/GrayScale_Accel_1/inst/S[3]
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.746    12.569    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]/C
                         clock pessimism              0.175    12.744    
                         clock uncertainty           -0.132    12.612    
    SLICE_X11Y11         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.639    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 5.160ns (68.182%)  route 2.408ns (31.818%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 12.569 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.916ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.216     9.394    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y10          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.508 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.230     9.738    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X11Y11         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.818 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[20]_i_1/O
                         net (fo=1, routed)           0.022     9.840    design_1_i/GrayScale_Accel_1/inst/S[4]
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.746    12.569    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X11Y11         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]/C
                         clock pessimism              0.175    12.744    
                         clock uncertainty           -0.132    12.612    
    SLICE_X11Y11         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    12.639    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 5.119ns (68.299%)  route 2.376ns (31.701%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 12.572 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.916ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.216     9.394    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y10          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.508 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.162     9.670    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X7Y11          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     9.709 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_2/O
                         net (fo=1, routed)           0.058     9.767    design_1_i/GrayScale_Accel_1/inst/S[7]
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.749    12.572    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]/C
                         clock pessimism              0.175    12.747    
                         clock uncertainty           -0.132    12.615    
    SLICE_X7Y11          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.642    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 5.081ns (69.574%)  route 2.222ns (30.426%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 12.572 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.916ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.224     9.402    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y11          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     9.517 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_1/O
                         net (fo=1, routed)           0.058     9.575    design_1_i/GrayScale_Accel_1/inst/S[2]
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.749    12.572    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]/C
                         clock pessimism              0.175    12.747    
                         clock uncertainty           -0.132    12.615    
    SLICE_X7Y11          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    12.642    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 5.029ns (69.346%)  route 2.223ns (30.654%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 12.572 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.916ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.224     9.402    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y11          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     9.465 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.059     9.524    design_1_i/GrayScale_Accel_1/inst/S[0]
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.749    12.572    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]/C
                         clock pessimism              0.175    12.747    
                         clock uncertainty           -0.132    12.615    
    SLICE_X7Y11          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.642    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 5.049ns (69.776%)  route 2.187ns (30.224%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 12.572 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.916ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.370     6.359    design_1_i/GrayScale_Accel_1/inst/S0__0_n_100
    SLICE_X5Y10          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     6.538 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25/O
                         net (fo=1, routed)           0.267     6.805    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_25_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     6.900 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     6.928    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.074 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[7]
                         net (fo=16, routed)          0.377     7.451    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_8
    SLICE_X4Y10          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     7.551 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65/O
                         net (fo=1, routed)           0.205     7.756    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_65_n_0
    SLICE_X4Y11          CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.136     7.892 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/O[7]
                         net (fo=3, routed)           0.353     8.245    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_8
    SLICE_X5Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     8.393 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33/O
                         net (fo=1, routed)           0.017     8.410    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_33_n_0
    SLICE_X5Y11          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     8.560 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4/CO[7]
                         net (fo=1, routed)           0.028     8.588    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_4_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     8.685 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[1]
                         net (fo=3, routed)           0.213     8.898    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_14
    SLICE_X5Y9           LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     9.011 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19/O
                         net (fo=1, routed)           0.024     9.035    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_19_n_0
    SLICE_X5Y9           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     9.178 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.224     9.402    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y11          LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     9.485 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.023     9.508    design_1_i/GrayScale_Accel_1/inst/S[1]
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.749    12.572    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]/C
                         clock pessimism              0.175    12.747    
                         clock uncertainty           -0.132    12.615    
    SLICE_X7Y11          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    12.642    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[112]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.199ns (28.298%)  route 3.038ns (71.702%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 12.570 - 10.656 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.928     2.135    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      0.619     2.754 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.381     4.135    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X9Y57          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     4.285 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_8/O
                         net (fo=1, routed)           0.500     4.785    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_8_n_0
    SLICE_X9Y57          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     4.899 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_5/O
                         net (fo=3, routed)           0.170     5.069    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_5_n_0
    SLICE_X7Y55          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.169 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_4/O
                         net (fo=6, routed)           0.193     5.362    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X5Y55          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     5.478 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.336     5.814    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X3Y58          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.914 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=17, routed)          0.458     6.372    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7
    SLICE_X9Y57          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.747    12.570    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X9Y57          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[112]/C
                         clock pessimism              0.175    12.745    
                         clock uncertainty           -0.132    12.613    
    SLICE_X9Y57          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    12.571    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[112]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[113]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.199ns (28.298%)  route 3.038ns (71.702%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 12.570 - 10.656 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.928     2.135    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      0.619     2.754 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.381     4.135    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X9Y57          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     4.285 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_8/O
                         net (fo=1, routed)           0.500     4.785    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_8_n_0
    SLICE_X9Y57          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     4.899 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_5/O
                         net (fo=3, routed)           0.170     5.069    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_5_n_0
    SLICE_X7Y55          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.169 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[25]_i_4/O
                         net (fo=6, routed)           0.193     5.362    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X5Y55          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     5.478 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.336     5.814    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X3Y58          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.914 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=17, routed)          0.458     6.372    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7
    SLICE_X9Y57          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[113]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.747    12.570    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X9Y57          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[113]/C
                         clock pessimism              0.175    12.745    
                         clock uncertainty           -0.132    12.613    
    SLICE_X9Y57          FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    12.571    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[113]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  6.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.752ns (routing 0.916ns, distribution 0.836ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.014ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.752     1.919    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X8Y3           FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.989 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=2, routed)           0.110     2.099    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[22]
    SLICE_X10Y2          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.002     2.209    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X10Y2          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]/C
                         clock pessimism             -0.175     2.034    
    SLICE_X10Y2          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.089    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.070ns (34.653%)  route 0.132ns (65.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.727ns (routing 0.916ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.998ns (routing 1.014ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.727     1.894    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y31          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.964 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[7]/Q
                         net (fo=1, routed)           0.132     2.096    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X5Y34          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.998     2.205    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y34          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.175     2.030    
    SLICE_X5Y34          SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.054     2.084    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.842%)  route 0.120ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.753ns (routing 0.916ns, distribution 0.837ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.014ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.753     1.920    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X6Y2           FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.990 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=2, routed)           0.120     2.110    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[18]
    SLICE_X10Y1          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.008     2.215    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X10Y1          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[18]/C
                         clock pessimism             -0.175     2.040    
    SLICE_X10Y1          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.095    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.072ns (34.951%)  route 0.134ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.729ns (routing 0.916ns, distribution 0.813ns)
  Clock Net Delay (Destination): 2.042ns (routing 1.014ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.729     1.896    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X11Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.968 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.134     2.102    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X9Y27          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.042     2.249    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X9Y27          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4/CLK
                         clock pessimism             -0.175     2.074    
    SLICE_X9Y27          SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     2.086    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.795ns (routing 0.916ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.048ns (routing 1.014ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.795     1.962    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X6Y68          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.032 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[12]/Q
                         net (fo=2, routed)           0.117     2.149    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[15]_1[12]
    SLICE_X7Y70          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.048     2.255    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X7Y70          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]/C
                         clock pessimism             -0.179     2.076    
    SLICE_X7Y70          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.131    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.072ns (25.993%)  route 0.205ns (74.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.729ns (routing 0.916ns, distribution 0.813ns)
  Clock Net Delay (Destination): 2.043ns (routing 1.014ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.729     1.896    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X11Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.968 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.205     2.173    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X5Y28          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.043     2.250    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X5Y28          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4/CLK
                         clock pessimism             -0.175     2.075    
    SLICE_X5Y28          SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.080     2.155    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.097ns (49.744%)  route 0.098ns (50.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.737ns (routing 0.916ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.014ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.737     1.904    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.974 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[3]/Q
                         net (fo=6, routed)           0.073     2.047    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[3]
    SLICE_X6Y50          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     2.074 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[5]_i_1__0/O
                         net (fo=1, routed)           0.025     2.099    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/p_0_in__0[5]
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.996     2.203    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]/C
                         clock pessimism             -0.175     2.028    
    SLICE_X6Y50          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     2.081    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.072ns (37.895%)  route 0.118ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.730ns (routing 0.916ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.984ns (routing 1.014ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.730     1.897    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X7Y30          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.969 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.118     2.087    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[12]
    SLICE_X7Y29          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.984     2.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X7Y29          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[12]/C
                         clock pessimism             -0.175     2.016    
    SLICE_X7Y29          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.069    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.014ns (routing 0.518ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.577ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.014     1.125    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y8          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.164 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/Q
                         net (fo=1, routed)           0.033     1.197    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[11]
    SLICE_X12Y8          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.147     1.285    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y8          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
                         clock pessimism             -0.154     1.131    
    SLICE_X12Y8          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.178    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.991ns (routing 0.518ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.577ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        0.991     1.102    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X15Y10         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.141 r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.033     1.174    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync1_reg_reg_n_0_[8]
    SLICE_X15Y10         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.120     1.258    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X15Y10         FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.150     1.108    
    SLICE_X15Y10         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.155    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/wr_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.328 }
Period(ns):         10.656
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.656      7.656      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y0  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y0  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y3  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y3  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y1  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y1  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y4  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y29  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y29  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y29  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y29  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32/CLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y47  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y47  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y47  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y47  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.246ns (23.722%)  route 0.791ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 12.530 - 10.656 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 1.014ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.916ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.992     2.199    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.297 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.475    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y49         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.623 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     3.236    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y48         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.707    12.530    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y48         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    12.501    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.246ns (23.722%)  route 0.791ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 12.530 - 10.656 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 1.014ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.916ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.992     2.199    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.297 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.475    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y49         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.623 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     3.236    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y48         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.707    12.530    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y48         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    12.501    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.246ns (23.722%)  route 0.791ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 12.530 - 10.656 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 1.014ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.916ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.992     2.199    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.297 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.475    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y49         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.623 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     3.236    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y48         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.707    12.530    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y48         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    12.501    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.246ns (23.722%)  route 0.791ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 12.530 - 10.656 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 1.014ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.916ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.992     2.199    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.297 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.475    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y49         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.623 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     3.236    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y48         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.707    12.530    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y48         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    12.501    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.269ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.246ns (23.722%)  route 0.791ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 12.534 - 10.656 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 1.014ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.916ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.992     2.199    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.297 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.475    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y49         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.623 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     3.236    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y48         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.711    12.534    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.175    12.709    
                         clock uncertainty           -0.132    12.577    
    SLICE_X15Y48         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    12.505    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  9.269    

Slack (MET) :             9.269ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.246ns (23.722%)  route 0.791ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 12.534 - 10.656 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 1.014ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.916ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.992     2.199    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.297 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.475    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y49         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.623 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     3.236    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y48         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.711    12.534    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.175    12.709    
                         clock uncertainty           -0.132    12.577    
    SLICE_X15Y48         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    12.505    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  9.269    

Slack (MET) :             9.359ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.199ns (20.622%)  route 0.766ns (79.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 12.548 - 10.656 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 1.014ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.916ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.988     2.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.294 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     2.563    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X11Y44         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.663 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.497     3.160    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y42         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.725    12.548    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y42         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.175    12.723    
                         clock uncertainty           -0.132    12.591    
    SLICE_X14Y42         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.072    12.519    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.359    

Slack (MET) :             9.359ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.199ns (20.622%)  route 0.766ns (79.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 12.548 - 10.656 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 1.014ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.916ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.988     2.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.294 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     2.563    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X11Y44         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.663 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.497     3.160    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y42         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.725    12.548    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y42         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.175    12.723    
                         clock uncertainty           -0.132    12.591    
    SLICE_X14Y42         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    12.519    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.359    

Slack (MET) :             9.359ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.199ns (20.622%)  route 0.766ns (79.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 12.548 - 10.656 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 1.014ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.916ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.988     2.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.294 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     2.563    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X11Y44         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.663 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.497     3.160    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y42         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.725    12.548    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y42         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.175    12.723    
                         clock uncertainty           -0.132    12.591    
    SLICE_X14Y42         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    12.519    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.359    

Slack (MET) :             9.359ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.199ns (20.622%)  route 0.766ns (79.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 12.548 - 10.656 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 1.014ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.916ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.988     2.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.294 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     2.563    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X11Y44         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.663 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.497     3.160    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y42         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.725    12.548    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y42         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.175    12.723    
                         clock uncertainty           -0.132    12.591    
    SLICE_X14Y42         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    12.519    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.075ns (34.091%)  route 0.145ns (65.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.577ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.341    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.140     1.278    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.108     1.170    
    SLICE_X10Y49         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.150    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.075ns (34.091%)  route 0.145ns (65.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.577ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.341    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.140     1.278    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.108     1.170    
    SLICE_X10Y49         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.150    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.075ns (34.091%)  route 0.145ns (65.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.577ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.341    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.140     1.278    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.108     1.170    
    SLICE_X10Y49         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.150    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.075ns (34.091%)  route 0.145ns (65.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.577ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.341    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.136     1.274    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X10Y49         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.075ns (34.091%)  route 0.145ns (65.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.577ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.341    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X10Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.136     1.274    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X10Y49         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.075ns (34.091%)  route 0.145ns (65.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.577ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.341    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X10Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.136     1.274    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X10Y49         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.075ns (34.091%)  route 0.145ns (65.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.577ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.341    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X10Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.136     1.274    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X10Y49         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.075ns (34.884%)  route 0.140ns (65.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.577ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.336    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y49         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.141     1.279    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.145     1.134    
    SLICE_X11Y49         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.114    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.075ns (34.884%)  route 0.140ns (65.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.577ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.336    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y49         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.141     1.279    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.145     1.134    
    SLICE_X11Y49         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.114    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.075ns (34.884%)  route 0.140ns (65.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.577ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.161 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.048     1.209    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.244 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.336    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.141     1.279    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.145     1.134    
    SLICE_X11Y49         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.114    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.222    





