<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='766' ll='768' type='bool llvm::LiveInterval::isSpillable() const'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='164' u='c' c='_ZN4llvm14VirtRegAuxInfo16weightCalcHelperERNS_12LiveIntervalEPNS_9SlotIndexES4_'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='765'>/// isSpillable - Can this interval be spilled?</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1133' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller5spillERN4llvm13LiveRangeEditE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='40' u='c' c='_ZN4llvm13LiveRangeEdit23createEmptyIntervalFromEjb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='65' u='c' c='_ZN4llvm13LiveRangeEdit10createFromEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='216' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='295' u='c' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='920' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='921' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1084' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1084' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2610' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2808' u='c' c='_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3109' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
